# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 1 2022 22:16:29

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for spi_shifter|SPI_SCK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (spi_shifter|SPI_SCK:F vs. spi_shifter|SPI_SCK:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SPI_SDI
			6.1.2::Path details for port: SPI_SS
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: SPI_SDO
		6.3::PI to PO Path Details
			6.3.1::Path details for port: LED
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SPI_SDI
			6.4.2::Path details for port: SPI_SS
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: SPI_SDO
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: LED
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK  | Frequency: 424.30 MHz  | Target: 334.45 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  N/A              N/A         N/A              N/A         2990             633         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
SPI_SDI    SPI_SCK     -756         spi_shifter|SPI_SCK:F  
SPI_SS     SPI_SCK     3472         spi_shifter|SPI_SCK:F  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
SPI_SDO    SPI_SCK     12399         spi_shifter|SPI_SCK:F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SPI_SS             LED                 8190        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
SPI_SDI    SPI_SCK     1747        spi_shifter|SPI_SCK:F  
SPI_SS     SPI_SCK     -2833       spi_shifter|SPI_SCK:F  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
SPI_SDO    SPI_SCK     11822                 spi_shifter|SPI_SCK:F  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SPI_SS             LED                 7336                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for spi_shifter|SPI_SCK
*************************************************
Clock: spi_shifter|SPI_SCK
Frequency: 424.30 MHz | Target: 334.45 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : shift_reg_97_LC_4_2_1/lcout
Path End         : shift_reg_98_LC_3_2_0/in0
Capture Clock    : shift_reg_98_LC_3_2_0/clk
Setup Constraint : 2990p
Path slack       : 633p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -693
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6758

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_97_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    633  RISE       1
I__276/I                     LocalMux                       0              5256    633  RISE       1
I__276/O                     LocalMux                     486              5742    633  RISE       1
I__277/I                     InMux                          0              5742    633  RISE       1
I__277/O                     InMux                        382              6125    633  RISE       1
shift_reg_98_LC_3_2_0/in0    LogicCell40_SEQ_MODE_1000      0              6125    633  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (spi_shifter|SPI_SCK:F vs. spi_shifter|SPI_SCK:F)
*******************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_97_LC_4_2_1/lcout
Path End         : shift_reg_98_LC_3_2_0/in0
Capture Clock    : shift_reg_98_LC_3_2_0/clk
Setup Constraint : 2990p
Path slack       : 633p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -693
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6758

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_97_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    633  RISE       1
I__276/I                     LocalMux                       0              5256    633  RISE       1
I__276/O                     LocalMux                     486              5742    633  RISE       1
I__277/I                     InMux                          0              5742    633  RISE       1
I__277/O                     InMux                        382              6125    633  RISE       1
shift_reg_98_LC_3_2_0/in0    LogicCell40_SEQ_MODE_1000      0              6125    633  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SPI_SDI   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SDI
Clock Port        : SPI_SCK
Clock Reference   : spi_shifter|SPI_SCK:F
Setup Time        : -756


Data Path Delay                3012
+ Setup Time                    693
- Capture Clock Path Delay    -4460
---------------------------- ------
Setup to Clock                 -756

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDI                           spi_shifter                0      0                  RISE  1       
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__352/I                          Odrv12                     0      1420               RISE  1       
I__352/O                          Odrv12                     724    2143               RISE  1       
I__353/I                          LocalMux                   0      2143               RISE  1       
I__353/O                          LocalMux                   486    2629               RISE  1       
I__354/I                          InMux                      0      2629               RISE  1       
I__354/O                          InMux                      382    3012               RISE  1       
shift_reg_0_LC_5_2_0/in0          LogicCell40_SEQ_MODE_1000  0      3012               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         spi_shifter                0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__149/I                                        Odrv4                      0      1142               FALL  1       
I__149/O                                        Odrv4                      548    1690               FALL  1       
I__150/I                                        Span4Mux_h                 0      1690               FALL  1       
I__150/O                                        Span4Mux_h                 465    2155               FALL  1       
I__151/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__151/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__152/I                                        LocalMux                   0      2403               FALL  1       
I__152/O                                        LocalMux                   455    2858               FALL  1       
I__153/I                                        IoInMux                    0      2858               FALL  1       
I__153/O                                        IoInMux                    320    3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  17      
I__154/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__154/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__155/I                                        GlobalMux                  0      4006               FALL  1       
I__155/O                                        GlobalMux                  114    4119               FALL  1       
I__172/I                                        ClkMux                     0      4119               FALL  1       
I__172/O                                        ClkMux                     341    4460               FALL  1       
INVshift_reg_0C/I                               INV                        0      4460               FALL  1       
INVshift_reg_0C/O                               INV                        0      4460               RISE  6       
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000  0      4460               RISE  1       

6.1.2::Path details for port: SPI_SS    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SS
Clock Port        : SPI_SCK
Clock Reference   : spi_shifter|SPI_SCK:F
Setup Time        : 3472


Data Path Delay                7932
+ Setup Time                      0
- Capture Clock Path Delay    -4460
---------------------------- ------
Setup to Clock                 3472

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                                          spi_shifter                0      0                  RISE  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                     510    510                RISE  1       
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__411/I                                        Odrv4                      0      1420               RISE  1       
I__411/O                                        Odrv4                      517    1936               RISE  1       
I__413/I                                        LocalMux                   0      1936               RISE  1       
I__413/O                                        LocalMux                   486    2422               RISE  1       
I__415/I                                        InMux                      0      2422               RISE  1       
I__415/O                                        InMux                      382    2805               RISE  1       
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000  0      2805               RISE  1       
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000  589    3394               RISE  1       
I__405/I                                        Odrv4                      0      3394               RISE  1       
I__405/O                                        Odrv4                      517    3911               RISE  1       
I__406/I                                        Span4Mux_h                 0      3911               RISE  1       
I__406/O                                        Span4Mux_h                 444    4355               RISE  1       
I__407/I                                        Span4Mux_s1_h              0      4355               RISE  1       
I__407/O                                        Span4Mux_s1_h              258    4614               RISE  1       
I__408/I                                        IoSpan4Mux                 0      4614               RISE  1       
I__408/O                                        IoSpan4Mux                 424    5038               RISE  1       
I__409/I                                        LocalMux                   0      5038               RISE  1       
I__409/O                                        LocalMux                   486    5523               RISE  1       
I__410/I                                        IoInMux                    0      5523               RISE  1       
I__410/O                                        IoInMux                    382    5906               RISE  1       
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5906               RISE  1       
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                     910    6816               RISE  121     
I__417/I                                        gio2CtrlBuf                0      6816               RISE  1       
I__417/O                                        gio2CtrlBuf                0      6816               RISE  1       
I__418/I                                        GlobalMux                  0      6816               RISE  1       
I__418/O                                        GlobalMux                  227    7043               RISE  1       
I__419/I                                        CEMux                      0      7043               RISE  1       
I__419/O                                        CEMux                      889    7932               RISE  1       
shift_reg_35_LC_2_5_7/ce                        LogicCell40_SEQ_MODE_1000  0      7932               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         spi_shifter                0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__149/I                                        Odrv4                      0      1142               FALL  1       
I__149/O                                        Odrv4                      548    1690               FALL  1       
I__150/I                                        Span4Mux_h                 0      1690               FALL  1       
I__150/O                                        Span4Mux_h                 465    2155               FALL  1       
I__151/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__151/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__152/I                                        LocalMux                   0      2403               FALL  1       
I__152/O                                        LocalMux                   455    2858               FALL  1       
I__153/I                                        IoInMux                    0      2858               FALL  1       
I__153/O                                        IoInMux                    320    3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  17      
I__154/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__154/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__155/I                                        GlobalMux                  0      4006               FALL  1       
I__155/O                                        GlobalMux                  114    4119               FALL  1       
I__159/I                                        ClkMux                     0      4119               FALL  1       
I__159/O                                        ClkMux                     341    4460               FALL  1       
INVshift_reg_28C/I                              INV                        0      4460               FALL  1       
INVshift_reg_28C/O                              INV                        0      4460               RISE  8       
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000  0      4460               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: SPI_SDO   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SPI_SDO
Clock Port         : SPI_SCK
Clock Reference    : spi_shifter|SPI_SCK:F
Clock to Out Delay : 12399


Launch Clock Path Delay        4460
+ Clock To Q Delay              796
+ Data Path Delay              7143
---------------------------- ------
Clock To Out Delay            12399

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         spi_shifter                0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__149/I                                        Odrv4                      0      1142               FALL  1       
I__149/O                                        Odrv4                      548    1690               FALL  1       
I__150/I                                        Span4Mux_h                 0      1690               FALL  1       
I__150/O                                        Span4Mux_h                 465    2155               FALL  1       
I__151/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__151/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__152/I                                        LocalMux                   0      2403               FALL  1       
I__152/O                                        LocalMux                   455    2858               FALL  1       
I__153/I                                        IoInMux                    0      2858               FALL  1       
I__153/O                                        IoInMux                    320    3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  17      
I__154/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__154/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__155/I                                        GlobalMux                  0      4006               FALL  1       
I__155/O                                        GlobalMux                  114    4119               FALL  1       
I__158/I                                        ClkMux                     0      4119               FALL  1       
I__158/O                                        ClkMux                     341    4460               FALL  1       
INVSPI_SDOZ0C/I                                 INV                        0      4460               FALL  1       
INVSPI_SDOZ0C/O                                 INV                        0      4460               RISE  6       
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000  0      4460               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDOZ0_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000  796    5256               RISE  1       
I__181/I                           Odrv4                      0      5256               RISE  1       
I__181/O                           Odrv4                      517    5773               RISE  1       
I__182/I                           Span4Mux_s2_v              0      5773               RISE  1       
I__182/O                           Span4Mux_s2_v              372    6145               RISE  1       
I__183/I                           LocalMux                   0      6145               RISE  1       
I__183/O                           LocalMux                   486    6631               RISE  1       
I__184/I                           IoInMux                    0      6631               RISE  1       
I__184/O                           IoInMux                    382    7014               RISE  1       
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7014               RISE  1       
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10311              FALL  1       
SPI_SDO_obuf_iopad/DIN             IO_PAD                     0      10311              FALL  1       
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   12399              FALL  1       
SPI_SDO                            spi_shifter                0      12399              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : SPI_SS
Pad to Pad Delay : 8190

Pad to Pad Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
SPI_SS                           spi_shifter             0      0                  RISE  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
SPI_SS_ibuf_iopad/DOUT           IO_PAD                  510    510                RISE  1       
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__412/I                         Odrv4                   0      1420               RISE  1       
I__412/O                         Odrv4                   517    1936               RISE  1       
I__414/I                         LocalMux                0      1936               RISE  1       
I__414/O                         LocalMux                486    2422               RISE  1       
I__416/I                         IoInMux                 0      2422               RISE  1       
I__416/O                         IoInMux                 382    2805               RISE  1       
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2805               RISE  1       
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  3297   6102               FALL  1       
LED_obuf_iopad/DIN               IO_PAD                  0      6102               FALL  1       
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                  2088   8190               FALL  1       
LED                              spi_shifter             0      8190               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SPI_SDI   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SDI
Clock Port        : SPI_SCK
Clock Reference   : spi_shifter|SPI_SCK:F
Hold Time         : 1747


Capture Clock Path Delay       4460
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                      1747

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDI                           spi_shifter                0      0                  FALL  1       
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__352/I                          Odrv12                     0      1142               FALL  1       
I__352/O                          Odrv12                     796    1938               FALL  1       
I__353/I                          LocalMux                   0      1938               FALL  1       
I__353/O                          LocalMux                   455    2393               FALL  1       
I__354/I                          InMux                      0      2393               FALL  1       
I__354/O                          InMux                      320    2713               FALL  1       
shift_reg_0_LC_5_2_0/in0          LogicCell40_SEQ_MODE_1000  0      2713               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         spi_shifter                0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__149/I                                        Odrv4                      0      1142               FALL  1       
I__149/O                                        Odrv4                      548    1690               FALL  1       
I__150/I                                        Span4Mux_h                 0      1690               FALL  1       
I__150/O                                        Span4Mux_h                 465    2155               FALL  1       
I__151/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__151/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__152/I                                        LocalMux                   0      2403               FALL  1       
I__152/O                                        LocalMux                   455    2858               FALL  1       
I__153/I                                        IoInMux                    0      2858               FALL  1       
I__153/O                                        IoInMux                    320    3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  17      
I__154/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__154/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__155/I                                        GlobalMux                  0      4006               FALL  1       
I__155/O                                        GlobalMux                  114    4119               FALL  1       
I__172/I                                        ClkMux                     0      4119               FALL  1       
I__172/O                                        ClkMux                     341    4460               FALL  1       
INVshift_reg_0C/I                               INV                        0      4460               FALL  1       
INVshift_reg_0C/O                               INV                        0      4460               RISE  6       
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000  0      4460               RISE  1       

6.4.2::Path details for port: SPI_SS    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SPI_SS
Clock Port        : SPI_SCK
Clock Reference   : spi_shifter|SPI_SCK:F
Hold Time         : -2833


Capture Clock Path Delay       4460
+ Hold  Time                      0
- Data Path Delay             -7293
---------------------------- ------
Hold Time                     -2833

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SS                                          spi_shifter                0      0                  FALL  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                     460    460                FALL  1       
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__411/I                                        Odrv4                      0      1142               FALL  1       
I__411/O                                        Odrv4                      548    1690               FALL  1       
I__413/I                                        LocalMux                   0      1690               FALL  1       
I__413/O                                        LocalMux                   455    2145               FALL  1       
I__415/I                                        InMux                      0      2145               FALL  1       
I__415/O                                        InMux                      320    2465               FALL  1       
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000  0      2465               FALL  1       
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000  558    3024               FALL  1       
I__405/I                                        Odrv4                      0      3024               FALL  1       
I__405/O                                        Odrv4                      548    3571               FALL  1       
I__406/I                                        Span4Mux_h                 0      3571               FALL  1       
I__406/O                                        Span4Mux_h                 465    4037               FALL  1       
I__407/I                                        Span4Mux_s1_h              0      4037               FALL  1       
I__407/O                                        Span4Mux_s1_h              248    4285               FALL  1       
I__408/I                                        IoSpan4Mux                 0      4285               FALL  1       
I__408/O                                        IoSpan4Mux                 475    4760               FALL  1       
I__409/I                                        LocalMux                   0      4760               FALL  1       
I__409/O                                        LocalMux                   455    5215               FALL  1       
I__410/I                                        IoInMux                    0      5215               FALL  1       
I__410/O                                        IoInMux                    320    5535               FALL  1       
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5535               FALL  1       
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                     827    6362               FALL  121     
I__417/I                                        gio2CtrlBuf                0      6362               FALL  1       
I__417/O                                        gio2CtrlBuf                0      6362               FALL  1       
I__418/I                                        GlobalMux                  0      6362               FALL  1       
I__418/O                                        GlobalMux                  114    6476               FALL  1       
I__419/I                                        CEMux                      0      6476               FALL  1       
I__419/O                                        CEMux                      817    7293               FALL  1       
shift_reg_35_LC_2_5_7/ce                        LogicCell40_SEQ_MODE_1000  0      7293               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         spi_shifter                0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__149/I                                        Odrv4                      0      1142               FALL  1       
I__149/O                                        Odrv4                      548    1690               FALL  1       
I__150/I                                        Span4Mux_h                 0      1690               FALL  1       
I__150/O                                        Span4Mux_h                 465    2155               FALL  1       
I__151/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__151/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__152/I                                        LocalMux                   0      2403               FALL  1       
I__152/O                                        LocalMux                   455    2858               FALL  1       
I__153/I                                        IoInMux                    0      2858               FALL  1       
I__153/O                                        IoInMux                    320    3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  17      
I__154/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__154/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__155/I                                        GlobalMux                  0      4006               FALL  1       
I__155/O                                        GlobalMux                  114    4119               FALL  1       
I__159/I                                        ClkMux                     0      4119               FALL  1       
I__159/O                                        ClkMux                     341    4460               FALL  1       
INVshift_reg_28C/I                              INV                        0      4460               FALL  1       
INVshift_reg_28C/O                              INV                        0      4460               RISE  8       
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000  0      4460               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: SPI_SDO   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SPI_SDO
Clock Port         : SPI_SCK
Clock Reference    : spi_shifter|SPI_SCK:F
Clock to Out Delay : 11822


Launch Clock Path Delay        4460
+ Clock To Q Delay              796
+ Data Path Delay              6566
---------------------------- ------
Clock To Out Delay            11822

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SCK                                         spi_shifter                0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  FALL  1       
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     460    460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__149/I                                        Odrv4                      0      1142               FALL  1       
I__149/O                                        Odrv4                      548    1690               FALL  1       
I__150/I                                        Span4Mux_h                 0      1690               FALL  1       
I__150/O                                        Span4Mux_h                 465    2155               FALL  1       
I__151/I                                        Span4Mux_s1_h              0      2155               FALL  1       
I__151/O                                        Span4Mux_s1_h              248    2403               FALL  1       
I__152/I                                        LocalMux                   0      2403               FALL  1       
I__152/O                                        LocalMux                   455    2858               FALL  1       
I__153/I                                        IoInMux                    0      2858               FALL  1       
I__153/O                                        IoInMux                    320    3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3179               FALL  1       
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     827    4006               FALL  17      
I__154/I                                        gio2CtrlBuf                0      4006               FALL  1       
I__154/O                                        gio2CtrlBuf                0      4006               FALL  1       
I__155/I                                        GlobalMux                  0      4006               FALL  1       
I__155/O                                        GlobalMux                  114    4119               FALL  1       
I__158/I                                        ClkMux                     0      4119               FALL  1       
I__158/O                                        ClkMux                     341    4460               FALL  1       
INVSPI_SDOZ0C/I                                 INV                        0      4460               FALL  1       
INVSPI_SDOZ0C/O                                 INV                        0      4460               RISE  6       
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000  0      4460               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SPI_SDOZ0_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000  796    5256               FALL  1       
I__181/I                           Odrv4                      0      5256               FALL  1       
I__181/O                           Odrv4                      548    5804               FALL  1       
I__182/I                           Span4Mux_s2_v              0      5804               FALL  1       
I__182/O                           Span4Mux_s2_v              372    6176               FALL  1       
I__183/I                           LocalMux                   0      6176               FALL  1       
I__183/O                           LocalMux                   455    6631               FALL  1       
I__184/I                           IoInMux                    0      6631               FALL  1       
I__184/O                           IoInMux                    320    6952               FALL  1       
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6952               FALL  1       
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9908               RISE  1       
SPI_SDO_obuf_iopad/DIN             IO_PAD                     0      9908               RISE  1       
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   11822              RISE  1       
SPI_SDO                            spi_shifter                0      11822              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : SPI_SS
Pad to Pad Delay : 7336

Pad to Pad Path
pin name                         model name              delay  cummulative delay  edge  Fanout  
-------------------------------  ----------------------  -----  -----------------  ----  ------  
SPI_SS                           spi_shifter             0      0                  FALL  1       
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
SPI_SS_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  682    1142               FALL  1       
I__412/I                         Odrv4                   0      1142               FALL  1       
I__412/O                         Odrv4                   548    1690               FALL  1       
I__414/I                         LocalMux                0      1690               FALL  1       
I__414/O                         LocalMux                455    2145               FALL  1       
I__416/I                         IoInMux                 0      2145               FALL  1       
I__416/O                         IoInMux                 320    2465               FALL  1       
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001  0      2465               FALL  1       
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001  2956   5422               RISE  1       
LED_obuf_iopad/DIN               IO_PAD                  0      5422               RISE  1       
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                  1914   7336               RISE  1       
LED                              spi_shifter             0      7336               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_97_LC_4_2_1/lcout
Path End         : shift_reg_98_LC_3_2_0/in0
Capture Clock    : shift_reg_98_LC_3_2_0/clk
Setup Constraint : 2990p
Path slack       : 633p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -693
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6758

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_97_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    633  RISE       1
I__276/I                     LocalMux                       0              5256    633  RISE       1
I__276/O                     LocalMux                     486              5742    633  RISE       1
I__277/I                     InMux                          0              5742    633  RISE       1
I__277/O                     InMux                        382              6125    633  RISE       1
shift_reg_98_LC_3_2_0/in0    LogicCell40_SEQ_MODE_1000      0              6125    633  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_109_LC_3_4_1/lcout
Path End         : shift_reg_110_LC_3_3_4/in2
Capture Clock    : shift_reg_110_LC_3_3_4/clk
Setup Constraint : 2990p
Path slack       : 778p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -548
----------------------------------------------------   ---- 
End-of-path required time (ps)                         6903

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_109_LC_3_4_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_109_LC_3_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    778  RISE       1
I__271/I                      LocalMux                       0              5256    778  RISE       1
I__271/O                      LocalMux                     486              5742    778  RISE       1
I__272/I                      InMux                          0              5742    778  RISE       1
I__272/O                      InMux                        382              6125    778  RISE       1
I__273/I                      CascadeMux                     0              6125    778  RISE       1
I__273/O                      CascadeMux                     0              6125    778  RISE       1
shift_reg_110_LC_3_3_4/in2    LogicCell40_SEQ_MODE_1000      0              6125    778  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_110_LC_3_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_75_LC_5_5_7/lcout
Path End         : shift_reg_76_LC_5_4_0/in3
Capture Clock    : shift_reg_76_LC_5_4_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_75_LC_5_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_75_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__436/I                     LocalMux                       0              5256    923  RISE       1
I__436/O                     LocalMux                     486              5742    923  RISE       1
I__437/I                     InMux                          0              5742    923  RISE       1
I__437/O                     InMux                        382              6125    923  RISE       1
shift_reg_76_LC_5_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_76_LC_5_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_74_LC_5_5_6/lcout
Path End         : shift_reg_75_LC_5_5_7/in3
Capture Clock    : shift_reg_75_LC_5_5_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_74_LC_5_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_74_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__438/I                     LocalMux                       0              5256    923  RISE       1
I__438/O                     LocalMux                     486              5742    923  RISE       1
I__439/I                     InMux                          0              5742    923  RISE       1
I__439/O                     InMux                        382              6125    923  RISE       1
shift_reg_75_LC_5_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_75_LC_5_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_73_LC_5_5_5/lcout
Path End         : shift_reg_74_LC_5_5_6/in3
Capture Clock    : shift_reg_74_LC_5_5_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_73_LC_5_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_73_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__440/I                     LocalMux                       0              5256    923  RISE       1
I__440/O                     LocalMux                     486              5742    923  RISE       1
I__441/I                     InMux                          0              5742    923  RISE       1
I__441/O                     InMux                        382              6125    923  RISE       1
shift_reg_74_LC_5_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_74_LC_5_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_72_LC_5_5_4/lcout
Path End         : shift_reg_73_LC_5_5_5/in3
Capture Clock    : shift_reg_73_LC_5_5_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_72_LC_5_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_72_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__442/I                     LocalMux                       0              5256    923  RISE       1
I__442/O                     LocalMux                     486              5742    923  RISE       1
I__443/I                     InMux                          0              5742    923  RISE       1
I__443/O                     InMux                        382              6125    923  RISE       1
shift_reg_73_LC_5_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_73_LC_5_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_71_LC_5_5_3/lcout
Path End         : shift_reg_72_LC_5_5_4/in3
Capture Clock    : shift_reg_72_LC_5_5_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_71_LC_5_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_71_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__444/I                     LocalMux                       0              5256    923  RISE       1
I__444/O                     LocalMux                     486              5742    923  RISE       1
I__445/I                     InMux                          0              5742    923  RISE       1
I__445/O                     InMux                        382              6125    923  RISE       1
shift_reg_72_LC_5_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_72_LC_5_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_70_LC_5_5_2/lcout
Path End         : shift_reg_71_LC_5_5_3/in3
Capture Clock    : shift_reg_71_LC_5_5_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_70_LC_5_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_70_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__446/I                     LocalMux                       0              5256    923  RISE       1
I__446/O                     LocalMux                     486              5742    923  RISE       1
I__447/I                     InMux                          0              5742    923  RISE       1
I__447/O                     InMux                        382              6125    923  RISE       1
shift_reg_71_LC_5_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_71_LC_5_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_69_LC_5_5_1/lcout
Path End         : shift_reg_70_LC_5_5_2/in3
Capture Clock    : shift_reg_70_LC_5_5_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_69_LC_5_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_69_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__448/I                     LocalMux                       0              5256    923  RISE       1
I__448/O                     LocalMux                     486              5742    923  RISE       1
I__449/I                     InMux                          0              5742    923  RISE       1
I__449/O                     InMux                        382              6125    923  RISE       1
shift_reg_70_LC_5_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_70_LC_5_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_68_LC_5_5_0/lcout
Path End         : shift_reg_69_LC_5_5_1/in3
Capture Clock    : shift_reg_69_LC_5_5_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_68_LC_5_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_68_LC_5_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__450/I                     LocalMux                       0              5256    923  RISE       1
I__450/O                     LocalMux                     486              5742    923  RISE       1
I__451/I                     InMux                          0              5742    923  RISE       1
I__451/O                     InMux                        382              6125    923  RISE       1
shift_reg_69_LC_5_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_69_LC_5_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_83_LC_5_4_7/lcout
Path End         : shift_reg_84_LC_5_3_2/in3
Capture Clock    : shift_reg_84_LC_5_3_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_83_LC_5_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_83_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__389/I                     LocalMux                       0              5256    923  RISE       1
I__389/O                     LocalMux                     486              5742    923  RISE       1
I__390/I                     InMux                          0              5742    923  RISE       1
I__390/O                     InMux                        382              6125    923  RISE       1
shift_reg_84_LC_5_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_84_LC_5_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_82_LC_5_4_6/lcout
Path End         : shift_reg_83_LC_5_4_7/in3
Capture Clock    : shift_reg_83_LC_5_4_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_82_LC_5_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_82_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__391/I                     LocalMux                       0              5256    923  RISE       1
I__391/O                     LocalMux                     486              5742    923  RISE       1
I__392/I                     InMux                          0              5742    923  RISE       1
I__392/O                     InMux                        382              6125    923  RISE       1
shift_reg_83_LC_5_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_83_LC_5_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_81_LC_5_4_5/lcout
Path End         : shift_reg_82_LC_5_4_6/in3
Capture Clock    : shift_reg_82_LC_5_4_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_81_LC_5_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_81_LC_5_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__393/I                     LocalMux                       0              5256    923  RISE       1
I__393/O                     LocalMux                     486              5742    923  RISE       1
I__394/I                     InMux                          0              5742    923  RISE       1
I__394/O                     InMux                        382              6125    923  RISE       1
shift_reg_82_LC_5_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_82_LC_5_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_80_LC_5_4_4/lcout
Path End         : shift_reg_81_LC_5_4_5/in3
Capture Clock    : shift_reg_81_LC_5_4_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_80_LC_5_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_80_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__395/I                     LocalMux                       0              5256    923  RISE       1
I__395/O                     LocalMux                     486              5742    923  RISE       1
I__396/I                     InMux                          0              5742    923  RISE       1
I__396/O                     InMux                        382              6125    923  RISE       1
shift_reg_81_LC_5_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_81_LC_5_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_79_LC_5_4_3/lcout
Path End         : shift_reg_80_LC_5_4_4/in3
Capture Clock    : shift_reg_80_LC_5_4_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_79_LC_5_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_79_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__397/I                     LocalMux                       0              5256    923  RISE       1
I__397/O                     LocalMux                     486              5742    923  RISE       1
I__398/I                     InMux                          0              5742    923  RISE       1
I__398/O                     InMux                        382              6125    923  RISE       1
shift_reg_80_LC_5_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_80_LC_5_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_78_LC_5_4_2/lcout
Path End         : shift_reg_79_LC_5_4_3/in3
Capture Clock    : shift_reg_79_LC_5_4_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_78_LC_5_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_78_LC_5_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__399/I                     LocalMux                       0              5256    923  RISE       1
I__399/O                     LocalMux                     486              5742    923  RISE       1
I__400/I                     InMux                          0              5742    923  RISE       1
I__400/O                     InMux                        382              6125    923  RISE       1
shift_reg_79_LC_5_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_79_LC_5_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_77_LC_5_4_1/lcout
Path End         : shift_reg_78_LC_5_4_2/in3
Capture Clock    : shift_reg_78_LC_5_4_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_77_LC_5_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_77_LC_5_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__401/I                     LocalMux                       0              5256    923  RISE       1
I__401/O                     LocalMux                     486              5742    923  RISE       1
I__402/I                     InMux                          0              5742    923  RISE       1
I__402/O                     InMux                        382              6125    923  RISE       1
shift_reg_78_LC_5_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_78_LC_5_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_76_LC_5_4_0/lcout
Path End         : shift_reg_77_LC_5_4_1/in3
Capture Clock    : shift_reg_77_LC_5_4_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_76_LC_5_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_76_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__403/I                     LocalMux                       0              5256    923  RISE       1
I__403/O                     LocalMux                     486              5742    923  RISE       1
I__404/I                     InMux                          0              5742    923  RISE       1
I__404/O                     InMux                        382              6125    923  RISE       1
shift_reg_77_LC_5_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_77_LC_5_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_89_LC_5_3_7/lcout
Path End         : shift_reg_90_LC_5_3_1/in3
Capture Clock    : shift_reg_90_LC_5_3_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_89_LC_5_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_89_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__367/I                     LocalMux                       0              5256    923  RISE       1
I__367/O                     LocalMux                     486              5742    923  RISE       1
I__368/I                     InMux                          0              5742    923  RISE       1
I__368/O                     InMux                        382              6125    923  RISE       1
shift_reg_90_LC_5_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_90_LC_5_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_88_LC_5_3_6/lcout
Path End         : shift_reg_89_LC_5_3_7/in3
Capture Clock    : shift_reg_89_LC_5_3_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_88_LC_5_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_88_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__369/I                     LocalMux                       0              5256    923  RISE       1
I__369/O                     LocalMux                     486              5742    923  RISE       1
I__370/I                     InMux                          0              5742    923  RISE       1
I__370/O                     InMux                        382              6125    923  RISE       1
shift_reg_89_LC_5_3_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_89_LC_5_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_87_LC_5_3_5/lcout
Path End         : shift_reg_88_LC_5_3_6/in3
Capture Clock    : shift_reg_88_LC_5_3_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_87_LC_5_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_87_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__371/I                     LocalMux                       0              5256    923  RISE       1
I__371/O                     LocalMux                     486              5742    923  RISE       1
I__372/I                     InMux                          0              5742    923  RISE       1
I__372/O                     InMux                        382              6125    923  RISE       1
shift_reg_88_LC_5_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_88_LC_5_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_86_LC_5_3_4/lcout
Path End         : shift_reg_87_LC_5_3_5/in3
Capture Clock    : shift_reg_87_LC_5_3_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_86_LC_5_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_86_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__373/I                     LocalMux                       0              5256    923  RISE       1
I__373/O                     LocalMux                     486              5742    923  RISE       1
I__374/I                     InMux                          0              5742    923  RISE       1
I__374/O                     InMux                        382              6125    923  RISE       1
shift_reg_87_LC_5_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_87_LC_5_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_85_LC_5_3_3/lcout
Path End         : shift_reg_86_LC_5_3_4/in3
Capture Clock    : shift_reg_86_LC_5_3_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_85_LC_5_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_85_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__375/I                     LocalMux                       0              5256    923  RISE       1
I__375/O                     LocalMux                     486              5742    923  RISE       1
I__376/I                     InMux                          0              5742    923  RISE       1
I__376/O                     InMux                        382              6125    923  RISE       1
shift_reg_86_LC_5_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_86_LC_5_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_84_LC_5_3_2/lcout
Path End         : shift_reg_85_LC_5_3_3/in3
Capture Clock    : shift_reg_85_LC_5_3_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_84_LC_5_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_84_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__377/I                     LocalMux                       0              5256    923  RISE       1
I__377/O                     LocalMux                     486              5742    923  RISE       1
I__378/I                     InMux                          0              5742    923  RISE       1
I__378/O                     InMux                        382              6125    923  RISE       1
shift_reg_85_LC_5_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_85_LC_5_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_90_LC_5_3_1/lcout
Path End         : shift_reg_91_LC_4_3_1/in3
Capture Clock    : shift_reg_91_LC_4_3_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_90_LC_5_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_90_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__379/I                     LocalMux                       0              5256    923  RISE       1
I__379/O                     LocalMux                     486              5742    923  RISE       1
I__380/I                     InMux                          0              5742    923  RISE       1
I__380/O                     InMux                        382              6125    923  RISE       1
shift_reg_91_LC_4_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_91_LC_4_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_5_LC_5_2_5/lcout
Path End         : shift_reg_6_LC_4_2_6/in3
Capture Clock    : shift_reg_6_LC_4_2_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_5_LC_5_2_5/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_5_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__381/I                    LocalMux                       0              5256    923  RISE       1
I__381/O                    LocalMux                     486              5742    923  RISE       1
I__382/I                    InMux                          0              5742    923  RISE       1
I__382/O                    InMux                        382              6125    923  RISE       1
shift_reg_6_LC_4_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_6_LC_4_2_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_4_LC_5_2_4/lcout
Path End         : shift_reg_5_LC_5_2_5/in3
Capture Clock    : shift_reg_5_LC_5_2_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_4_LC_5_2_4/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_4_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__383/I                    LocalMux                       0              5256    923  RISE       1
I__383/O                    LocalMux                     486              5742    923  RISE       1
I__384/I                    InMux                          0              5742    923  RISE       1
I__384/O                    InMux                        382              6125    923  RISE       1
shift_reg_5_LC_5_2_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_5_LC_5_2_5/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_3_LC_5_2_3/lcout
Path End         : shift_reg_4_LC_5_2_4/in3
Capture Clock    : shift_reg_4_LC_5_2_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_3_LC_5_2_3/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_3_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__385/I                    LocalMux                       0              5256    923  RISE       1
I__385/O                    LocalMux                     486              5742    923  RISE       1
I__386/I                    InMux                          0              5742    923  RISE       1
I__386/O                    InMux                        382              6125    923  RISE       1
shift_reg_4_LC_5_2_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_4_LC_5_2_4/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_2_LC_5_2_2/lcout
Path End         : shift_reg_3_LC_5_2_3/in3
Capture Clock    : shift_reg_3_LC_5_2_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_2_LC_5_2_2/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__346/I                    LocalMux                       0              5256    923  RISE       1
I__346/O                    LocalMux                     486              5742    923  RISE       1
I__347/I                    InMux                          0              5742    923  RISE       1
I__347/O                    InMux                        382              6125    923  RISE       1
shift_reg_3_LC_5_2_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_3_LC_5_2_3/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_1_LC_5_2_1/lcout
Path End         : shift_reg_2_LC_5_2_2/in3
Capture Clock    : shift_reg_2_LC_5_2_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_1_LC_5_2_1/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_1_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__348/I                    LocalMux                       0              5256    923  RISE       1
I__348/O                    LocalMux                     486              5742    923  RISE       1
I__349/I                    InMux                          0              5742    923  RISE       1
I__349/O                    InMux                        382              6125    923  RISE       1
shift_reg_2_LC_5_2_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_2_LC_5_2_2/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_0_LC_5_2_0/lcout
Path End         : shift_reg_1_LC_5_2_1/in3
Capture Clock    : shift_reg_1_LC_5_2_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_0_LC_5_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__350/I                    LocalMux                       0              5256    923  RISE       1
I__350/O                    LocalMux                     486              5742    923  RISE       1
I__351/I                    InMux                          0              5742    923  RISE       1
I__351/O                    InMux                        382              6125    923  RISE       1
shift_reg_1_LC_5_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_1_LC_5_2_1/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_59_LC_4_6_7/lcout
Path End         : shift_reg_60_LC_4_5_0/in3
Capture Clock    : shift_reg_60_LC_4_5_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_59_LC_4_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_59_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__355/I                     LocalMux                       0              5256    923  RISE       1
I__355/O                     LocalMux                     486              5742    923  RISE       1
I__356/I                     InMux                          0              5742    923  RISE       1
I__356/O                     InMux                        382              6125    923  RISE       1
shift_reg_60_LC_4_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_60_LC_4_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_58_LC_4_6_6/lcout
Path End         : shift_reg_59_LC_4_6_7/in3
Capture Clock    : shift_reg_59_LC_4_6_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_58_LC_4_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_58_LC_4_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__357/I                     LocalMux                       0              5256    923  RISE       1
I__357/O                     LocalMux                     486              5742    923  RISE       1
I__358/I                     InMux                          0              5742    923  RISE       1
I__358/O                     InMux                        382              6125    923  RISE       1
shift_reg_59_LC_4_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_59_LC_4_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_57_LC_4_6_5/lcout
Path End         : shift_reg_58_LC_4_6_6/in3
Capture Clock    : shift_reg_58_LC_4_6_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_57_LC_4_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_57_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__359/I                     LocalMux                       0              5256    923  RISE       1
I__359/O                     LocalMux                     486              5742    923  RISE       1
I__360/I                     InMux                          0              5742    923  RISE       1
I__360/O                     InMux                        382              6125    923  RISE       1
shift_reg_58_LC_4_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_58_LC_4_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_56_LC_4_6_4/lcout
Path End         : shift_reg_57_LC_4_6_5/in3
Capture Clock    : shift_reg_57_LC_4_6_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_56_LC_4_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_56_LC_4_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__361/I                     LocalMux                       0              5256    923  RISE       1
I__361/O                     LocalMux                     486              5742    923  RISE       1
I__362/I                     InMux                          0              5742    923  RISE       1
I__362/O                     InMux                        382              6125    923  RISE       1
shift_reg_57_LC_4_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_57_LC_4_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_55_LC_4_6_3/lcout
Path End         : shift_reg_56_LC_4_6_4/in3
Capture Clock    : shift_reg_56_LC_4_6_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_55_LC_4_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_55_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__363/I                     LocalMux                       0              5256    923  RISE       1
I__363/O                     LocalMux                     486              5742    923  RISE       1
I__364/I                     InMux                          0              5742    923  RISE       1
I__364/O                     InMux                        382              6125    923  RISE       1
shift_reg_56_LC_4_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_56_LC_4_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_54_LC_4_6_2/lcout
Path End         : shift_reg_55_LC_4_6_3/in3
Capture Clock    : shift_reg_55_LC_4_6_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_54_LC_4_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_54_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__365/I                     LocalMux                       0              5256    923  RISE       1
I__365/O                     LocalMux                     486              5742    923  RISE       1
I__366/I                     InMux                          0              5742    923  RISE       1
I__366/O                     InMux                        382              6125    923  RISE       1
shift_reg_55_LC_4_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_55_LC_4_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_53_LC_4_6_1/lcout
Path End         : shift_reg_54_LC_4_6_2/in3
Capture Clock    : shift_reg_54_LC_4_6_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_53_LC_4_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_53_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__328/I                     LocalMux                       0              5256    923  RISE       1
I__328/O                     LocalMux                     486              5742    923  RISE       1
I__329/I                     InMux                          0              5742    923  RISE       1
I__329/O                     InMux                        382              6125    923  RISE       1
shift_reg_54_LC_4_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_54_LC_4_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_52_LC_4_6_0/lcout
Path End         : shift_reg_53_LC_4_6_1/in3
Capture Clock    : shift_reg_53_LC_4_6_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_52_LC_4_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_52_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__330/I                     LocalMux                       0              5256    923  RISE       1
I__330/O                     LocalMux                     486              5742    923  RISE       1
I__331/I                     InMux                          0              5742    923  RISE       1
I__331/O                     InMux                        382              6125    923  RISE       1
shift_reg_53_LC_4_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_53_LC_4_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_67_LC_4_5_7/lcout
Path End         : shift_reg_68_LC_5_5_0/in3
Capture Clock    : shift_reg_68_LC_5_5_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_67_LC_4_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_67_LC_4_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__387/I                     LocalMux                       0              5256    923  RISE       1
I__387/O                     LocalMux                     486              5742    923  RISE       1
I__388/I                     InMux                          0              5742    923  RISE       1
I__388/O                     InMux                        382              6125    923  RISE       1
shift_reg_68_LC_5_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_68_LC_5_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_66_LC_4_5_6/lcout
Path End         : shift_reg_67_LC_4_5_7/in3
Capture Clock    : shift_reg_67_LC_4_5_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_66_LC_4_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_66_LC_4_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__334/I                     LocalMux                       0              5256    923  RISE       1
I__334/O                     LocalMux                     486              5742    923  RISE       1
I__335/I                     InMux                          0              5742    923  RISE       1
I__335/O                     InMux                        382              6125    923  RISE       1
shift_reg_67_LC_4_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_67_LC_4_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_65_LC_4_5_5/lcout
Path End         : shift_reg_66_LC_4_5_6/in3
Capture Clock    : shift_reg_66_LC_4_5_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_65_LC_4_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_65_LC_4_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__336/I                     LocalMux                       0              5256    923  RISE       1
I__336/O                     LocalMux                     486              5742    923  RISE       1
I__337/I                     InMux                          0              5742    923  RISE       1
I__337/O                     InMux                        382              6125    923  RISE       1
shift_reg_66_LC_4_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_66_LC_4_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_64_LC_4_5_4/lcout
Path End         : shift_reg_65_LC_4_5_5/in3
Capture Clock    : shift_reg_65_LC_4_5_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_64_LC_4_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_64_LC_4_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__338/I                     LocalMux                       0              5256    923  RISE       1
I__338/O                     LocalMux                     486              5742    923  RISE       1
I__339/I                     InMux                          0              5742    923  RISE       1
I__339/O                     InMux                        382              6125    923  RISE       1
shift_reg_65_LC_4_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_65_LC_4_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_63_LC_4_5_3/lcout
Path End         : shift_reg_64_LC_4_5_4/in3
Capture Clock    : shift_reg_64_LC_4_5_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_63_LC_4_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_63_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__340/I                     LocalMux                       0              5256    923  RISE       1
I__340/O                     LocalMux                     486              5742    923  RISE       1
I__341/I                     InMux                          0              5742    923  RISE       1
I__341/O                     InMux                        382              6125    923  RISE       1
shift_reg_64_LC_4_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_64_LC_4_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_62_LC_4_5_2/lcout
Path End         : shift_reg_63_LC_4_5_3/in3
Capture Clock    : shift_reg_63_LC_4_5_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_62_LC_4_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_62_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__342/I                     LocalMux                       0              5256    923  RISE       1
I__342/O                     LocalMux                     486              5742    923  RISE       1
I__343/I                     InMux                          0              5742    923  RISE       1
I__343/O                     InMux                        382              6125    923  RISE       1
shift_reg_63_LC_4_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_63_LC_4_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_61_LC_4_5_1/lcout
Path End         : shift_reg_62_LC_4_5_2/in3
Capture Clock    : shift_reg_62_LC_4_5_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_61_LC_4_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_61_LC_4_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__344/I                     LocalMux                       0              5256    923  RISE       1
I__344/O                     LocalMux                     486              5742    923  RISE       1
I__345/I                     InMux                          0              5742    923  RISE       1
I__345/O                     InMux                        382              6125    923  RISE       1
shift_reg_62_LC_4_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_62_LC_4_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_60_LC_4_5_0/lcout
Path End         : shift_reg_61_LC_4_5_1/in3
Capture Clock    : shift_reg_61_LC_4_5_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_60_LC_4_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_60_LC_4_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__310/I                     LocalMux                       0              5256    923  RISE       1
I__310/O                     LocalMux                     486              5742    923  RISE       1
I__311/I                     InMux                          0              5742    923  RISE       1
I__311/O                     InMux                        382              6125    923  RISE       1
shift_reg_61_LC_4_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_61_LC_4_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_17_LC_4_4_7/lcout
Path End         : shift_reg_18_LC_3_4_6/in3
Capture Clock    : shift_reg_18_LC_3_4_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_17_LC_4_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_17_LC_4_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__312/I                     LocalMux                       0              5256    923  RISE       1
I__312/O                     LocalMux                     486              5742    923  RISE       1
I__313/I                     InMux                          0              5742    923  RISE       1
I__313/O                     InMux                        382              6125    923  RISE       1
shift_reg_18_LC_3_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_18_LC_3_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_16_LC_4_4_6/lcout
Path End         : shift_reg_17_LC_4_4_7/in3
Capture Clock    : shift_reg_17_LC_4_4_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_16_LC_4_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_16_LC_4_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__314/I                     LocalMux                       0              5256    923  RISE       1
I__314/O                     LocalMux                     486              5742    923  RISE       1
I__315/I                     InMux                          0              5742    923  RISE       1
I__315/O                     InMux                        382              6125    923  RISE       1
shift_reg_17_LC_4_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_17_LC_4_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_15_LC_4_4_5/lcout
Path End         : shift_reg_16_LC_4_4_6/in3
Capture Clock    : shift_reg_16_LC_4_4_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_15_LC_4_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_15_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__316/I                     LocalMux                       0              5256    923  RISE       1
I__316/O                     LocalMux                     486              5742    923  RISE       1
I__317/I                     InMux                          0              5742    923  RISE       1
I__317/O                     InMux                        382              6125    923  RISE       1
shift_reg_16_LC_4_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_16_LC_4_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_14_LC_4_4_4/lcout
Path End         : shift_reg_15_LC_4_4_5/in3
Capture Clock    : shift_reg_15_LC_4_4_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_14_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_14_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__318/I                     LocalMux                       0              5256    923  RISE       1
I__318/O                     LocalMux                     486              5742    923  RISE       1
I__319/I                     InMux                          0              5742    923  RISE       1
I__319/O                     InMux                        382              6125    923  RISE       1
shift_reg_15_LC_4_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_15_LC_4_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_13_LC_4_4_3/lcout
Path End         : shift_reg_14_LC_4_4_4/in3
Capture Clock    : shift_reg_14_LC_4_4_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_13_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_13_LC_4_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__320/I                     LocalMux                       0              5256    923  RISE       1
I__320/O                     LocalMux                     486              5742    923  RISE       1
I__321/I                     InMux                          0              5742    923  RISE       1
I__321/O                     InMux                        382              6125    923  RISE       1
shift_reg_14_LC_4_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_14_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_12_LC_4_4_2/lcout
Path End         : shift_reg_13_LC_4_4_3/in3
Capture Clock    : shift_reg_13_LC_4_4_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_12_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_12_LC_4_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__322/I                     LocalMux                       0              5256    923  RISE       1
I__322/O                     LocalMux                     486              5742    923  RISE       1
I__323/I                     InMux                          0              5742    923  RISE       1
I__323/O                     InMux                        382              6125    923  RISE       1
shift_reg_13_LC_4_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_13_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_11_LC_4_4_1/lcout
Path End         : shift_reg_12_LC_4_4_2/in3
Capture Clock    : shift_reg_12_LC_4_4_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_11_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_11_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__324/I                     LocalMux                       0              5256    923  RISE       1
I__324/O                     LocalMux                     486              5742    923  RISE       1
I__325/I                     InMux                          0              5742    923  RISE       1
I__325/O                     InMux                        382              6125    923  RISE       1
shift_reg_12_LC_4_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_12_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_10_LC_4_4_0/lcout
Path End         : shift_reg_11_LC_4_4_1/in3
Capture Clock    : shift_reg_11_LC_4_4_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_10_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_10_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__326/I                     LocalMux                       0              5256    923  RISE       1
I__326/O                     LocalMux                     486              5742    923  RISE       1
I__327/I                     InMux                          0              5742    923  RISE       1
I__327/O                     InMux                        382              6125    923  RISE       1
shift_reg_11_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_11_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_8_LC_4_3_6/lcout
Path End         : shift_reg_9_LC_4_3_0/in3
Capture Clock    : shift_reg_9_LC_4_3_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_8_LC_4_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_8_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__294/I                    LocalMux                       0              5256    923  RISE       1
I__294/O                    LocalMux                     486              5742    923  RISE       1
I__295/I                    InMux                          0              5742    923  RISE       1
I__295/O                    InMux                        382              6125    923  RISE       1
shift_reg_9_LC_4_3_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_9_LC_4_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_95_LC_4_3_5/lcout
Path End         : shift_reg_96_LC_4_2_0/in3
Capture Clock    : shift_reg_96_LC_4_2_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_95_LC_4_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_95_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__298/I                     LocalMux                       0              5256    923  RISE       1
I__298/O                     LocalMux                     486              5742    923  RISE       1
I__299/I                     InMux                          0              5742    923  RISE       1
I__299/O                     InMux                        382              6125    923  RISE       1
shift_reg_96_LC_4_2_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_96_LC_4_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_94_LC_4_3_4/lcout
Path End         : shift_reg_95_LC_4_3_5/in3
Capture Clock    : shift_reg_95_LC_4_3_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_94_LC_4_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_94_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__300/I                     LocalMux                       0              5256    923  RISE       1
I__300/O                     LocalMux                     486              5742    923  RISE       1
I__301/I                     InMux                          0              5742    923  RISE       1
I__301/O                     InMux                        382              6125    923  RISE       1
shift_reg_95_LC_4_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_95_LC_4_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_93_LC_4_3_3/lcout
Path End         : shift_reg_94_LC_4_3_4/in3
Capture Clock    : shift_reg_94_LC_4_3_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_93_LC_4_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_93_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__302/I                     LocalMux                       0              5256    923  RISE       1
I__302/O                     LocalMux                     486              5742    923  RISE       1
I__303/I                     InMux                          0              5742    923  RISE       1
I__303/O                     InMux                        382              6125    923  RISE       1
shift_reg_94_LC_4_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_94_LC_4_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_92_LC_4_3_2/lcout
Path End         : shift_reg_93_LC_4_3_3/in3
Capture Clock    : shift_reg_93_LC_4_3_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_92_LC_4_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_92_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__304/I                     LocalMux                       0              5256    923  RISE       1
I__304/O                     LocalMux                     486              5742    923  RISE       1
I__305/I                     InMux                          0              5742    923  RISE       1
I__305/O                     InMux                        382              6125    923  RISE       1
shift_reg_93_LC_4_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_93_LC_4_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_91_LC_4_3_1/lcout
Path End         : shift_reg_92_LC_4_3_2/in3
Capture Clock    : shift_reg_92_LC_4_3_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_91_LC_4_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_91_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__306/I                     LocalMux                       0              5256    923  RISE       1
I__306/O                     LocalMux                     486              5742    923  RISE       1
I__307/I                     InMux                          0              5742    923  RISE       1
I__307/O                     InMux                        382              6125    923  RISE       1
shift_reg_92_LC_4_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_92_LC_4_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_9_LC_4_3_0/lcout
Path End         : shift_reg_10_LC_4_4_0/in3
Capture Clock    : shift_reg_10_LC_4_4_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_9_LC_4_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_9_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__292/I                    LocalMux                       0              5256    923  RISE       1
I__292/O                    LocalMux                     486              5742    923  RISE       1
I__293/I                    InMux                          0              5742    923  RISE       1
I__293/O                    InMux                        382              6125    923  RISE       1
shift_reg_10_LC_4_4_0/in3   LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_10_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_7_LC_4_2_7/lcout
Path End         : shift_reg_8_LC_4_3_6/in3
Capture Clock    : shift_reg_8_LC_4_3_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_7_LC_4_2_7/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_7_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__296/I                    LocalMux                       0              5256    923  RISE       1
I__296/O                    LocalMux                     486              5742    923  RISE       1
I__297/I                    InMux                          0              5742    923  RISE       1
I__297/O                    InMux                        382              6125    923  RISE       1
shift_reg_8_LC_4_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_8_LC_4_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_6_LC_4_2_6/lcout
Path End         : shift_reg_7_LC_4_2_7/in3
Capture Clock    : shift_reg_7_LC_4_2_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_6_LC_4_2_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_6_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__308/I                    LocalMux                       0              5256    923  RISE       1
I__308/O                    LocalMux                     486              5742    923  RISE       1
I__309/I                    InMux                          0              5742    923  RISE       1
I__309/O                    InMux                        382              6125    923  RISE       1
shift_reg_7_LC_4_2_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_7_LC_4_2_7/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_96_LC_4_2_0/lcout
Path End         : shift_reg_97_LC_4_2_1/in3
Capture Clock    : shift_reg_97_LC_4_2_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_96_LC_4_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_96_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__278/I                     LocalMux                       0              5256    923  RISE       1
I__278/O                     LocalMux                     486              5742    923  RISE       1
I__279/I                     InMux                          0              5742    923  RISE       1
I__279/O                     InMux                        382              6125    923  RISE       1
shift_reg_97_LC_4_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_51_LC_3_6_7/lcout
Path End         : shift_reg_52_LC_4_6_0/in3
Capture Clock    : shift_reg_52_LC_4_6_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_51_LC_3_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_51_LC_3_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__332/I                     LocalMux                       0              5256    923  RISE       1
I__332/O                     LocalMux                     486              5742    923  RISE       1
I__333/I                     InMux                          0              5742    923  RISE       1
I__333/O                     InMux                        382              6125    923  RISE       1
shift_reg_52_LC_4_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_52_LC_4_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_50_LC_3_6_6/lcout
Path End         : shift_reg_51_LC_3_6_7/in3
Capture Clock    : shift_reg_51_LC_3_6_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_50_LC_3_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_50_LC_3_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__280/I                     LocalMux                       0              5256    923  RISE       1
I__280/O                     LocalMux                     486              5742    923  RISE       1
I__281/I                     InMux                          0              5742    923  RISE       1
I__281/O                     InMux                        382              6125    923  RISE       1
shift_reg_51_LC_3_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_51_LC_3_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_49_LC_3_6_5/lcout
Path End         : shift_reg_50_LC_3_6_6/in3
Capture Clock    : shift_reg_50_LC_3_6_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_49_LC_3_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_49_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__282/I                     LocalMux                       0              5256    923  RISE       1
I__282/O                     LocalMux                     486              5742    923  RISE       1
I__283/I                     InMux                          0              5742    923  RISE       1
I__283/O                     InMux                        382              6125    923  RISE       1
shift_reg_50_LC_3_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_50_LC_3_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_48_LC_3_6_4/lcout
Path End         : shift_reg_49_LC_3_6_5/in3
Capture Clock    : shift_reg_49_LC_3_6_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_48_LC_3_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_48_LC_3_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__284/I                     LocalMux                       0              5256    923  RISE       1
I__284/O                     LocalMux                     486              5742    923  RISE       1
I__285/I                     InMux                          0              5742    923  RISE       1
I__285/O                     InMux                        382              6125    923  RISE       1
shift_reg_49_LC_3_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_49_LC_3_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_47_LC_3_6_3/lcout
Path End         : shift_reg_48_LC_3_6_4/in3
Capture Clock    : shift_reg_48_LC_3_6_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_47_LC_3_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_47_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__286/I                     LocalMux                       0              5256    923  RISE       1
I__286/O                     LocalMux                     486              5742    923  RISE       1
I__287/I                     InMux                          0              5742    923  RISE       1
I__287/O                     InMux                        382              6125    923  RISE       1
shift_reg_48_LC_3_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_48_LC_3_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_46_LC_3_6_2/lcout
Path End         : shift_reg_47_LC_3_6_3/in3
Capture Clock    : shift_reg_47_LC_3_6_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_46_LC_3_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_46_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__288/I                     LocalMux                       0              5256    923  RISE       1
I__288/O                     LocalMux                     486              5742    923  RISE       1
I__289/I                     InMux                          0              5742    923  RISE       1
I__289/O                     InMux                        382              6125    923  RISE       1
shift_reg_47_LC_3_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_47_LC_3_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_45_LC_3_6_1/lcout
Path End         : shift_reg_46_LC_3_6_2/in3
Capture Clock    : shift_reg_46_LC_3_6_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_45_LC_3_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_45_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__290/I                     LocalMux                       0              5256    923  RISE       1
I__290/O                     LocalMux                     486              5742    923  RISE       1
I__291/I                     InMux                          0              5742    923  RISE       1
I__291/O                     InMux                        382              6125    923  RISE       1
shift_reg_46_LC_3_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_46_LC_3_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_44_LC_3_6_0/lcout
Path End         : shift_reg_45_LC_3_6_1/in3
Capture Clock    : shift_reg_45_LC_3_6_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_44_LC_3_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_44_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__253/I                     LocalMux                       0              5256    923  RISE       1
I__253/O                     LocalMux                     486              5742    923  RISE       1
I__254/I                     InMux                          0              5742    923  RISE       1
I__254/O                     InMux                        382              6125    923  RISE       1
shift_reg_45_LC_3_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_45_LC_3_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_19_LC_3_4_7/lcout
Path End         : shift_reg_20_LC_2_4_0/in3
Capture Clock    : shift_reg_20_LC_2_4_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_19_LC_3_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_19_LC_3_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__257/I                     LocalMux                       0              5256    923  RISE       1
I__257/O                     LocalMux                     486              5742    923  RISE       1
I__258/I                     InMux                          0              5742    923  RISE       1
I__258/O                     InMux                        382              6125    923  RISE       1
shift_reg_20_LC_2_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_20_LC_2_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_18_LC_3_4_6/lcout
Path End         : shift_reg_19_LC_3_4_7/in3
Capture Clock    : shift_reg_19_LC_3_4_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_18_LC_3_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_18_LC_3_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__259/I                     LocalMux                       0              5256    923  RISE       1
I__259/O                     LocalMux                     486              5742    923  RISE       1
I__260/I                     InMux                          0              5742    923  RISE       1
I__260/O                     InMux                        382              6125    923  RISE       1
shift_reg_19_LC_3_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_19_LC_3_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_107_LC_3_4_5/lcout
Path End         : shift_reg_108_LC_3_4_0/in3
Capture Clock    : shift_reg_108_LC_3_4_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_107_LC_3_4_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_107_LC_3_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__261/I                      LocalMux                       0              5256    923  RISE       1
I__261/O                      LocalMux                     486              5742    923  RISE       1
I__262/I                      InMux                          0              5742    923  RISE       1
I__262/O                      InMux                        382              6125    923  RISE       1
shift_reg_108_LC_3_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_108_LC_3_4_0/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_106_LC_3_4_4/lcout
Path End         : shift_reg_107_LC_3_4_5/in3
Capture Clock    : shift_reg_107_LC_3_4_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_106_LC_3_4_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_106_LC_3_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__263/I                      LocalMux                       0              5256    923  RISE       1
I__263/O                      LocalMux                     486              5742    923  RISE       1
I__264/I                      InMux                          0              5742    923  RISE       1
I__264/O                      InMux                        382              6125    923  RISE       1
shift_reg_107_LC_3_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_107_LC_3_4_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_105_LC_3_4_3/lcout
Path End         : shift_reg_106_LC_3_4_4/in3
Capture Clock    : shift_reg_106_LC_3_4_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_105_LC_3_4_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_105_LC_3_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__265/I                      LocalMux                       0              5256    923  RISE       1
I__265/O                      LocalMux                     486              5742    923  RISE       1
I__266/I                      InMux                          0              5742    923  RISE       1
I__266/O                      InMux                        382              6125    923  RISE       1
shift_reg_106_LC_3_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_106_LC_3_4_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_104_LC_3_4_2/lcout
Path End         : shift_reg_105_LC_3_4_3/in3
Capture Clock    : shift_reg_105_LC_3_4_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_104_LC_3_4_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_104_LC_3_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__267/I                      LocalMux                       0              5256    923  RISE       1
I__267/O                      LocalMux                     486              5742    923  RISE       1
I__268/I                      InMux                          0              5742    923  RISE       1
I__268/O                      InMux                        382              6125    923  RISE       1
shift_reg_105_LC_3_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_105_LC_3_4_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_108_LC_3_4_0/lcout
Path End         : shift_reg_109_LC_3_4_1/in3
Capture Clock    : shift_reg_109_LC_3_4_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_108_LC_3_4_0/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_108_LC_3_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__274/I                      LocalMux                       0              5256    923  RISE       1
I__274/O                      LocalMux                     486              5742    923  RISE       1
I__275/I                      InMux                          0              5742    923  RISE       1
I__275/O                      InMux                        382              6125    923  RISE       1
shift_reg_109_LC_3_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_109_LC_3_4_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_113_LC_3_3_7/lcout
Path End         : shift_reg_114_LC_3_3_1/in3
Capture Clock    : shift_reg_114_LC_3_3_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_113_LC_3_3_7/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_113_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__237/I                      LocalMux                       0              5256    923  RISE       1
I__237/O                      LocalMux                     486              5742    923  RISE       1
I__238/I                      InMux                          0              5742    923  RISE       1
I__238/O                      InMux                        382              6125    923  RISE       1
shift_reg_114_LC_3_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_114_LC_3_3_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_112_LC_3_3_6/lcout
Path End         : shift_reg_113_LC_3_3_7/in3
Capture Clock    : shift_reg_113_LC_3_3_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_112_LC_3_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_112_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__239/I                      LocalMux                       0              5256    923  RISE       1
I__239/O                      LocalMux                     486              5742    923  RISE       1
I__240/I                      InMux                          0              5742    923  RISE       1
I__240/O                      InMux                        382              6125    923  RISE       1
shift_reg_113_LC_3_3_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_113_LC_3_3_7/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_111_LC_3_3_5/lcout
Path End         : shift_reg_112_LC_3_3_6/in3
Capture Clock    : shift_reg_112_LC_3_3_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_111_LC_3_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_111_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__241/I                      LocalMux                       0              5256    923  RISE       1
I__241/O                      LocalMux                     486              5742    923  RISE       1
I__242/I                      InMux                          0              5742    923  RISE       1
I__242/O                      InMux                        382              6125    923  RISE       1
shift_reg_112_LC_3_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_112_LC_3_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_110_LC_3_3_4/lcout
Path End         : shift_reg_111_LC_3_3_5/in3
Capture Clock    : shift_reg_111_LC_3_3_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_110_LC_3_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_110_LC_3_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__243/I                      LocalMux                       0              5256    923  RISE       1
I__243/O                      LocalMux                     486              5742    923  RISE       1
I__244/I                      InMux                          0              5742    923  RISE       1
I__244/O                      InMux                        382              6125    923  RISE       1
shift_reg_111_LC_3_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_111_LC_3_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_103_LC_3_3_3/lcout
Path End         : shift_reg_104_LC_3_4_2/in3
Capture Clock    : shift_reg_104_LC_3_4_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_103_LC_3_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_103_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__269/I                      LocalMux                       0              5256    923  RISE       1
I__269/O                      LocalMux                     486              5742    923  RISE       1
I__270/I                      InMux                          0              5742    923  RISE       1
I__270/O                      InMux                        382              6125    923  RISE       1
shift_reg_104_LC_3_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_104_LC_3_4_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_102_LC_3_3_2/lcout
Path End         : shift_reg_103_LC_3_3_3/in3
Capture Clock    : shift_reg_103_LC_3_3_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_102_LC_3_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_102_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__245/I                      LocalMux                       0              5256    923  RISE       1
I__245/O                      LocalMux                     486              5742    923  RISE       1
I__246/I                      InMux                          0              5742    923  RISE       1
I__246/O                      InMux                        382              6125    923  RISE       1
shift_reg_103_LC_3_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_103_LC_3_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_114_LC_3_3_1/lcout
Path End         : shift_reg_115_LC_2_3_6/in3
Capture Clock    : shift_reg_115_LC_2_3_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_114_LC_3_3_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_114_LC_3_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__249/I                      LocalMux                       0              5256    923  RISE       1
I__249/O                      LocalMux                     486              5742    923  RISE       1
I__250/I                      InMux                          0              5742    923  RISE       1
I__250/O                      InMux                        382              6125    923  RISE       1
shift_reg_115_LC_2_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_115_LC_2_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_101_LC_3_2_6/lcout
Path End         : shift_reg_102_LC_3_3_2/in3
Capture Clock    : shift_reg_102_LC_3_3_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_101_LC_3_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_101_LC_3_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__247/I                      LocalMux                       0              5256    923  RISE       1
I__247/O                      LocalMux                     486              5742    923  RISE       1
I__248/I                      InMux                          0              5742    923  RISE       1
I__248/O                      InMux                        382              6125    923  RISE       1
shift_reg_102_LC_3_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_102_LC_3_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_100_LC_3_2_2/lcout
Path End         : shift_reg_101_LC_3_2_6/in3
Capture Clock    : shift_reg_101_LC_3_2_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_100_LC_3_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_100_LC_3_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__251/I                      LocalMux                       0              5256    923  RISE       1
I__251/O                      LocalMux                     486              5742    923  RISE       1
I__252/I                      InMux                          0              5742    923  RISE       1
I__252/O                      InMux                        382              6125    923  RISE       1
shift_reg_101_LC_3_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_101_LC_3_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_99_LC_3_2_1/lcout
Path End         : shift_reg_100_LC_3_2_2/in3
Capture Clock    : shift_reg_100_LC_3_2_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_99_LC_3_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_99_LC_3_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__221/I                     LocalMux                       0              5256    923  RISE       1
I__221/O                     LocalMux                     486              5742    923  RISE       1
I__222/I                     InMux                          0              5742    923  RISE       1
I__222/O                     InMux                        382              6125    923  RISE       1
shift_reg_100_LC_3_2_2/in3   LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_100_LC_3_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_98_LC_3_2_0/lcout
Path End         : shift_reg_99_LC_3_2_1/in3
Capture Clock    : shift_reg_99_LC_3_2_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_98_LC_3_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__223/I                     LocalMux                       0              5256    923  RISE       1
I__223/O                     LocalMux                     486              5742    923  RISE       1
I__224/I                     InMux                          0              5742    923  RISE       1
I__224/O                     InMux                        382              6125    923  RISE       1
shift_reg_99_LC_3_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_99_LC_3_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_43_LC_2_6_7/lcout
Path End         : shift_reg_44_LC_3_6_0/in3
Capture Clock    : shift_reg_44_LC_3_6_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_43_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_43_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__255/I                     LocalMux                       0              5256    923  RISE       1
I__255/O                     LocalMux                     486              5742    923  RISE       1
I__256/I                     InMux                          0              5742    923  RISE       1
I__256/O                     InMux                        382              6125    923  RISE       1
shift_reg_44_LC_3_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_44_LC_3_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_42_LC_2_6_6/lcout
Path End         : shift_reg_43_LC_2_6_7/in3
Capture Clock    : shift_reg_43_LC_2_6_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_42_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_42_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__225/I                     LocalMux                       0              5256    923  RISE       1
I__225/O                     LocalMux                     486              5742    923  RISE       1
I__226/I                     InMux                          0              5742    923  RISE       1
I__226/O                     InMux                        382              6125    923  RISE       1
shift_reg_43_LC_2_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_43_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_41_LC_2_6_5/lcout
Path End         : shift_reg_42_LC_2_6_6/in3
Capture Clock    : shift_reg_42_LC_2_6_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_41_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_41_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__227/I                     LocalMux                       0              5256    923  RISE       1
I__227/O                     LocalMux                     486              5742    923  RISE       1
I__228/I                     InMux                          0              5742    923  RISE       1
I__228/O                     InMux                        382              6125    923  RISE       1
shift_reg_42_LC_2_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_42_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_40_LC_2_6_4/lcout
Path End         : shift_reg_41_LC_2_6_5/in3
Capture Clock    : shift_reg_41_LC_2_6_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_40_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_40_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__229/I                     LocalMux                       0              5256    923  RISE       1
I__229/O                     LocalMux                     486              5742    923  RISE       1
I__230/I                     InMux                          0              5742    923  RISE       1
I__230/O                     InMux                        382              6125    923  RISE       1
shift_reg_41_LC_2_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_41_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_39_LC_2_6_3/lcout
Path End         : shift_reg_40_LC_2_6_4/in3
Capture Clock    : shift_reg_40_LC_2_6_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_39_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_39_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__231/I                     LocalMux                       0              5256    923  RISE       1
I__231/O                     LocalMux                     486              5742    923  RISE       1
I__232/I                     InMux                          0              5742    923  RISE       1
I__232/O                     InMux                        382              6125    923  RISE       1
shift_reg_40_LC_2_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_40_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_38_LC_2_6_2/lcout
Path End         : shift_reg_39_LC_2_6_3/in3
Capture Clock    : shift_reg_39_LC_2_6_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_38_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_38_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__233/I                     LocalMux                       0              5256    923  RISE       1
I__233/O                     LocalMux                     486              5742    923  RISE       1
I__234/I                     InMux                          0              5742    923  RISE       1
I__234/O                     InMux                        382              6125    923  RISE       1
shift_reg_39_LC_2_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_39_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_37_LC_2_6_1/lcout
Path End         : shift_reg_38_LC_2_6_2/in3
Capture Clock    : shift_reg_38_LC_2_6_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_37_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_37_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__235/I                     LocalMux                       0              5256    923  RISE       1
I__235/O                     LocalMux                     486              5742    923  RISE       1
I__236/I                     InMux                          0              5742    923  RISE       1
I__236/O                     InMux                        382              6125    923  RISE       1
shift_reg_38_LC_2_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_38_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_36_LC_2_6_0/lcout
Path End         : shift_reg_37_LC_2_6_1/in3
Capture Clock    : shift_reg_37_LC_2_6_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_36_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_36_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__203/I                     LocalMux                       0              5256    923  RISE       1
I__203/O                     LocalMux                     486              5742    923  RISE       1
I__204/I                     InMux                          0              5742    923  RISE       1
I__204/O                     InMux                        382              6125    923  RISE       1
shift_reg_37_LC_2_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_37_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_35_LC_2_5_7/lcout
Path End         : shift_reg_36_LC_2_6_0/in3
Capture Clock    : shift_reg_36_LC_2_6_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_35_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__205/I                     LocalMux                       0              5256    923  RISE       1
I__205/O                     LocalMux                     486              5742    923  RISE       1
I__206/I                     InMux                          0              5742    923  RISE       1
I__206/O                     InMux                        382              6125    923  RISE       1
shift_reg_36_LC_2_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_36_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_34_LC_2_5_6/lcout
Path End         : shift_reg_35_LC_2_5_7/in3
Capture Clock    : shift_reg_35_LC_2_5_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_34_LC_2_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_34_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__207/I                     LocalMux                       0              5256    923  RISE       1
I__207/O                     LocalMux                     486              5742    923  RISE       1
I__208/I                     InMux                          0              5742    923  RISE       1
I__208/O                     InMux                        382              6125    923  RISE       1
shift_reg_35_LC_2_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_33_LC_2_5_5/lcout
Path End         : shift_reg_34_LC_2_5_6/in3
Capture Clock    : shift_reg_34_LC_2_5_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_33_LC_2_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_33_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__209/I                     LocalMux                       0              5256    923  RISE       1
I__209/O                     LocalMux                     486              5742    923  RISE       1
I__210/I                     InMux                          0              5742    923  RISE       1
I__210/O                     InMux                        382              6125    923  RISE       1
shift_reg_34_LC_2_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_34_LC_2_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_32_LC_2_5_4/lcout
Path End         : shift_reg_33_LC_2_5_5/in3
Capture Clock    : shift_reg_33_LC_2_5_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_32_LC_2_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_32_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__211/I                     LocalMux                       0              5256    923  RISE       1
I__211/O                     LocalMux                     486              5742    923  RISE       1
I__212/I                     InMux                          0              5742    923  RISE       1
I__212/O                     InMux                        382              6125    923  RISE       1
shift_reg_33_LC_2_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_33_LC_2_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_31_LC_2_5_3/lcout
Path End         : shift_reg_32_LC_2_5_4/in3
Capture Clock    : shift_reg_32_LC_2_5_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_31_LC_2_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_31_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__213/I                     LocalMux                       0              5256    923  RISE       1
I__213/O                     LocalMux                     486              5742    923  RISE       1
I__214/I                     InMux                          0              5742    923  RISE       1
I__214/O                     InMux                        382              6125    923  RISE       1
shift_reg_32_LC_2_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_32_LC_2_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_30_LC_2_5_2/lcout
Path End         : shift_reg_31_LC_2_5_3/in3
Capture Clock    : shift_reg_31_LC_2_5_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_30_LC_2_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_30_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__215/I                     LocalMux                       0              5256    923  RISE       1
I__215/O                     LocalMux                     486              5742    923  RISE       1
I__216/I                     InMux                          0              5742    923  RISE       1
I__216/O                     InMux                        382              6125    923  RISE       1
shift_reg_31_LC_2_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_31_LC_2_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_29_LC_2_5_1/lcout
Path End         : shift_reg_30_LC_2_5_2/in3
Capture Clock    : shift_reg_30_LC_2_5_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_29_LC_2_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_29_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__217/I                     LocalMux                       0              5256    923  RISE       1
I__217/O                     LocalMux                     486              5742    923  RISE       1
I__218/I                     InMux                          0              5742    923  RISE       1
I__218/O                     InMux                        382              6125    923  RISE       1
shift_reg_30_LC_2_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_30_LC_2_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_28_LC_2_5_0/lcout
Path End         : shift_reg_29_LC_2_5_1/in3
Capture Clock    : shift_reg_29_LC_2_5_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_28_LC_2_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_28_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__219/I                     LocalMux                       0              5256    923  RISE       1
I__219/O                     LocalMux                     486              5742    923  RISE       1
I__220/I                     InMux                          0              5742    923  RISE       1
I__220/O                     InMux                        382              6125    923  RISE       1
shift_reg_29_LC_2_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_29_LC_2_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_27_LC_2_4_7/lcout
Path End         : shift_reg_28_LC_2_5_0/in3
Capture Clock    : shift_reg_28_LC_2_5_0/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_27_LC_2_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_27_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__185/I                     LocalMux                       0              5256    923  RISE       1
I__185/O                     LocalMux                     486              5742    923  RISE       1
I__186/I                     InMux                          0              5742    923  RISE       1
I__186/O                     InMux                        382              6125    923  RISE       1
shift_reg_28_LC_2_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_28_LC_2_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_26_LC_2_4_6/lcout
Path End         : shift_reg_27_LC_2_4_7/in3
Capture Clock    : shift_reg_27_LC_2_4_7/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_26_LC_2_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_26_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__187/I                     LocalMux                       0              5256    923  RISE       1
I__187/O                     LocalMux                     486              5742    923  RISE       1
I__188/I                     InMux                          0              5742    923  RISE       1
I__188/O                     InMux                        382              6125    923  RISE       1
shift_reg_27_LC_2_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_27_LC_2_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_25_LC_2_4_5/lcout
Path End         : shift_reg_26_LC_2_4_6/in3
Capture Clock    : shift_reg_26_LC_2_4_6/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_25_LC_2_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_25_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__189/I                     LocalMux                       0              5256    923  RISE       1
I__189/O                     LocalMux                     486              5742    923  RISE       1
I__190/I                     InMux                          0              5742    923  RISE       1
I__190/O                     InMux                        382              6125    923  RISE       1
shift_reg_26_LC_2_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_26_LC_2_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_24_LC_2_4_4/lcout
Path End         : shift_reg_25_LC_2_4_5/in3
Capture Clock    : shift_reg_25_LC_2_4_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_24_LC_2_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_24_LC_2_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__191/I                     LocalMux                       0              5256    923  RISE       1
I__191/O                     LocalMux                     486              5742    923  RISE       1
I__192/I                     InMux                          0              5742    923  RISE       1
I__192/O                     InMux                        382              6125    923  RISE       1
shift_reg_25_LC_2_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_25_LC_2_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_23_LC_2_4_3/lcout
Path End         : shift_reg_24_LC_2_4_4/in3
Capture Clock    : shift_reg_24_LC_2_4_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_23_LC_2_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_23_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__193/I                     LocalMux                       0              5256    923  RISE       1
I__193/O                     LocalMux                     486              5742    923  RISE       1
I__194/I                     InMux                          0              5742    923  RISE       1
I__194/O                     InMux                        382              6125    923  RISE       1
shift_reg_24_LC_2_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_24_LC_2_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_22_LC_2_4_2/lcout
Path End         : shift_reg_23_LC_2_4_3/in3
Capture Clock    : shift_reg_23_LC_2_4_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_22_LC_2_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_22_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__195/I                     LocalMux                       0              5256    923  RISE       1
I__195/O                     LocalMux                     486              5742    923  RISE       1
I__196/I                     InMux                          0              5742    923  RISE       1
I__196/O                     InMux                        382              6125    923  RISE       1
shift_reg_23_LC_2_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_23_LC_2_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_21_LC_2_4_1/lcout
Path End         : shift_reg_22_LC_2_4_2/in3
Capture Clock    : shift_reg_22_LC_2_4_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_21_LC_2_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_21_LC_2_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__197/I                     LocalMux                       0              5256    923  RISE       1
I__197/O                     LocalMux                     486              5742    923  RISE       1
I__198/I                     InMux                          0              5742    923  RISE       1
I__198/O                     InMux                        382              6125    923  RISE       1
shift_reg_22_LC_2_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_22_LC_2_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_20_LC_2_4_0/lcout
Path End         : shift_reg_21_LC_2_4_1/in3
Capture Clock    : shift_reg_21_LC_2_4_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_20_LC_2_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_20_LC_2_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__199/I                     LocalMux                       0              5256    923  RISE       1
I__199/O                     LocalMux                     486              5742    923  RISE       1
I__200/I                     InMux                          0              5742    923  RISE       1
I__200/O                     InMux                        382              6125    923  RISE       1
shift_reg_21_LC_2_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_21_LC_2_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_115_LC_2_3_6/lcout
Path End         : shift_reg_116_LC_2_3_5/in3
Capture Clock    : shift_reg_116_LC_2_3_5/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_115_LC_2_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_115_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__201/I                      LocalMux                       0              5256    923  RISE       1
I__201/O                      LocalMux                     486              5742    923  RISE       1
I__202/I                      InMux                          0              5742    923  RISE       1
I__202/O                      InMux                        382              6125    923  RISE       1
shift_reg_116_LC_2_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_116_LC_2_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_116_LC_2_3_5/lcout
Path End         : shift_reg_117_LC_2_3_4/in3
Capture Clock    : shift_reg_117_LC_2_3_4/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_116_LC_2_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_116_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__173/I                      LocalMux                       0              5256    923  RISE       1
I__173/O                      LocalMux                     486              5742    923  RISE       1
I__174/I                      InMux                          0              5742    923  RISE       1
I__174/O                      InMux                        382              6125    923  RISE       1
shift_reg_117_LC_2_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_117_LC_2_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_117_LC_2_3_4/lcout
Path End         : shift_reg_118_LC_2_3_3/in3
Capture Clock    : shift_reg_118_LC_2_3_3/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_117_LC_2_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_117_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__175/I                      LocalMux                       0              5256    923  RISE       1
I__175/O                      LocalMux                     486              5742    923  RISE       1
I__176/I                      InMux                          0              5742    923  RISE       1
I__176/O                      InMux                        382              6125    923  RISE       1
shift_reg_118_LC_2_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_118_LC_2_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_118_LC_2_3_3/lcout
Path End         : shift_reg_119_LC_2_3_2/in3
Capture Clock    : shift_reg_119_LC_2_3_2/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_118_LC_2_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_118_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__177/I                      LocalMux                       0              5256    923  RISE       1
I__177/O                      LocalMux                     486              5742    923  RISE       1
I__178/I                      InMux                          0              5742    923  RISE       1
I__178/O                      InMux                        382              6125    923  RISE       1
shift_reg_119_LC_2_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_119_LC_2_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_119_LC_2_3_2/lcout
Path End         : SPI_SDOZ0_LC_2_3_1/in3
Capture Clock    : SPI_SDOZ0_LC_2_3_1/clk
Setup Constraint : 2990p
Path slack       : 922p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#2)   2990
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                           -403
----------------------------------------------------   ---- 
End-of-path required time (ps)                         7047

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      869
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6125
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_119_LC_2_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_119_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256    923  RISE       1
I__179/I                      LocalMux                       0              5256    923  RISE       1
I__179/O                      LocalMux                     486              5742    923  RISE       1
I__180/I                      InMux                          0              5742    923  RISE       1
I__180/O                      InMux                        382              6125    923  RISE       1
SPI_SDOZ0_LC_2_3_1/in3        LogicCell40_SEQ_MODE_1000      0              6125    923  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDI
Path End         : shift_reg_0_LC_5_2_0/in0
Capture Clock    : shift_reg_0_LC_5_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                            -589
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2763
---------------------------------------   ---- 
End-of-path arrival time (ps)             2763
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDI                           spi_shifter                    0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__352/I                          Odrv12                         0              1192   +INF  FALL       1
I__352/O                          Odrv12                       796              1988   +INF  FALL       1
I__353/I                          LocalMux                       0              1988   +INF  FALL       1
I__353/O                          LocalMux                     455              2443   +INF  FALL       1
I__354/I                          InMux                          0              2443   +INF  FALL       1
I__354/O                          InMux                        320              2763   +INF  FALL       1
shift_reg_0_LC_5_2_0/in0          LogicCell40_SEQ_MODE_1000      0              2763   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7901
---------------------------------------   ---- 
End-of-path arrival time (ps)             7901
 
Data path
pin name                         model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SPI_SS                           spi_shifter                 0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__412/I                         Odrv4                       0              1192   +INF  FALL       1
I__412/O                         Odrv4                     548              1740   +INF  FALL       1
I__414/I                         LocalMux                    0              1740   +INF  FALL       1
I__414/O                         LocalMux                  455              2195   +INF  FALL       1
I__416/I                         IoInMux                     0              2195   +INF  FALL       1
I__416/O                         IoInMux                   320              2515   +INF  FALL       1
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2515   +INF  FALL       1
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   3297              5813   +INF  FALL       1
LED_obuf_iopad/DIN               IO_PAD                      0              5813   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              7901   +INF  FALL       1
LED                              spi_shifter                 0              7901   +INF  FALL       1


++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_35_LC_2_5_7/ce
Capture Clock    : shift_reg_35_LC_2_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_35_LC_2_5_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_34_LC_2_5_6/ce
Capture Clock    : shift_reg_34_LC_2_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7293
---------------------------------------   ---- 
End-of-path arrival time (ps)             7293
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__411/I                                        Odrv4                          0              1142   +INF  FALL       1
I__411/O                                        Odrv4                        548              1690   +INF  FALL       1
I__413/I                                        LocalMux                       0              1690   +INF  FALL       1
I__413/O                                        LocalMux                     455              2145   +INF  FALL       1
I__415/I                                        InMux                          0              2145   +INF  FALL       1
I__415/O                                        InMux                        320              2465   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2465   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3024   +INF  FALL       1
I__405/I                                        Odrv4                          0              3024   +INF  FALL       1
I__405/O                                        Odrv4                        548              3571   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3571   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4037   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4037   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4285   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4285   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4760   +INF  FALL       1
I__409/I                                        LocalMux                       0              4760   +INF  FALL       1
I__409/O                                        LocalMux                     455              5215   +INF  FALL       1
I__410/I                                        IoInMux                        0              5215   +INF  FALL       1
I__410/O                                        IoInMux                      320              5535   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5535   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6362   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6362   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6362   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6362   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6476   +INF  FALL       1
I__419/I                                        CEMux                          0              6476   +INF  FALL       1
I__419/O                                        CEMux                        817              7293   +INF  FALL       1
shift_reg_34_LC_2_5_6/ce                        LogicCell40_SEQ_MODE_1000      0              7293   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_34_LC_2_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_33_LC_2_5_5/ce
Capture Clock    : shift_reg_33_LC_2_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_33_LC_2_5_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_33_LC_2_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_32_LC_2_5_4/ce
Capture Clock    : shift_reg_32_LC_2_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_32_LC_2_5_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_32_LC_2_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_31_LC_2_5_3/ce
Capture Clock    : shift_reg_31_LC_2_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_31_LC_2_5_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_31_LC_2_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_30_LC_2_5_2/ce
Capture Clock    : shift_reg_30_LC_2_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_30_LC_2_5_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_30_LC_2_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_29_LC_2_5_1/ce
Capture Clock    : shift_reg_29_LC_2_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_29_LC_2_5_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_29_LC_2_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_28_LC_2_5_0/ce
Capture Clock    : shift_reg_28_LC_2_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_28_LC_2_5_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_28_LC_2_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDOZ0_LC_2_3_1/lcout
Path End         : SPI_SDO
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              4460
+ Clock To Q                                            796
+ Data Path Delay                                      7143
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12399
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDOZ0_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000    796              5256   +INF  RISE       1
I__181/I                           Odrv4                          0              5256   +INF  RISE       1
I__181/O                           Odrv4                        517              5773   +INF  RISE       1
I__182/I                           Span4Mux_s2_v                  0              5773   +INF  RISE       1
I__182/O                           Span4Mux_s2_v                372              6145   +INF  RISE       1
I__183/I                           LocalMux                       0              6145   +INF  RISE       1
I__183/O                           LocalMux                     486              6631   +INF  RISE       1
I__184/I                           IoInMux                        0              6631   +INF  RISE       1
I__184/O                           IoInMux                      382              7014   +INF  RISE       1
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7014   +INF  RISE       1
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10311   +INF  FALL       1
SPI_SDO_obuf_iopad/DIN             IO_PAD                         0             10311   +INF  FALL       1
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12399   +INF  FALL       1
SPI_SDO                            spi_shifter                    0             12399   +INF  FALL       1


++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_27_LC_2_4_7/ce
Capture Clock    : shift_reg_27_LC_2_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_27_LC_2_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_27_LC_2_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_26_LC_2_4_6/ce
Capture Clock    : shift_reg_26_LC_2_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_26_LC_2_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_26_LC_2_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_25_LC_2_4_5/ce
Capture Clock    : shift_reg_25_LC_2_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_25_LC_2_4_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_25_LC_2_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_24_LC_2_4_4/ce
Capture Clock    : shift_reg_24_LC_2_4_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_24_LC_2_4_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_24_LC_2_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_23_LC_2_4_3/ce
Capture Clock    : shift_reg_23_LC_2_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_23_LC_2_4_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_23_LC_2_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_22_LC_2_4_2/ce
Capture Clock    : shift_reg_22_LC_2_4_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_22_LC_2_4_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_22_LC_2_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_21_LC_2_4_1/ce
Capture Clock    : shift_reg_21_LC_2_4_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_21_LC_2_4_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_21_LC_2_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_20_LC_2_4_0/ce
Capture Clock    : shift_reg_20_LC_2_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_20_LC_2_4_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_20_LC_2_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_43_LC_2_6_7/ce
Capture Clock    : shift_reg_43_LC_2_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_43_LC_2_6_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_43_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_42_LC_2_6_6/ce
Capture Clock    : shift_reg_42_LC_2_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_42_LC_2_6_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_42_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_41_LC_2_6_5/ce
Capture Clock    : shift_reg_41_LC_2_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_41_LC_2_6_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_41_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_40_LC_2_6_4/ce
Capture Clock    : shift_reg_40_LC_2_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_40_LC_2_6_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_40_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_39_LC_2_6_3/ce
Capture Clock    : shift_reg_39_LC_2_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_39_LC_2_6_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_39_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_38_LC_2_6_2/ce
Capture Clock    : shift_reg_38_LC_2_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_38_LC_2_6_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_38_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_37_LC_2_6_1/ce
Capture Clock    : shift_reg_37_LC_2_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_37_LC_2_6_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_37_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_36_LC_2_6_0/ce
Capture Clock    : shift_reg_36_LC_2_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_36_LC_2_6_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_36_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_67_LC_4_5_7/ce
Capture Clock    : shift_reg_67_LC_4_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_67_LC_4_5_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_67_LC_4_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_66_LC_4_5_6/ce
Capture Clock    : shift_reg_66_LC_4_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_66_LC_4_5_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_66_LC_4_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_65_LC_4_5_5/ce
Capture Clock    : shift_reg_65_LC_4_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_65_LC_4_5_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_65_LC_4_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_64_LC_4_5_4/ce
Capture Clock    : shift_reg_64_LC_4_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_64_LC_4_5_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_64_LC_4_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_63_LC_4_5_3/ce
Capture Clock    : shift_reg_63_LC_4_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_63_LC_4_5_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_63_LC_4_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_62_LC_4_5_2/ce
Capture Clock    : shift_reg_62_LC_4_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_62_LC_4_5_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_62_LC_4_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_61_LC_4_5_1/ce
Capture Clock    : shift_reg_61_LC_4_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_61_LC_4_5_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_61_LC_4_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_60_LC_4_5_0/ce
Capture Clock    : shift_reg_60_LC_4_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_60_LC_4_5_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_60_LC_4_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_115_LC_2_3_6/ce
Capture Clock    : shift_reg_115_LC_2_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_115_LC_2_3_6/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_115_LC_2_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_116_LC_2_3_5/ce
Capture Clock    : shift_reg_116_LC_2_3_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_116_LC_2_3_5/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_116_LC_2_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_117_LC_2_3_4/ce
Capture Clock    : shift_reg_117_LC_2_3_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_117_LC_2_3_4/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_117_LC_2_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_118_LC_2_3_3/ce
Capture Clock    : shift_reg_118_LC_2_3_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_118_LC_2_3_3/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_118_LC_2_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_119_LC_2_3_2/ce
Capture Clock    : shift_reg_119_LC_2_3_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_119_LC_2_3_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_119_LC_2_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI_SDOZ0_LC_2_3_1/ce
Capture Clock    : SPI_SDOZ0_LC_2_3_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
SPI_SDOZ0_LC_2_3_1/ce                           LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_19_LC_3_4_7/ce
Capture Clock    : shift_reg_19_LC_3_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_19_LC_3_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_19_LC_3_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_18_LC_3_4_6/ce
Capture Clock    : shift_reg_18_LC_3_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_18_LC_3_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_18_LC_3_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_107_LC_3_4_5/ce
Capture Clock    : shift_reg_107_LC_3_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_107_LC_3_4_5/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_107_LC_3_4_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_106_LC_3_4_4/ce
Capture Clock    : shift_reg_106_LC_3_4_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_106_LC_3_4_4/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_106_LC_3_4_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_105_LC_3_4_3/ce
Capture Clock    : shift_reg_105_LC_3_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_105_LC_3_4_3/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_105_LC_3_4_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_104_LC_3_4_2/ce
Capture Clock    : shift_reg_104_LC_3_4_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_104_LC_3_4_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_104_LC_3_4_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_109_LC_3_4_1/ce
Capture Clock    : shift_reg_109_LC_3_4_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_109_LC_3_4_1/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_109_LC_3_4_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_108_LC_3_4_0/ce
Capture Clock    : shift_reg_108_LC_3_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_108_LC_3_4_0/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_108_LC_3_4_0/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_51_LC_3_6_7/ce
Capture Clock    : shift_reg_51_LC_3_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_51_LC_3_6_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_51_LC_3_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_50_LC_3_6_6/ce
Capture Clock    : shift_reg_50_LC_3_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_50_LC_3_6_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_50_LC_3_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_49_LC_3_6_5/ce
Capture Clock    : shift_reg_49_LC_3_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_49_LC_3_6_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_49_LC_3_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_48_LC_3_6_4/ce
Capture Clock    : shift_reg_48_LC_3_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_48_LC_3_6_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_48_LC_3_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_47_LC_3_6_3/ce
Capture Clock    : shift_reg_47_LC_3_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_47_LC_3_6_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_47_LC_3_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_46_LC_3_6_2/ce
Capture Clock    : shift_reg_46_LC_3_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_46_LC_3_6_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_46_LC_3_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_45_LC_3_6_1/ce
Capture Clock    : shift_reg_45_LC_3_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_45_LC_3_6_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_45_LC_3_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_44_LC_3_6_0/ce
Capture Clock    : shift_reg_44_LC_3_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_44_LC_3_6_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_44_LC_3_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_75_LC_5_5_7/ce
Capture Clock    : shift_reg_75_LC_5_5_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_75_LC_5_5_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_75_LC_5_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_74_LC_5_5_6/ce
Capture Clock    : shift_reg_74_LC_5_5_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_74_LC_5_5_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_74_LC_5_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_73_LC_5_5_5/ce
Capture Clock    : shift_reg_73_LC_5_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_73_LC_5_5_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_73_LC_5_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_72_LC_5_5_4/ce
Capture Clock    : shift_reg_72_LC_5_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_72_LC_5_5_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_72_LC_5_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_71_LC_5_5_3/ce
Capture Clock    : shift_reg_71_LC_5_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_71_LC_5_5_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_71_LC_5_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_70_LC_5_5_2/ce
Capture Clock    : shift_reg_70_LC_5_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_70_LC_5_5_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_70_LC_5_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_69_LC_5_5_1/ce
Capture Clock    : shift_reg_69_LC_5_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_69_LC_5_5_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_69_LC_5_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_68_LC_5_5_0/ce
Capture Clock    : shift_reg_68_LC_5_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_68_LC_5_5_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_68_LC_5_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_113_LC_3_3_7/ce
Capture Clock    : shift_reg_113_LC_3_3_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_113_LC_3_3_7/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_113_LC_3_3_7/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_112_LC_3_3_6/ce
Capture Clock    : shift_reg_112_LC_3_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_112_LC_3_3_6/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_112_LC_3_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_111_LC_3_3_5/ce
Capture Clock    : shift_reg_111_LC_3_3_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_111_LC_3_3_5/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_111_LC_3_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_110_LC_3_3_4/ce
Capture Clock    : shift_reg_110_LC_3_3_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_110_LC_3_3_4/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_110_LC_3_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_103_LC_3_3_3/ce
Capture Clock    : shift_reg_103_LC_3_3_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_103_LC_3_3_3/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_103_LC_3_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_102_LC_3_3_2/ce
Capture Clock    : shift_reg_102_LC_3_3_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_102_LC_3_3_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_102_LC_3_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_114_LC_3_3_1/ce
Capture Clock    : shift_reg_114_LC_3_3_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_114_LC_3_3_1/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_114_LC_3_3_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_17_LC_4_4_7/ce
Capture Clock    : shift_reg_17_LC_4_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_17_LC_4_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_17_LC_4_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_16_LC_4_4_6/ce
Capture Clock    : shift_reg_16_LC_4_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_16_LC_4_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_16_LC_4_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_15_LC_4_4_5/ce
Capture Clock    : shift_reg_15_LC_4_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_15_LC_4_4_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_15_LC_4_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_14_LC_4_4_4/ce
Capture Clock    : shift_reg_14_LC_4_4_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_14_LC_4_4_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_14_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_13_LC_4_4_3/ce
Capture Clock    : shift_reg_13_LC_4_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_13_LC_4_4_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_13_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_12_LC_4_4_2/ce
Capture Clock    : shift_reg_12_LC_4_4_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_12_LC_4_4_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_12_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_11_LC_4_4_1/ce
Capture Clock    : shift_reg_11_LC_4_4_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_11_LC_4_4_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_11_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_10_LC_4_4_0/ce
Capture Clock    : shift_reg_10_LC_4_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_10_LC_4_4_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_10_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_59_LC_4_6_7/ce
Capture Clock    : shift_reg_59_LC_4_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_59_LC_4_6_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_59_LC_4_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_58_LC_4_6_6/ce
Capture Clock    : shift_reg_58_LC_4_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_58_LC_4_6_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_58_LC_4_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_57_LC_4_6_5/ce
Capture Clock    : shift_reg_57_LC_4_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_57_LC_4_6_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_57_LC_4_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_56_LC_4_6_4/ce
Capture Clock    : shift_reg_56_LC_4_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_56_LC_4_6_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_56_LC_4_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_55_LC_4_6_3/ce
Capture Clock    : shift_reg_55_LC_4_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_55_LC_4_6_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_55_LC_4_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_54_LC_4_6_2/ce
Capture Clock    : shift_reg_54_LC_4_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_54_LC_4_6_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_54_LC_4_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_53_LC_4_6_1/ce
Capture Clock    : shift_reg_53_LC_4_6_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_53_LC_4_6_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_53_LC_4_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_52_LC_4_6_0/ce
Capture Clock    : shift_reg_52_LC_4_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_52_LC_4_6_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_52_LC_4_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_101_LC_3_2_6/ce
Capture Clock    : shift_reg_101_LC_3_2_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_101_LC_3_2_6/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_101_LC_3_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_100_LC_3_2_2/ce
Capture Clock    : shift_reg_100_LC_3_2_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_100_LC_3_2_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_100_LC_3_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_99_LC_3_2_1/ce
Capture Clock    : shift_reg_99_LC_3_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_99_LC_3_2_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_99_LC_3_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_98_LC_3_2_0/ce
Capture Clock    : shift_reg_98_LC_3_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_98_LC_3_2_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_8_LC_4_3_6/ce
Capture Clock    : shift_reg_8_LC_4_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_8_LC_4_3_6/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_8_LC_4_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_95_LC_4_3_5/ce
Capture Clock    : shift_reg_95_LC_4_3_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_95_LC_4_3_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_95_LC_4_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_94_LC_4_3_4/ce
Capture Clock    : shift_reg_94_LC_4_3_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_94_LC_4_3_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_94_LC_4_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_93_LC_4_3_3/ce
Capture Clock    : shift_reg_93_LC_4_3_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_93_LC_4_3_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_93_LC_4_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_92_LC_4_3_2/ce
Capture Clock    : shift_reg_92_LC_4_3_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_92_LC_4_3_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_92_LC_4_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_91_LC_4_3_1/ce
Capture Clock    : shift_reg_91_LC_4_3_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_91_LC_4_3_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_91_LC_4_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_9_LC_4_3_0/ce
Capture Clock    : shift_reg_9_LC_4_3_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_9_LC_4_3_0/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_9_LC_4_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_83_LC_5_4_7/ce
Capture Clock    : shift_reg_83_LC_5_4_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_83_LC_5_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_83_LC_5_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_82_LC_5_4_6/ce
Capture Clock    : shift_reg_82_LC_5_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_82_LC_5_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_82_LC_5_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_81_LC_5_4_5/ce
Capture Clock    : shift_reg_81_LC_5_4_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_81_LC_5_4_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_81_LC_5_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_80_LC_5_4_4/ce
Capture Clock    : shift_reg_80_LC_5_4_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_80_LC_5_4_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_80_LC_5_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_79_LC_5_4_3/ce
Capture Clock    : shift_reg_79_LC_5_4_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_79_LC_5_4_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_79_LC_5_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_78_LC_5_4_2/ce
Capture Clock    : shift_reg_78_LC_5_4_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_78_LC_5_4_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_78_LC_5_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_77_LC_5_4_1/ce
Capture Clock    : shift_reg_77_LC_5_4_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_77_LC_5_4_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_77_LC_5_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_76_LC_5_4_0/ce
Capture Clock    : shift_reg_76_LC_5_4_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_76_LC_5_4_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_76_LC_5_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_7_LC_4_2_7/ce
Capture Clock    : shift_reg_7_LC_4_2_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_7_LC_4_2_7/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_7_LC_4_2_7/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_6_LC_4_2_6/ce
Capture Clock    : shift_reg_6_LC_4_2_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_6_LC_4_2_6/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_6_LC_4_2_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_97_LC_4_2_1/ce
Capture Clock    : shift_reg_97_LC_4_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_97_LC_4_2_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_96_LC_4_2_0/ce
Capture Clock    : shift_reg_96_LC_4_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_96_LC_4_2_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_96_LC_4_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_89_LC_5_3_7/ce
Capture Clock    : shift_reg_89_LC_5_3_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_89_LC_5_3_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_89_LC_5_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_88_LC_5_3_6/ce
Capture Clock    : shift_reg_88_LC_5_3_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_88_LC_5_3_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_88_LC_5_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_87_LC_5_3_5/ce
Capture Clock    : shift_reg_87_LC_5_3_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_87_LC_5_3_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_87_LC_5_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_86_LC_5_3_4/ce
Capture Clock    : shift_reg_86_LC_5_3_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_86_LC_5_3_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_86_LC_5_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_85_LC_5_3_3/ce
Capture Clock    : shift_reg_85_LC_5_3_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_85_LC_5_3_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_85_LC_5_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_84_LC_5_3_2/ce
Capture Clock    : shift_reg_84_LC_5_3_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_84_LC_5_3_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_84_LC_5_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_90_LC_5_3_1/ce
Capture Clock    : shift_reg_90_LC_5_3_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_90_LC_5_3_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_90_LC_5_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_5_LC_5_2_5/ce
Capture Clock    : shift_reg_5_LC_5_2_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_5_LC_5_2_5/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_5_LC_5_2_5/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_4_LC_5_2_4/ce
Capture Clock    : shift_reg_4_LC_5_2_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_4_LC_5_2_4/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_4_LC_5_2_4/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_3_LC_5_2_3/ce
Capture Clock    : shift_reg_3_LC_5_2_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_3_LC_5_2_3/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_3_LC_5_2_3/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_2_LC_5_2_2/ce
Capture Clock    : shift_reg_2_LC_5_2_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_2_LC_5_2_2/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_2_LC_5_2_2/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_1_LC_5_2_1/ce
Capture Clock    : shift_reg_1_LC_5_2_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_1_LC_5_2_1/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_1_LC_5_2_1/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_0_LC_5_2_0/ce
Capture Clock    : shift_reg_0_LC_5_2_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    +INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_0_LC_5_2_0/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_75_LC_5_5_7/lcout
Path End         : shift_reg_76_LC_5_4_0/in3
Capture Clock    : shift_reg_76_LC_5_4_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_75_LC_5_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_75_LC_5_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__436/I                     LocalMux                       0              5256   1571  FALL       1
I__436/O                     LocalMux                     455              5711   1571  FALL       1
I__437/I                     InMux                          0              5711   1571  FALL       1
I__437/O                     InMux                        320              6032   1571  FALL       1
shift_reg_76_LC_5_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_76_LC_5_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_74_LC_5_5_6/lcout
Path End         : shift_reg_75_LC_5_5_7/in3
Capture Clock    : shift_reg_75_LC_5_5_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_74_LC_5_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_74_LC_5_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__438/I                     LocalMux                       0              5256   1571  FALL       1
I__438/O                     LocalMux                     455              5711   1571  FALL       1
I__439/I                     InMux                          0              5711   1571  FALL       1
I__439/O                     InMux                        320              6032   1571  FALL       1
shift_reg_75_LC_5_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_75_LC_5_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_73_LC_5_5_5/lcout
Path End         : shift_reg_74_LC_5_5_6/in3
Capture Clock    : shift_reg_74_LC_5_5_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_73_LC_5_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_73_LC_5_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__440/I                     LocalMux                       0              5256   1571  FALL       1
I__440/O                     LocalMux                     455              5711   1571  FALL       1
I__441/I                     InMux                          0              5711   1571  FALL       1
I__441/O                     InMux                        320              6032   1571  FALL       1
shift_reg_74_LC_5_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_74_LC_5_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_72_LC_5_5_4/lcout
Path End         : shift_reg_73_LC_5_5_5/in3
Capture Clock    : shift_reg_73_LC_5_5_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_72_LC_5_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_72_LC_5_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__442/I                     LocalMux                       0              5256   1571  FALL       1
I__442/O                     LocalMux                     455              5711   1571  FALL       1
I__443/I                     InMux                          0              5711   1571  FALL       1
I__443/O                     InMux                        320              6032   1571  FALL       1
shift_reg_73_LC_5_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_73_LC_5_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_71_LC_5_5_3/lcout
Path End         : shift_reg_72_LC_5_5_4/in3
Capture Clock    : shift_reg_72_LC_5_5_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_71_LC_5_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_71_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__444/I                     LocalMux                       0              5256   1571  FALL       1
I__444/O                     LocalMux                     455              5711   1571  FALL       1
I__445/I                     InMux                          0              5711   1571  FALL       1
I__445/O                     InMux                        320              6032   1571  FALL       1
shift_reg_72_LC_5_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_72_LC_5_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_70_LC_5_5_2/lcout
Path End         : shift_reg_71_LC_5_5_3/in3
Capture Clock    : shift_reg_71_LC_5_5_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_70_LC_5_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_70_LC_5_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__446/I                     LocalMux                       0              5256   1571  FALL       1
I__446/O                     LocalMux                     455              5711   1571  FALL       1
I__447/I                     InMux                          0              5711   1571  FALL       1
I__447/O                     InMux                        320              6032   1571  FALL       1
shift_reg_71_LC_5_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_71_LC_5_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_69_LC_5_5_1/lcout
Path End         : shift_reg_70_LC_5_5_2/in3
Capture Clock    : shift_reg_70_LC_5_5_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_69_LC_5_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_69_LC_5_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__448/I                     LocalMux                       0              5256   1571  FALL       1
I__448/O                     LocalMux                     455              5711   1571  FALL       1
I__449/I                     InMux                          0              5711   1571  FALL       1
I__449/O                     InMux                        320              6032   1571  FALL       1
shift_reg_70_LC_5_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_70_LC_5_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_68_LC_5_5_0/lcout
Path End         : shift_reg_69_LC_5_5_1/in3
Capture Clock    : shift_reg_69_LC_5_5_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_68_LC_5_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_68_LC_5_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__450/I                     LocalMux                       0              5256   1571  FALL       1
I__450/O                     LocalMux                     455              5711   1571  FALL       1
I__451/I                     InMux                          0              5711   1571  FALL       1
I__451/O                     InMux                        320              6032   1571  FALL       1
shift_reg_69_LC_5_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_69_LC_5_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_83_LC_5_4_7/lcout
Path End         : shift_reg_84_LC_5_3_2/in3
Capture Clock    : shift_reg_84_LC_5_3_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_83_LC_5_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_83_LC_5_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__389/I                     LocalMux                       0              5256   1571  FALL       1
I__389/O                     LocalMux                     455              5711   1571  FALL       1
I__390/I                     InMux                          0              5711   1571  FALL       1
I__390/O                     InMux                        320              6032   1571  FALL       1
shift_reg_84_LC_5_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_84_LC_5_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_82_LC_5_4_6/lcout
Path End         : shift_reg_83_LC_5_4_7/in3
Capture Clock    : shift_reg_83_LC_5_4_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_82_LC_5_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_82_LC_5_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__391/I                     LocalMux                       0              5256   1571  FALL       1
I__391/O                     LocalMux                     455              5711   1571  FALL       1
I__392/I                     InMux                          0              5711   1571  FALL       1
I__392/O                     InMux                        320              6032   1571  FALL       1
shift_reg_83_LC_5_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_83_LC_5_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_81_LC_5_4_5/lcout
Path End         : shift_reg_82_LC_5_4_6/in3
Capture Clock    : shift_reg_82_LC_5_4_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_81_LC_5_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_81_LC_5_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__393/I                     LocalMux                       0              5256   1571  FALL       1
I__393/O                     LocalMux                     455              5711   1571  FALL       1
I__394/I                     InMux                          0              5711   1571  FALL       1
I__394/O                     InMux                        320              6032   1571  FALL       1
shift_reg_82_LC_5_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_82_LC_5_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_80_LC_5_4_4/lcout
Path End         : shift_reg_81_LC_5_4_5/in3
Capture Clock    : shift_reg_81_LC_5_4_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_80_LC_5_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_80_LC_5_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__395/I                     LocalMux                       0              5256   1571  FALL       1
I__395/O                     LocalMux                     455              5711   1571  FALL       1
I__396/I                     InMux                          0              5711   1571  FALL       1
I__396/O                     InMux                        320              6032   1571  FALL       1
shift_reg_81_LC_5_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_81_LC_5_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_79_LC_5_4_3/lcout
Path End         : shift_reg_80_LC_5_4_4/in3
Capture Clock    : shift_reg_80_LC_5_4_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_79_LC_5_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_79_LC_5_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__397/I                     LocalMux                       0              5256   1571  FALL       1
I__397/O                     LocalMux                     455              5711   1571  FALL       1
I__398/I                     InMux                          0              5711   1571  FALL       1
I__398/O                     InMux                        320              6032   1571  FALL       1
shift_reg_80_LC_5_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_80_LC_5_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_78_LC_5_4_2/lcout
Path End         : shift_reg_79_LC_5_4_3/in3
Capture Clock    : shift_reg_79_LC_5_4_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_78_LC_5_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_78_LC_5_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__399/I                     LocalMux                       0              5256   1571  FALL       1
I__399/O                     LocalMux                     455              5711   1571  FALL       1
I__400/I                     InMux                          0              5711   1571  FALL       1
I__400/O                     InMux                        320              6032   1571  FALL       1
shift_reg_79_LC_5_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_79_LC_5_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_77_LC_5_4_1/lcout
Path End         : shift_reg_78_LC_5_4_2/in3
Capture Clock    : shift_reg_78_LC_5_4_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_77_LC_5_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_77_LC_5_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__401/I                     LocalMux                       0              5256   1571  FALL       1
I__401/O                     LocalMux                     455              5711   1571  FALL       1
I__402/I                     InMux                          0              5711   1571  FALL       1
I__402/O                     InMux                        320              6032   1571  FALL       1
shift_reg_78_LC_5_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_78_LC_5_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_76_LC_5_4_0/lcout
Path End         : shift_reg_77_LC_5_4_1/in3
Capture Clock    : shift_reg_77_LC_5_4_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_76_LC_5_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_76_LC_5_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__403/I                     LocalMux                       0              5256   1571  FALL       1
I__403/O                     LocalMux                     455              5711   1571  FALL       1
I__404/I                     InMux                          0              5711   1571  FALL       1
I__404/O                     InMux                        320              6032   1571  FALL       1
shift_reg_77_LC_5_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_77_LC_5_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_89_LC_5_3_7/lcout
Path End         : shift_reg_90_LC_5_3_1/in3
Capture Clock    : shift_reg_90_LC_5_3_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_89_LC_5_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_89_LC_5_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__367/I                     LocalMux                       0              5256   1571  FALL       1
I__367/O                     LocalMux                     455              5711   1571  FALL       1
I__368/I                     InMux                          0              5711   1571  FALL       1
I__368/O                     InMux                        320              6032   1571  FALL       1
shift_reg_90_LC_5_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_90_LC_5_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_88_LC_5_3_6/lcout
Path End         : shift_reg_89_LC_5_3_7/in3
Capture Clock    : shift_reg_89_LC_5_3_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_88_LC_5_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_88_LC_5_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__369/I                     LocalMux                       0              5256   1571  FALL       1
I__369/O                     LocalMux                     455              5711   1571  FALL       1
I__370/I                     InMux                          0              5711   1571  FALL       1
I__370/O                     InMux                        320              6032   1571  FALL       1
shift_reg_89_LC_5_3_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_89_LC_5_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_87_LC_5_3_5/lcout
Path End         : shift_reg_88_LC_5_3_6/in3
Capture Clock    : shift_reg_88_LC_5_3_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_87_LC_5_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_87_LC_5_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__371/I                     LocalMux                       0              5256   1571  FALL       1
I__371/O                     LocalMux                     455              5711   1571  FALL       1
I__372/I                     InMux                          0              5711   1571  FALL       1
I__372/O                     InMux                        320              6032   1571  FALL       1
shift_reg_88_LC_5_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_88_LC_5_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_86_LC_5_3_4/lcout
Path End         : shift_reg_87_LC_5_3_5/in3
Capture Clock    : shift_reg_87_LC_5_3_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_86_LC_5_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_86_LC_5_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__373/I                     LocalMux                       0              5256   1571  FALL       1
I__373/O                     LocalMux                     455              5711   1571  FALL       1
I__374/I                     InMux                          0              5711   1571  FALL       1
I__374/O                     InMux                        320              6032   1571  FALL       1
shift_reg_87_LC_5_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_87_LC_5_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_85_LC_5_3_3/lcout
Path End         : shift_reg_86_LC_5_3_4/in3
Capture Clock    : shift_reg_86_LC_5_3_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_85_LC_5_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_85_LC_5_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__375/I                     LocalMux                       0              5256   1571  FALL       1
I__375/O                     LocalMux                     455              5711   1571  FALL       1
I__376/I                     InMux                          0              5711   1571  FALL       1
I__376/O                     InMux                        320              6032   1571  FALL       1
shift_reg_86_LC_5_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_86_LC_5_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_84_LC_5_3_2/lcout
Path End         : shift_reg_85_LC_5_3_3/in3
Capture Clock    : shift_reg_85_LC_5_3_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_84_LC_5_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_84_LC_5_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__377/I                     LocalMux                       0              5256   1571  FALL       1
I__377/O                     LocalMux                     455              5711   1571  FALL       1
I__378/I                     InMux                          0              5711   1571  FALL       1
I__378/O                     InMux                        320              6032   1571  FALL       1
shift_reg_85_LC_5_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_85_LC_5_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_90_LC_5_3_1/lcout
Path End         : shift_reg_91_LC_4_3_1/in3
Capture Clock    : shift_reg_91_LC_4_3_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_90_LC_5_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_90_LC_5_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__379/I                     LocalMux                       0              5256   1571  FALL       1
I__379/O                     LocalMux                     455              5711   1571  FALL       1
I__380/I                     InMux                          0              5711   1571  FALL       1
I__380/O                     InMux                        320              6032   1571  FALL       1
shift_reg_91_LC_4_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_91_LC_4_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_5_LC_5_2_5/lcout
Path End         : shift_reg_6_LC_4_2_6/in3
Capture Clock    : shift_reg_6_LC_4_2_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_5_LC_5_2_5/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_5_LC_5_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__381/I                    LocalMux                       0              5256   1571  FALL       1
I__381/O                    LocalMux                     455              5711   1571  FALL       1
I__382/I                    InMux                          0              5711   1571  FALL       1
I__382/O                    InMux                        320              6032   1571  FALL       1
shift_reg_6_LC_4_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_6_LC_4_2_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_4_LC_5_2_4/lcout
Path End         : shift_reg_5_LC_5_2_5/in3
Capture Clock    : shift_reg_5_LC_5_2_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_4_LC_5_2_4/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_4_LC_5_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__383/I                    LocalMux                       0              5256   1571  FALL       1
I__383/O                    LocalMux                     455              5711   1571  FALL       1
I__384/I                    InMux                          0              5711   1571  FALL       1
I__384/O                    InMux                        320              6032   1571  FALL       1
shift_reg_5_LC_5_2_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_5_LC_5_2_5/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_3_LC_5_2_3/lcout
Path End         : shift_reg_4_LC_5_2_4/in3
Capture Clock    : shift_reg_4_LC_5_2_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_3_LC_5_2_3/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_3_LC_5_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__385/I                    LocalMux                       0              5256   1571  FALL       1
I__385/O                    LocalMux                     455              5711   1571  FALL       1
I__386/I                    InMux                          0              5711   1571  FALL       1
I__386/O                    InMux                        320              6032   1571  FALL       1
shift_reg_4_LC_5_2_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_4_LC_5_2_4/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_2_LC_5_2_2/lcout
Path End         : shift_reg_3_LC_5_2_3/in3
Capture Clock    : shift_reg_3_LC_5_2_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_2_LC_5_2_2/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_2_LC_5_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__346/I                    LocalMux                       0              5256   1571  FALL       1
I__346/O                    LocalMux                     455              5711   1571  FALL       1
I__347/I                    InMux                          0              5711   1571  FALL       1
I__347/O                    InMux                        320              6032   1571  FALL       1
shift_reg_3_LC_5_2_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_3_LC_5_2_3/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_1_LC_5_2_1/lcout
Path End         : shift_reg_2_LC_5_2_2/in3
Capture Clock    : shift_reg_2_LC_5_2_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_1_LC_5_2_1/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_1_LC_5_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__348/I                    LocalMux                       0              5256   1571  FALL       1
I__348/O                    LocalMux                     455              5711   1571  FALL       1
I__349/I                    InMux                          0              5711   1571  FALL       1
I__349/O                    InMux                        320              6032   1571  FALL       1
shift_reg_2_LC_5_2_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_2_LC_5_2_2/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_0_LC_5_2_0/lcout
Path End         : shift_reg_1_LC_5_2_1/in3
Capture Clock    : shift_reg_1_LC_5_2_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_0_LC_5_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__350/I                    LocalMux                       0              5256   1571  FALL       1
I__350/O                    LocalMux                     455              5711   1571  FALL       1
I__351/I                    InMux                          0              5711   1571  FALL       1
I__351/O                    InMux                        320              6032   1571  FALL       1
shift_reg_1_LC_5_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_1_LC_5_2_1/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_59_LC_4_6_7/lcout
Path End         : shift_reg_60_LC_4_5_0/in3
Capture Clock    : shift_reg_60_LC_4_5_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_59_LC_4_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_59_LC_4_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__355/I                     LocalMux                       0              5256   1571  FALL       1
I__355/O                     LocalMux                     455              5711   1571  FALL       1
I__356/I                     InMux                          0              5711   1571  FALL       1
I__356/O                     InMux                        320              6032   1571  FALL       1
shift_reg_60_LC_4_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_60_LC_4_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_58_LC_4_6_6/lcout
Path End         : shift_reg_59_LC_4_6_7/in3
Capture Clock    : shift_reg_59_LC_4_6_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_58_LC_4_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_58_LC_4_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__357/I                     LocalMux                       0              5256   1571  FALL       1
I__357/O                     LocalMux                     455              5711   1571  FALL       1
I__358/I                     InMux                          0              5711   1571  FALL       1
I__358/O                     InMux                        320              6032   1571  FALL       1
shift_reg_59_LC_4_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_59_LC_4_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_57_LC_4_6_5/lcout
Path End         : shift_reg_58_LC_4_6_6/in3
Capture Clock    : shift_reg_58_LC_4_6_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_57_LC_4_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_57_LC_4_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__359/I                     LocalMux                       0              5256   1571  FALL       1
I__359/O                     LocalMux                     455              5711   1571  FALL       1
I__360/I                     InMux                          0              5711   1571  FALL       1
I__360/O                     InMux                        320              6032   1571  FALL       1
shift_reg_58_LC_4_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_58_LC_4_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_56_LC_4_6_4/lcout
Path End         : shift_reg_57_LC_4_6_5/in3
Capture Clock    : shift_reg_57_LC_4_6_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_56_LC_4_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_56_LC_4_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__361/I                     LocalMux                       0              5256   1571  FALL       1
I__361/O                     LocalMux                     455              5711   1571  FALL       1
I__362/I                     InMux                          0              5711   1571  FALL       1
I__362/O                     InMux                        320              6032   1571  FALL       1
shift_reg_57_LC_4_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_57_LC_4_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_55_LC_4_6_3/lcout
Path End         : shift_reg_56_LC_4_6_4/in3
Capture Clock    : shift_reg_56_LC_4_6_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_55_LC_4_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_55_LC_4_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__363/I                     LocalMux                       0              5256   1571  FALL       1
I__363/O                     LocalMux                     455              5711   1571  FALL       1
I__364/I                     InMux                          0              5711   1571  FALL       1
I__364/O                     InMux                        320              6032   1571  FALL       1
shift_reg_56_LC_4_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_56_LC_4_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_54_LC_4_6_2/lcout
Path End         : shift_reg_55_LC_4_6_3/in3
Capture Clock    : shift_reg_55_LC_4_6_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_54_LC_4_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_54_LC_4_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__365/I                     LocalMux                       0              5256   1571  FALL       1
I__365/O                     LocalMux                     455              5711   1571  FALL       1
I__366/I                     InMux                          0              5711   1571  FALL       1
I__366/O                     InMux                        320              6032   1571  FALL       1
shift_reg_55_LC_4_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_55_LC_4_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_53_LC_4_6_1/lcout
Path End         : shift_reg_54_LC_4_6_2/in3
Capture Clock    : shift_reg_54_LC_4_6_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_53_LC_4_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_53_LC_4_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__328/I                     LocalMux                       0              5256   1571  FALL       1
I__328/O                     LocalMux                     455              5711   1571  FALL       1
I__329/I                     InMux                          0              5711   1571  FALL       1
I__329/O                     InMux                        320              6032   1571  FALL       1
shift_reg_54_LC_4_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_54_LC_4_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_52_LC_4_6_0/lcout
Path End         : shift_reg_53_LC_4_6_1/in3
Capture Clock    : shift_reg_53_LC_4_6_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_52_LC_4_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_52_LC_4_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__330/I                     LocalMux                       0              5256   1571  FALL       1
I__330/O                     LocalMux                     455              5711   1571  FALL       1
I__331/I                     InMux                          0              5711   1571  FALL       1
I__331/O                     InMux                        320              6032   1571  FALL       1
shift_reg_53_LC_4_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_53_LC_4_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_67_LC_4_5_7/lcout
Path End         : shift_reg_68_LC_5_5_0/in3
Capture Clock    : shift_reg_68_LC_5_5_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_67_LC_4_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_67_LC_4_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__387/I                     LocalMux                       0              5256   1571  FALL       1
I__387/O                     LocalMux                     455              5711   1571  FALL       1
I__388/I                     InMux                          0              5711   1571  FALL       1
I__388/O                     InMux                        320              6032   1571  FALL       1
shift_reg_68_LC_5_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_68_LC_5_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_66_LC_4_5_6/lcout
Path End         : shift_reg_67_LC_4_5_7/in3
Capture Clock    : shift_reg_67_LC_4_5_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_66_LC_4_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_66_LC_4_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__334/I                     LocalMux                       0              5256   1571  FALL       1
I__334/O                     LocalMux                     455              5711   1571  FALL       1
I__335/I                     InMux                          0              5711   1571  FALL       1
I__335/O                     InMux                        320              6032   1571  FALL       1
shift_reg_67_LC_4_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_67_LC_4_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_65_LC_4_5_5/lcout
Path End         : shift_reg_66_LC_4_5_6/in3
Capture Clock    : shift_reg_66_LC_4_5_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_65_LC_4_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_65_LC_4_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__336/I                     LocalMux                       0              5256   1571  FALL       1
I__336/O                     LocalMux                     455              5711   1571  FALL       1
I__337/I                     InMux                          0              5711   1571  FALL       1
I__337/O                     InMux                        320              6032   1571  FALL       1
shift_reg_66_LC_4_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_66_LC_4_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_64_LC_4_5_4/lcout
Path End         : shift_reg_65_LC_4_5_5/in3
Capture Clock    : shift_reg_65_LC_4_5_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_64_LC_4_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_64_LC_4_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__338/I                     LocalMux                       0              5256   1571  FALL       1
I__338/O                     LocalMux                     455              5711   1571  FALL       1
I__339/I                     InMux                          0              5711   1571  FALL       1
I__339/O                     InMux                        320              6032   1571  FALL       1
shift_reg_65_LC_4_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_65_LC_4_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_63_LC_4_5_3/lcout
Path End         : shift_reg_64_LC_4_5_4/in3
Capture Clock    : shift_reg_64_LC_4_5_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_63_LC_4_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_63_LC_4_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__340/I                     LocalMux                       0              5256   1571  FALL       1
I__340/O                     LocalMux                     455              5711   1571  FALL       1
I__341/I                     InMux                          0              5711   1571  FALL       1
I__341/O                     InMux                        320              6032   1571  FALL       1
shift_reg_64_LC_4_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_64_LC_4_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_62_LC_4_5_2/lcout
Path End         : shift_reg_63_LC_4_5_3/in3
Capture Clock    : shift_reg_63_LC_4_5_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_62_LC_4_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_62_LC_4_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__342/I                     LocalMux                       0              5256   1571  FALL       1
I__342/O                     LocalMux                     455              5711   1571  FALL       1
I__343/I                     InMux                          0              5711   1571  FALL       1
I__343/O                     InMux                        320              6032   1571  FALL       1
shift_reg_63_LC_4_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_63_LC_4_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_61_LC_4_5_1/lcout
Path End         : shift_reg_62_LC_4_5_2/in3
Capture Clock    : shift_reg_62_LC_4_5_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_61_LC_4_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_61_LC_4_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__344/I                     LocalMux                       0              5256   1571  FALL       1
I__344/O                     LocalMux                     455              5711   1571  FALL       1
I__345/I                     InMux                          0              5711   1571  FALL       1
I__345/O                     InMux                        320              6032   1571  FALL       1
shift_reg_62_LC_4_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_62_LC_4_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_60_LC_4_5_0/lcout
Path End         : shift_reg_61_LC_4_5_1/in3
Capture Clock    : shift_reg_61_LC_4_5_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_60_LC_4_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_60_LC_4_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__310/I                     LocalMux                       0              5256   1571  FALL       1
I__310/O                     LocalMux                     455              5711   1571  FALL       1
I__311/I                     InMux                          0              5711   1571  FALL       1
I__311/O                     InMux                        320              6032   1571  FALL       1
shift_reg_61_LC_4_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_61_LC_4_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_17_LC_4_4_7/lcout
Path End         : shift_reg_18_LC_3_4_6/in3
Capture Clock    : shift_reg_18_LC_3_4_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_17_LC_4_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_17_LC_4_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__312/I                     LocalMux                       0              5256   1571  FALL       1
I__312/O                     LocalMux                     455              5711   1571  FALL       1
I__313/I                     InMux                          0              5711   1571  FALL       1
I__313/O                     InMux                        320              6032   1571  FALL       1
shift_reg_18_LC_3_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_18_LC_3_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_16_LC_4_4_6/lcout
Path End         : shift_reg_17_LC_4_4_7/in3
Capture Clock    : shift_reg_17_LC_4_4_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_16_LC_4_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_16_LC_4_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__314/I                     LocalMux                       0              5256   1571  FALL       1
I__314/O                     LocalMux                     455              5711   1571  FALL       1
I__315/I                     InMux                          0              5711   1571  FALL       1
I__315/O                     InMux                        320              6032   1571  FALL       1
shift_reg_17_LC_4_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_17_LC_4_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_15_LC_4_4_5/lcout
Path End         : shift_reg_16_LC_4_4_6/in3
Capture Clock    : shift_reg_16_LC_4_4_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_15_LC_4_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_15_LC_4_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__316/I                     LocalMux                       0              5256   1571  FALL       1
I__316/O                     LocalMux                     455              5711   1571  FALL       1
I__317/I                     InMux                          0              5711   1571  FALL       1
I__317/O                     InMux                        320              6032   1571  FALL       1
shift_reg_16_LC_4_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_16_LC_4_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_14_LC_4_4_4/lcout
Path End         : shift_reg_15_LC_4_4_5/in3
Capture Clock    : shift_reg_15_LC_4_4_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_14_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_14_LC_4_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__318/I                     LocalMux                       0              5256   1571  FALL       1
I__318/O                     LocalMux                     455              5711   1571  FALL       1
I__319/I                     InMux                          0              5711   1571  FALL       1
I__319/O                     InMux                        320              6032   1571  FALL       1
shift_reg_15_LC_4_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_15_LC_4_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_13_LC_4_4_3/lcout
Path End         : shift_reg_14_LC_4_4_4/in3
Capture Clock    : shift_reg_14_LC_4_4_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_13_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_13_LC_4_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__320/I                     LocalMux                       0              5256   1571  FALL       1
I__320/O                     LocalMux                     455              5711   1571  FALL       1
I__321/I                     InMux                          0              5711   1571  FALL       1
I__321/O                     InMux                        320              6032   1571  FALL       1
shift_reg_14_LC_4_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_14_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_12_LC_4_4_2/lcout
Path End         : shift_reg_13_LC_4_4_3/in3
Capture Clock    : shift_reg_13_LC_4_4_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_12_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_12_LC_4_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__322/I                     LocalMux                       0              5256   1571  FALL       1
I__322/O                     LocalMux                     455              5711   1571  FALL       1
I__323/I                     InMux                          0              5711   1571  FALL       1
I__323/O                     InMux                        320              6032   1571  FALL       1
shift_reg_13_LC_4_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_13_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_11_LC_4_4_1/lcout
Path End         : shift_reg_12_LC_4_4_2/in3
Capture Clock    : shift_reg_12_LC_4_4_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_11_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_11_LC_4_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__324/I                     LocalMux                       0              5256   1571  FALL       1
I__324/O                     LocalMux                     455              5711   1571  FALL       1
I__325/I                     InMux                          0              5711   1571  FALL       1
I__325/O                     InMux                        320              6032   1571  FALL       1
shift_reg_12_LC_4_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_12_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_10_LC_4_4_0/lcout
Path End         : shift_reg_11_LC_4_4_1/in3
Capture Clock    : shift_reg_11_LC_4_4_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_10_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_10_LC_4_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__326/I                     LocalMux                       0              5256   1571  FALL       1
I__326/O                     LocalMux                     455              5711   1571  FALL       1
I__327/I                     InMux                          0              5711   1571  FALL       1
I__327/O                     InMux                        320              6032   1571  FALL       1
shift_reg_11_LC_4_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_11_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_8_LC_4_3_6/lcout
Path End         : shift_reg_9_LC_4_3_0/in3
Capture Clock    : shift_reg_9_LC_4_3_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_8_LC_4_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_8_LC_4_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__294/I                    LocalMux                       0              5256   1571  FALL       1
I__294/O                    LocalMux                     455              5711   1571  FALL       1
I__295/I                    InMux                          0              5711   1571  FALL       1
I__295/O                    InMux                        320              6032   1571  FALL       1
shift_reg_9_LC_4_3_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_9_LC_4_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_95_LC_4_3_5/lcout
Path End         : shift_reg_96_LC_4_2_0/in3
Capture Clock    : shift_reg_96_LC_4_2_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_95_LC_4_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_95_LC_4_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__298/I                     LocalMux                       0              5256   1571  FALL       1
I__298/O                     LocalMux                     455              5711   1571  FALL       1
I__299/I                     InMux                          0              5711   1571  FALL       1
I__299/O                     InMux                        320              6032   1571  FALL       1
shift_reg_96_LC_4_2_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_96_LC_4_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_94_LC_4_3_4/lcout
Path End         : shift_reg_95_LC_4_3_5/in3
Capture Clock    : shift_reg_95_LC_4_3_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_94_LC_4_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_94_LC_4_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__300/I                     LocalMux                       0              5256   1571  FALL       1
I__300/O                     LocalMux                     455              5711   1571  FALL       1
I__301/I                     InMux                          0              5711   1571  FALL       1
I__301/O                     InMux                        320              6032   1571  FALL       1
shift_reg_95_LC_4_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_95_LC_4_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_93_LC_4_3_3/lcout
Path End         : shift_reg_94_LC_4_3_4/in3
Capture Clock    : shift_reg_94_LC_4_3_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_93_LC_4_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_93_LC_4_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__302/I                     LocalMux                       0              5256   1571  FALL       1
I__302/O                     LocalMux                     455              5711   1571  FALL       1
I__303/I                     InMux                          0              5711   1571  FALL       1
I__303/O                     InMux                        320              6032   1571  FALL       1
shift_reg_94_LC_4_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_94_LC_4_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_92_LC_4_3_2/lcout
Path End         : shift_reg_93_LC_4_3_3/in3
Capture Clock    : shift_reg_93_LC_4_3_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_92_LC_4_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_92_LC_4_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__304/I                     LocalMux                       0              5256   1571  FALL       1
I__304/O                     LocalMux                     455              5711   1571  FALL       1
I__305/I                     InMux                          0              5711   1571  FALL       1
I__305/O                     InMux                        320              6032   1571  FALL       1
shift_reg_93_LC_4_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_93_LC_4_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_91_LC_4_3_1/lcout
Path End         : shift_reg_92_LC_4_3_2/in3
Capture Clock    : shift_reg_92_LC_4_3_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_91_LC_4_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_91_LC_4_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__306/I                     LocalMux                       0              5256   1571  FALL       1
I__306/O                     LocalMux                     455              5711   1571  FALL       1
I__307/I                     InMux                          0              5711   1571  FALL       1
I__307/O                     InMux                        320              6032   1571  FALL       1
shift_reg_92_LC_4_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_92_LC_4_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_9_LC_4_3_0/lcout
Path End         : shift_reg_10_LC_4_4_0/in3
Capture Clock    : shift_reg_10_LC_4_4_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_9_LC_4_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_9_LC_4_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__292/I                    LocalMux                       0              5256   1571  FALL       1
I__292/O                    LocalMux                     455              5711   1571  FALL       1
I__293/I                    InMux                          0              5711   1571  FALL       1
I__293/O                    InMux                        320              6032   1571  FALL       1
shift_reg_10_LC_4_4_0/in3   LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_10_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_7_LC_4_2_7/lcout
Path End         : shift_reg_8_LC_4_3_6/in3
Capture Clock    : shift_reg_8_LC_4_3_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_7_LC_4_2_7/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_7_LC_4_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__296/I                    LocalMux                       0              5256   1571  FALL       1
I__296/O                    LocalMux                     455              5711   1571  FALL       1
I__297/I                    InMux                          0              5711   1571  FALL       1
I__297/O                    InMux                        320              6032   1571  FALL       1
shift_reg_8_LC_4_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_8_LC_4_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_6_LC_4_2_6/lcout
Path End         : shift_reg_7_LC_4_2_7/in3
Capture Clock    : shift_reg_7_LC_4_2_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_6_LC_4_2_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_6_LC_4_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__308/I                    LocalMux                       0              5256   1571  FALL       1
I__308/O                    LocalMux                     455              5711   1571  FALL       1
I__309/I                    InMux                          0              5711   1571  FALL       1
I__309/O                    InMux                        320              6032   1571  FALL       1
shift_reg_7_LC_4_2_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_7_LC_4_2_7/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_97_LC_4_2_1/lcout
Path End         : shift_reg_98_LC_3_2_0/in0
Capture Clock    : shift_reg_98_LC_3_2_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_97_LC_4_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__276/I                     LocalMux                       0              5256   1571  FALL       1
I__276/O                     LocalMux                     455              5711   1571  FALL       1
I__277/I                     InMux                          0              5711   1571  FALL       1
I__277/O                     InMux                        320              6032   1571  FALL       1
shift_reg_98_LC_3_2_0/in0    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_96_LC_4_2_0/lcout
Path End         : shift_reg_97_LC_4_2_1/in3
Capture Clock    : shift_reg_97_LC_4_2_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_96_LC_4_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_96_LC_4_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__278/I                     LocalMux                       0              5256   1571  FALL       1
I__278/O                     LocalMux                     455              5711   1571  FALL       1
I__279/I                     InMux                          0              5711   1571  FALL       1
I__279/O                     InMux                        320              6032   1571  FALL       1
shift_reg_97_LC_4_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_51_LC_3_6_7/lcout
Path End         : shift_reg_52_LC_4_6_0/in3
Capture Clock    : shift_reg_52_LC_4_6_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_51_LC_3_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_51_LC_3_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__332/I                     LocalMux                       0              5256   1571  FALL       1
I__332/O                     LocalMux                     455              5711   1571  FALL       1
I__333/I                     InMux                          0              5711   1571  FALL       1
I__333/O                     InMux                        320              6032   1571  FALL       1
shift_reg_52_LC_4_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_52_LC_4_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_50_LC_3_6_6/lcout
Path End         : shift_reg_51_LC_3_6_7/in3
Capture Clock    : shift_reg_51_LC_3_6_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_50_LC_3_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_50_LC_3_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__280/I                     LocalMux                       0              5256   1571  FALL       1
I__280/O                     LocalMux                     455              5711   1571  FALL       1
I__281/I                     InMux                          0              5711   1571  FALL       1
I__281/O                     InMux                        320              6032   1571  FALL       1
shift_reg_51_LC_3_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_51_LC_3_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_49_LC_3_6_5/lcout
Path End         : shift_reg_50_LC_3_6_6/in3
Capture Clock    : shift_reg_50_LC_3_6_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_49_LC_3_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_49_LC_3_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__282/I                     LocalMux                       0              5256   1571  FALL       1
I__282/O                     LocalMux                     455              5711   1571  FALL       1
I__283/I                     InMux                          0              5711   1571  FALL       1
I__283/O                     InMux                        320              6032   1571  FALL       1
shift_reg_50_LC_3_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_50_LC_3_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_48_LC_3_6_4/lcout
Path End         : shift_reg_49_LC_3_6_5/in3
Capture Clock    : shift_reg_49_LC_3_6_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_48_LC_3_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_48_LC_3_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__284/I                     LocalMux                       0              5256   1571  FALL       1
I__284/O                     LocalMux                     455              5711   1571  FALL       1
I__285/I                     InMux                          0              5711   1571  FALL       1
I__285/O                     InMux                        320              6032   1571  FALL       1
shift_reg_49_LC_3_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_49_LC_3_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_47_LC_3_6_3/lcout
Path End         : shift_reg_48_LC_3_6_4/in3
Capture Clock    : shift_reg_48_LC_3_6_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_47_LC_3_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_47_LC_3_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__286/I                     LocalMux                       0              5256   1571  FALL       1
I__286/O                     LocalMux                     455              5711   1571  FALL       1
I__287/I                     InMux                          0              5711   1571  FALL       1
I__287/O                     InMux                        320              6032   1571  FALL       1
shift_reg_48_LC_3_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_48_LC_3_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_46_LC_3_6_2/lcout
Path End         : shift_reg_47_LC_3_6_3/in3
Capture Clock    : shift_reg_47_LC_3_6_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_46_LC_3_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_46_LC_3_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__288/I                     LocalMux                       0              5256   1571  FALL       1
I__288/O                     LocalMux                     455              5711   1571  FALL       1
I__289/I                     InMux                          0              5711   1571  FALL       1
I__289/O                     InMux                        320              6032   1571  FALL       1
shift_reg_47_LC_3_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_47_LC_3_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_45_LC_3_6_1/lcout
Path End         : shift_reg_46_LC_3_6_2/in3
Capture Clock    : shift_reg_46_LC_3_6_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_45_LC_3_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_45_LC_3_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__290/I                     LocalMux                       0              5256   1571  FALL       1
I__290/O                     LocalMux                     455              5711   1571  FALL       1
I__291/I                     InMux                          0              5711   1571  FALL       1
I__291/O                     InMux                        320              6032   1571  FALL       1
shift_reg_46_LC_3_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_46_LC_3_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_44_LC_3_6_0/lcout
Path End         : shift_reg_45_LC_3_6_1/in3
Capture Clock    : shift_reg_45_LC_3_6_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_44_LC_3_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_44_LC_3_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__253/I                     LocalMux                       0              5256   1571  FALL       1
I__253/O                     LocalMux                     455              5711   1571  FALL       1
I__254/I                     InMux                          0              5711   1571  FALL       1
I__254/O                     InMux                        320              6032   1571  FALL       1
shift_reg_45_LC_3_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_45_LC_3_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_19_LC_3_4_7/lcout
Path End         : shift_reg_20_LC_2_4_0/in3
Capture Clock    : shift_reg_20_LC_2_4_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_19_LC_3_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_19_LC_3_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__257/I                     LocalMux                       0              5256   1571  FALL       1
I__257/O                     LocalMux                     455              5711   1571  FALL       1
I__258/I                     InMux                          0              5711   1571  FALL       1
I__258/O                     InMux                        320              6032   1571  FALL       1
shift_reg_20_LC_2_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_20_LC_2_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_18_LC_3_4_6/lcout
Path End         : shift_reg_19_LC_3_4_7/in3
Capture Clock    : shift_reg_19_LC_3_4_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_18_LC_3_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_18_LC_3_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__259/I                     LocalMux                       0              5256   1571  FALL       1
I__259/O                     LocalMux                     455              5711   1571  FALL       1
I__260/I                     InMux                          0              5711   1571  FALL       1
I__260/O                     InMux                        320              6032   1571  FALL       1
shift_reg_19_LC_3_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_19_LC_3_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_107_LC_3_4_5/lcout
Path End         : shift_reg_108_LC_3_4_0/in3
Capture Clock    : shift_reg_108_LC_3_4_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_107_LC_3_4_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_107_LC_3_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__261/I                      LocalMux                       0              5256   1571  FALL       1
I__261/O                      LocalMux                     455              5711   1571  FALL       1
I__262/I                      InMux                          0              5711   1571  FALL       1
I__262/O                      InMux                        320              6032   1571  FALL       1
shift_reg_108_LC_3_4_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_108_LC_3_4_0/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_106_LC_3_4_4/lcout
Path End         : shift_reg_107_LC_3_4_5/in3
Capture Clock    : shift_reg_107_LC_3_4_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_106_LC_3_4_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_106_LC_3_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__263/I                      LocalMux                       0              5256   1571  FALL       1
I__263/O                      LocalMux                     455              5711   1571  FALL       1
I__264/I                      InMux                          0              5711   1571  FALL       1
I__264/O                      InMux                        320              6032   1571  FALL       1
shift_reg_107_LC_3_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_107_LC_3_4_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_105_LC_3_4_3/lcout
Path End         : shift_reg_106_LC_3_4_4/in3
Capture Clock    : shift_reg_106_LC_3_4_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_105_LC_3_4_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_105_LC_3_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__265/I                      LocalMux                       0              5256   1571  FALL       1
I__265/O                      LocalMux                     455              5711   1571  FALL       1
I__266/I                      InMux                          0              5711   1571  FALL       1
I__266/O                      InMux                        320              6032   1571  FALL       1
shift_reg_106_LC_3_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_106_LC_3_4_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_104_LC_3_4_2/lcout
Path End         : shift_reg_105_LC_3_4_3/in3
Capture Clock    : shift_reg_105_LC_3_4_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_104_LC_3_4_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_104_LC_3_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__267/I                      LocalMux                       0              5256   1571  FALL       1
I__267/O                      LocalMux                     455              5711   1571  FALL       1
I__268/I                      InMux                          0              5711   1571  FALL       1
I__268/O                      InMux                        320              6032   1571  FALL       1
shift_reg_105_LC_3_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_105_LC_3_4_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_109_LC_3_4_1/lcout
Path End         : shift_reg_110_LC_3_3_4/in2
Capture Clock    : shift_reg_110_LC_3_3_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_109_LC_3_4_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_109_LC_3_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__271/I                      LocalMux                       0              5256   1571  FALL       1
I__271/O                      LocalMux                     455              5711   1571  FALL       1
I__272/I                      InMux                          0              5711   1571  FALL       1
I__272/O                      InMux                        320              6032   1571  FALL       1
I__273/I                      CascadeMux                     0              6032   1571  FALL       1
I__273/O                      CascadeMux                     0              6032   1571  FALL       1
shift_reg_110_LC_3_3_4/in2    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_110_LC_3_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_108_LC_3_4_0/lcout
Path End         : shift_reg_109_LC_3_4_1/in3
Capture Clock    : shift_reg_109_LC_3_4_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_108_LC_3_4_0/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_108_LC_3_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__274/I                      LocalMux                       0              5256   1571  FALL       1
I__274/O                      LocalMux                     455              5711   1571  FALL       1
I__275/I                      InMux                          0              5711   1571  FALL       1
I__275/O                      InMux                        320              6032   1571  FALL       1
shift_reg_109_LC_3_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_109_LC_3_4_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_113_LC_3_3_7/lcout
Path End         : shift_reg_114_LC_3_3_1/in3
Capture Clock    : shift_reg_114_LC_3_3_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_113_LC_3_3_7/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_113_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__237/I                      LocalMux                       0              5256   1571  FALL       1
I__237/O                      LocalMux                     455              5711   1571  FALL       1
I__238/I                      InMux                          0              5711   1571  FALL       1
I__238/O                      InMux                        320              6032   1571  FALL       1
shift_reg_114_LC_3_3_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_114_LC_3_3_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_112_LC_3_3_6/lcout
Path End         : shift_reg_113_LC_3_3_7/in3
Capture Clock    : shift_reg_113_LC_3_3_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_112_LC_3_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_112_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__239/I                      LocalMux                       0              5256   1571  FALL       1
I__239/O                      LocalMux                     455              5711   1571  FALL       1
I__240/I                      InMux                          0              5711   1571  FALL       1
I__240/O                      InMux                        320              6032   1571  FALL       1
shift_reg_113_LC_3_3_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_113_LC_3_3_7/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_111_LC_3_3_5/lcout
Path End         : shift_reg_112_LC_3_3_6/in3
Capture Clock    : shift_reg_112_LC_3_3_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_111_LC_3_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_111_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__241/I                      LocalMux                       0              5256   1571  FALL       1
I__241/O                      LocalMux                     455              5711   1571  FALL       1
I__242/I                      InMux                          0              5711   1571  FALL       1
I__242/O                      InMux                        320              6032   1571  FALL       1
shift_reg_112_LC_3_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_112_LC_3_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_110_LC_3_3_4/lcout
Path End         : shift_reg_111_LC_3_3_5/in3
Capture Clock    : shift_reg_111_LC_3_3_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_110_LC_3_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_110_LC_3_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__243/I                      LocalMux                       0              5256   1571  FALL       1
I__243/O                      LocalMux                     455              5711   1571  FALL       1
I__244/I                      InMux                          0              5711   1571  FALL       1
I__244/O                      InMux                        320              6032   1571  FALL       1
shift_reg_111_LC_3_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_111_LC_3_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_103_LC_3_3_3/lcout
Path End         : shift_reg_104_LC_3_4_2/in3
Capture Clock    : shift_reg_104_LC_3_4_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_103_LC_3_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_103_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__269/I                      LocalMux                       0              5256   1571  FALL       1
I__269/O                      LocalMux                     455              5711   1571  FALL       1
I__270/I                      InMux                          0              5711   1571  FALL       1
I__270/O                      InMux                        320              6032   1571  FALL       1
shift_reg_104_LC_3_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_104_LC_3_4_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_102_LC_3_3_2/lcout
Path End         : shift_reg_103_LC_3_3_3/in3
Capture Clock    : shift_reg_103_LC_3_3_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_102_LC_3_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_102_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__245/I                      LocalMux                       0              5256   1571  FALL       1
I__245/O                      LocalMux                     455              5711   1571  FALL       1
I__246/I                      InMux                          0              5711   1571  FALL       1
I__246/O                      InMux                        320              6032   1571  FALL       1
shift_reg_103_LC_3_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_103_LC_3_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_114_LC_3_3_1/lcout
Path End         : shift_reg_115_LC_2_3_6/in3
Capture Clock    : shift_reg_115_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_114_LC_3_3_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_114_LC_3_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__249/I                      LocalMux                       0              5256   1571  FALL       1
I__249/O                      LocalMux                     455              5711   1571  FALL       1
I__250/I                      InMux                          0              5711   1571  FALL       1
I__250/O                      InMux                        320              6032   1571  FALL       1
shift_reg_115_LC_2_3_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_115_LC_2_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_101_LC_3_2_6/lcout
Path End         : shift_reg_102_LC_3_3_2/in3
Capture Clock    : shift_reg_102_LC_3_3_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_101_LC_3_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_101_LC_3_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__247/I                      LocalMux                       0              5256   1571  FALL       1
I__247/O                      LocalMux                     455              5711   1571  FALL       1
I__248/I                      InMux                          0              5711   1571  FALL       1
I__248/O                      InMux                        320              6032   1571  FALL       1
shift_reg_102_LC_3_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_102_LC_3_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_100_LC_3_2_2/lcout
Path End         : shift_reg_101_LC_3_2_6/in3
Capture Clock    : shift_reg_101_LC_3_2_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_100_LC_3_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_100_LC_3_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__251/I                      LocalMux                       0              5256   1571  FALL       1
I__251/O                      LocalMux                     455              5711   1571  FALL       1
I__252/I                      InMux                          0              5711   1571  FALL       1
I__252/O                      InMux                        320              6032   1571  FALL       1
shift_reg_101_LC_3_2_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_101_LC_3_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_99_LC_3_2_1/lcout
Path End         : shift_reg_100_LC_3_2_2/in3
Capture Clock    : shift_reg_100_LC_3_2_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_99_LC_3_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_99_LC_3_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__221/I                     LocalMux                       0              5256   1571  FALL       1
I__221/O                     LocalMux                     455              5711   1571  FALL       1
I__222/I                     InMux                          0              5711   1571  FALL       1
I__222/O                     InMux                        320              6032   1571  FALL       1
shift_reg_100_LC_3_2_2/in3   LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_100_LC_3_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_98_LC_3_2_0/lcout
Path End         : shift_reg_99_LC_3_2_1/in3
Capture Clock    : shift_reg_99_LC_3_2_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_98_LC_3_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__223/I                     LocalMux                       0              5256   1571  FALL       1
I__223/O                     LocalMux                     455              5711   1571  FALL       1
I__224/I                     InMux                          0              5711   1571  FALL       1
I__224/O                     InMux                        320              6032   1571  FALL       1
shift_reg_99_LC_3_2_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_99_LC_3_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_43_LC_2_6_7/lcout
Path End         : shift_reg_44_LC_3_6_0/in3
Capture Clock    : shift_reg_44_LC_3_6_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_43_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_43_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__255/I                     LocalMux                       0              5256   1571  FALL       1
I__255/O                     LocalMux                     455              5711   1571  FALL       1
I__256/I                     InMux                          0              5711   1571  FALL       1
I__256/O                     InMux                        320              6032   1571  FALL       1
shift_reg_44_LC_3_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_44_LC_3_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_42_LC_2_6_6/lcout
Path End         : shift_reg_43_LC_2_6_7/in3
Capture Clock    : shift_reg_43_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_42_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_42_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__225/I                     LocalMux                       0              5256   1571  FALL       1
I__225/O                     LocalMux                     455              5711   1571  FALL       1
I__226/I                     InMux                          0              5711   1571  FALL       1
I__226/O                     InMux                        320              6032   1571  FALL       1
shift_reg_43_LC_2_6_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_43_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_41_LC_2_6_5/lcout
Path End         : shift_reg_42_LC_2_6_6/in3
Capture Clock    : shift_reg_42_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_41_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_41_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__227/I                     LocalMux                       0              5256   1571  FALL       1
I__227/O                     LocalMux                     455              5711   1571  FALL       1
I__228/I                     InMux                          0              5711   1571  FALL       1
I__228/O                     InMux                        320              6032   1571  FALL       1
shift_reg_42_LC_2_6_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_42_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_40_LC_2_6_4/lcout
Path End         : shift_reg_41_LC_2_6_5/in3
Capture Clock    : shift_reg_41_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_40_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_40_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__229/I                     LocalMux                       0              5256   1571  FALL       1
I__229/O                     LocalMux                     455              5711   1571  FALL       1
I__230/I                     InMux                          0              5711   1571  FALL       1
I__230/O                     InMux                        320              6032   1571  FALL       1
shift_reg_41_LC_2_6_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_41_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_39_LC_2_6_3/lcout
Path End         : shift_reg_40_LC_2_6_4/in3
Capture Clock    : shift_reg_40_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_39_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_39_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__231/I                     LocalMux                       0              5256   1571  FALL       1
I__231/O                     LocalMux                     455              5711   1571  FALL       1
I__232/I                     InMux                          0              5711   1571  FALL       1
I__232/O                     InMux                        320              6032   1571  FALL       1
shift_reg_40_LC_2_6_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_40_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_38_LC_2_6_2/lcout
Path End         : shift_reg_39_LC_2_6_3/in3
Capture Clock    : shift_reg_39_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_38_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_38_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__233/I                     LocalMux                       0              5256   1571  FALL       1
I__233/O                     LocalMux                     455              5711   1571  FALL       1
I__234/I                     InMux                          0              5711   1571  FALL       1
I__234/O                     InMux                        320              6032   1571  FALL       1
shift_reg_39_LC_2_6_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_39_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_37_LC_2_6_1/lcout
Path End         : shift_reg_38_LC_2_6_2/in3
Capture Clock    : shift_reg_38_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_37_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_37_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__235/I                     LocalMux                       0              5256   1571  FALL       1
I__235/O                     LocalMux                     455              5711   1571  FALL       1
I__236/I                     InMux                          0              5711   1571  FALL       1
I__236/O                     InMux                        320              6032   1571  FALL       1
shift_reg_38_LC_2_6_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_38_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_36_LC_2_6_0/lcout
Path End         : shift_reg_37_LC_2_6_1/in3
Capture Clock    : shift_reg_37_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_36_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_36_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__203/I                     LocalMux                       0              5256   1571  FALL       1
I__203/O                     LocalMux                     455              5711   1571  FALL       1
I__204/I                     InMux                          0              5711   1571  FALL       1
I__204/O                     InMux                        320              6032   1571  FALL       1
shift_reg_37_LC_2_6_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_37_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_35_LC_2_5_7/lcout
Path End         : shift_reg_36_LC_2_6_0/in3
Capture Clock    : shift_reg_36_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_35_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__205/I                     LocalMux                       0              5256   1571  FALL       1
I__205/O                     LocalMux                     455              5711   1571  FALL       1
I__206/I                     InMux                          0              5711   1571  FALL       1
I__206/O                     InMux                        320              6032   1571  FALL       1
shift_reg_36_LC_2_6_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_36_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_34_LC_2_5_6/lcout
Path End         : shift_reg_35_LC_2_5_7/in3
Capture Clock    : shift_reg_35_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_34_LC_2_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_34_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__207/I                     LocalMux                       0              5256   1571  FALL       1
I__207/O                     LocalMux                     455              5711   1571  FALL       1
I__208/I                     InMux                          0              5711   1571  FALL       1
I__208/O                     InMux                        320              6032   1571  FALL       1
shift_reg_35_LC_2_5_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_33_LC_2_5_5/lcout
Path End         : shift_reg_34_LC_2_5_6/in3
Capture Clock    : shift_reg_34_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_33_LC_2_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_33_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__209/I                     LocalMux                       0              5256   1571  FALL       1
I__209/O                     LocalMux                     455              5711   1571  FALL       1
I__210/I                     InMux                          0              5711   1571  FALL       1
I__210/O                     InMux                        320              6032   1571  FALL       1
shift_reg_34_LC_2_5_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_34_LC_2_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_32_LC_2_5_4/lcout
Path End         : shift_reg_33_LC_2_5_5/in3
Capture Clock    : shift_reg_33_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_32_LC_2_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_32_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__211/I                     LocalMux                       0              5256   1571  FALL       1
I__211/O                     LocalMux                     455              5711   1571  FALL       1
I__212/I                     InMux                          0              5711   1571  FALL       1
I__212/O                     InMux                        320              6032   1571  FALL       1
shift_reg_33_LC_2_5_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_33_LC_2_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_31_LC_2_5_3/lcout
Path End         : shift_reg_32_LC_2_5_4/in3
Capture Clock    : shift_reg_32_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_31_LC_2_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_31_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__213/I                     LocalMux                       0              5256   1571  FALL       1
I__213/O                     LocalMux                     455              5711   1571  FALL       1
I__214/I                     InMux                          0              5711   1571  FALL       1
I__214/O                     InMux                        320              6032   1571  FALL       1
shift_reg_32_LC_2_5_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_32_LC_2_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_30_LC_2_5_2/lcout
Path End         : shift_reg_31_LC_2_5_3/in3
Capture Clock    : shift_reg_31_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_30_LC_2_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_30_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__215/I                     LocalMux                       0              5256   1571  FALL       1
I__215/O                     LocalMux                     455              5711   1571  FALL       1
I__216/I                     InMux                          0              5711   1571  FALL       1
I__216/O                     InMux                        320              6032   1571  FALL       1
shift_reg_31_LC_2_5_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_31_LC_2_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_29_LC_2_5_1/lcout
Path End         : shift_reg_30_LC_2_5_2/in3
Capture Clock    : shift_reg_30_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_29_LC_2_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_29_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__217/I                     LocalMux                       0              5256   1571  FALL       1
I__217/O                     LocalMux                     455              5711   1571  FALL       1
I__218/I                     InMux                          0              5711   1571  FALL       1
I__218/O                     InMux                        320              6032   1571  FALL       1
shift_reg_30_LC_2_5_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_30_LC_2_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_28_LC_2_5_0/lcout
Path End         : shift_reg_29_LC_2_5_1/in3
Capture Clock    : shift_reg_29_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_28_LC_2_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_28_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__219/I                     LocalMux                       0              5256   1571  FALL       1
I__219/O                     LocalMux                     455              5711   1571  FALL       1
I__220/I                     InMux                          0              5711   1571  FALL       1
I__220/O                     InMux                        320              6032   1571  FALL       1
shift_reg_29_LC_2_5_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_29_LC_2_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_27_LC_2_4_7/lcout
Path End         : shift_reg_28_LC_2_5_0/in3
Capture Clock    : shift_reg_28_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_27_LC_2_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_27_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__185/I                     LocalMux                       0              5256   1571  FALL       1
I__185/O                     LocalMux                     455              5711   1571  FALL       1
I__186/I                     InMux                          0              5711   1571  FALL       1
I__186/O                     InMux                        320              6032   1571  FALL       1
shift_reg_28_LC_2_5_0/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_28_LC_2_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_26_LC_2_4_6/lcout
Path End         : shift_reg_27_LC_2_4_7/in3
Capture Clock    : shift_reg_27_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_26_LC_2_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_26_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__187/I                     LocalMux                       0              5256   1571  FALL       1
I__187/O                     LocalMux                     455              5711   1571  FALL       1
I__188/I                     InMux                          0              5711   1571  FALL       1
I__188/O                     InMux                        320              6032   1571  FALL       1
shift_reg_27_LC_2_4_7/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_27_LC_2_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_25_LC_2_4_5/lcout
Path End         : shift_reg_26_LC_2_4_6/in3
Capture Clock    : shift_reg_26_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_25_LC_2_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_25_LC_2_4_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__189/I                     LocalMux                       0              5256   1571  FALL       1
I__189/O                     LocalMux                     455              5711   1571  FALL       1
I__190/I                     InMux                          0              5711   1571  FALL       1
I__190/O                     InMux                        320              6032   1571  FALL       1
shift_reg_26_LC_2_4_6/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_26_LC_2_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_24_LC_2_4_4/lcout
Path End         : shift_reg_25_LC_2_4_5/in3
Capture Clock    : shift_reg_25_LC_2_4_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_24_LC_2_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_24_LC_2_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__191/I                     LocalMux                       0              5256   1571  FALL       1
I__191/O                     LocalMux                     455              5711   1571  FALL       1
I__192/I                     InMux                          0              5711   1571  FALL       1
I__192/O                     InMux                        320              6032   1571  FALL       1
shift_reg_25_LC_2_4_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_25_LC_2_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_23_LC_2_4_3/lcout
Path End         : shift_reg_24_LC_2_4_4/in3
Capture Clock    : shift_reg_24_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_23_LC_2_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_23_LC_2_4_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__193/I                     LocalMux                       0              5256   1571  FALL       1
I__193/O                     LocalMux                     455              5711   1571  FALL       1
I__194/I                     InMux                          0              5711   1571  FALL       1
I__194/O                     InMux                        320              6032   1571  FALL       1
shift_reg_24_LC_2_4_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_24_LC_2_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_22_LC_2_4_2/lcout
Path End         : shift_reg_23_LC_2_4_3/in3
Capture Clock    : shift_reg_23_LC_2_4_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_22_LC_2_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_22_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__195/I                     LocalMux                       0              5256   1571  FALL       1
I__195/O                     LocalMux                     455              5711   1571  FALL       1
I__196/I                     InMux                          0              5711   1571  FALL       1
I__196/O                     InMux                        320              6032   1571  FALL       1
shift_reg_23_LC_2_4_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_23_LC_2_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_21_LC_2_4_1/lcout
Path End         : shift_reg_22_LC_2_4_2/in3
Capture Clock    : shift_reg_22_LC_2_4_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_21_LC_2_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_21_LC_2_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__197/I                     LocalMux                       0              5256   1571  FALL       1
I__197/O                     LocalMux                     455              5711   1571  FALL       1
I__198/I                     InMux                          0              5711   1571  FALL       1
I__198/O                     InMux                        320              6032   1571  FALL       1
shift_reg_22_LC_2_4_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_22_LC_2_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_20_LC_2_4_0/lcout
Path End         : shift_reg_21_LC_2_4_1/in3
Capture Clock    : shift_reg_21_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_20_LC_2_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_20_LC_2_4_0/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__199/I                     LocalMux                       0              5256   1571  FALL       1
I__199/O                     LocalMux                     455              5711   1571  FALL       1
I__200/I                     InMux                          0              5711   1571  FALL       1
I__200/O                     InMux                        320              6032   1571  FALL       1
shift_reg_21_LC_2_4_1/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_21_LC_2_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_115_LC_2_3_6/lcout
Path End         : shift_reg_116_LC_2_3_5/in3
Capture Clock    : shift_reg_116_LC_2_3_5/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_115_LC_2_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_115_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__201/I                      LocalMux                       0              5256   1571  FALL       1
I__201/O                      LocalMux                     455              5711   1571  FALL       1
I__202/I                      InMux                          0              5711   1571  FALL       1
I__202/O                      InMux                        320              6032   1571  FALL       1
shift_reg_116_LC_2_3_5/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_116_LC_2_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_116_LC_2_3_5/lcout
Path End         : shift_reg_117_LC_2_3_4/in3
Capture Clock    : shift_reg_117_LC_2_3_4/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_116_LC_2_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_116_LC_2_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__173/I                      LocalMux                       0              5256   1571  FALL       1
I__173/O                      LocalMux                     455              5711   1571  FALL       1
I__174/I                      InMux                          0              5711   1571  FALL       1
I__174/O                      InMux                        320              6032   1571  FALL       1
shift_reg_117_LC_2_3_4/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_117_LC_2_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_117_LC_2_3_4/lcout
Path End         : shift_reg_118_LC_2_3_3/in3
Capture Clock    : shift_reg_118_LC_2_3_3/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_117_LC_2_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_117_LC_2_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__175/I                      LocalMux                       0              5256   1571  FALL       1
I__175/O                      LocalMux                     455              5711   1571  FALL       1
I__176/I                      InMux                          0              5711   1571  FALL       1
I__176/O                      InMux                        320              6032   1571  FALL       1
shift_reg_118_LC_2_3_3/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_118_LC_2_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_118_LC_2_3_3/lcout
Path End         : shift_reg_119_LC_2_3_2/in3
Capture Clock    : shift_reg_119_LC_2_3_2/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_118_LC_2_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_118_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__177/I                      LocalMux                       0              5256   1571  FALL       1
I__177/O                      LocalMux                     455              5711   1571  FALL       1
I__178/I                      InMux                          0              5711   1571  FALL       1
I__178/O                      InMux                        320              6032   1571  FALL       1
shift_reg_119_LC_2_3_2/in3    LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_119_LC_2_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shift_reg_119_LC_2_3_2/lcout
Path End         : SPI_SDOZ0_LC_2_3_1/in3
Capture Clock    : SPI_SDOZ0_LC_2_3_1/clk
Hold Constraint  : 0p
Path slack       : 1572p

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             4460
- Setup Time                                              0
----------------------------------------------------   ---- 
End-of-path required time (ps)                         4460

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)      0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             4460
+ Clock To Q                                           796
+ Data Path Delay                                      776
---------------------------------------------------   ---- 
End-of-path arrival time (ps)                         6032
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_119_LC_2_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
shift_reg_119_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              5256   1571  FALL       1
I__179/I                      LocalMux                       0              5256   1571  FALL       1
I__179/O                      LocalMux                     455              5711   1571  FALL       1
I__180/I                      InMux                          0              5711   1571  FALL       1
I__180/O                      InMux                        320              6032   1571  FALL       1
SPI_SDOZ0_LC_2_3_1/in3        LogicCell40_SEQ_MODE_1000      0              6032   1571  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDI
Path End         : shift_reg_0_LC_5_2_0/in0
Capture Clock    : shift_reg_0_LC_5_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2763
---------------------------------------   ---- 
End-of-path arrival time (ps)             2763
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDI                           spi_shifter                    0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
SPI_SDI_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
SPI_SDI_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SDI_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__352/I                          Odrv12                         0              1192   +INF  FALL       1
I__352/O                          Odrv12                       796              1988   +INF  FALL       1
I__353/I                          LocalMux                       0              1988   +INF  FALL       1
I__353/O                          LocalMux                     455              2443   +INF  FALL       1
I__354/I                          InMux                          0              2443   +INF  FALL       1
I__354/O                          InMux                        320              2763   +INF  FALL       1
shift_reg_0_LC_5_2_0/in0          LogicCell40_SEQ_MODE_1000      0              2763   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7901
---------------------------------------   ---- 
End-of-path arrival time (ps)             7901
 
Data path
pin name                         model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SPI_SS                           spi_shifter                 0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__412/I                         Odrv4                       0              1192   +INF  FALL       1
I__412/O                         Odrv4                     548              1740   +INF  FALL       1
I__414/I                         LocalMux                    0              1740   +INF  FALL       1
I__414/O                         LocalMux                  455              2195   +INF  FALL       1
I__416/I                         IoInMux                     0              2195   +INF  FALL       1
I__416/O                         IoInMux                   320              2515   +INF  FALL       1
LED_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001      0              2515   +INF  FALL       1
LED_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001   3297              5813   +INF  FALL       1
LED_obuf_iopad/DIN               IO_PAD                      0              5813   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out    IO_PAD                   2088              7901   +INF  FALL       1
LED                              spi_shifter                 0              7901   +INF  FALL       1


++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_35_LC_2_5_7/ce
Capture Clock    : shift_reg_35_LC_2_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_35_LC_2_5_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_35_LC_2_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_34_LC_2_5_6/ce
Capture Clock    : shift_reg_34_LC_2_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7293
---------------------------------------   ---- 
End-of-path arrival time (ps)             7293
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__411/I                                        Odrv4                          0              1142   +INF  FALL       1
I__411/O                                        Odrv4                        548              1690   +INF  FALL       1
I__413/I                                        LocalMux                       0              1690   +INF  FALL       1
I__413/O                                        LocalMux                     455              2145   +INF  FALL       1
I__415/I                                        InMux                          0              2145   +INF  FALL       1
I__415/O                                        InMux                        320              2465   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2465   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3024   +INF  FALL       1
I__405/I                                        Odrv4                          0              3024   +INF  FALL       1
I__405/O                                        Odrv4                        548              3571   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3571   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4037   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4037   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4285   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4285   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4760   +INF  FALL       1
I__409/I                                        LocalMux                       0              4760   +INF  FALL       1
I__409/O                                        LocalMux                     455              5215   +INF  FALL       1
I__410/I                                        IoInMux                        0              5215   +INF  FALL       1
I__410/O                                        IoInMux                      320              5535   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5535   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6362   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6362   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6362   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6362   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6476   +INF  FALL       1
I__419/I                                        CEMux                          0              6476   +INF  FALL       1
I__419/O                                        CEMux                        817              7293   +INF  FALL       1
shift_reg_34_LC_2_5_6/ce                        LogicCell40_SEQ_MODE_1000      0              7293   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_34_LC_2_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_33_LC_2_5_5/ce
Capture Clock    : shift_reg_33_LC_2_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_33_LC_2_5_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_33_LC_2_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_32_LC_2_5_4/ce
Capture Clock    : shift_reg_32_LC_2_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_32_LC_2_5_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_32_LC_2_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_31_LC_2_5_3/ce
Capture Clock    : shift_reg_31_LC_2_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_31_LC_2_5_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_31_LC_2_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_30_LC_2_5_2/ce
Capture Clock    : shift_reg_30_LC_2_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_30_LC_2_5_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_30_LC_2_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_29_LC_2_5_1/ce
Capture Clock    : shift_reg_29_LC_2_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_29_LC_2_5_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_29_LC_2_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_28_LC_2_5_0/ce
Capture Clock    : shift_reg_28_LC_2_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__419/I                                        CEMux                          0              6526   +INF  FALL       1
I__419/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_28_LC_2_5_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__159/I                                        ClkMux                         0              4119  FALL       1
I__159/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_28C/I                              INV                            0              4460  FALL       1
INVshift_reg_28C/O                              INV                            0              4460  RISE       8
shift_reg_28_LC_2_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SDOZ0_LC_2_3_1/lcout
Path End         : SPI_SDO
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (spi_shifter|SPI_SCK:F#1)       0
+ Launch Clock Source Latency                             0
+ Launch Clock Path Delay                              4460
+ Clock To Q                                            796
+ Data Path Delay                                      7143
---------------------------------------------------   ----- 
End-of-path arrival time (ps)                         12399
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000      0              4460  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SDOZ0_LC_2_3_1/lcout           LogicCell40_SEQ_MODE_1000    796              5256   +INF  RISE       1
I__181/I                           Odrv4                          0              5256   +INF  RISE       1
I__181/O                           Odrv4                        517              5773   +INF  RISE       1
I__182/I                           Span4Mux_s2_v                  0              5773   +INF  RISE       1
I__182/O                           Span4Mux_s2_v                372              6145   +INF  RISE       1
I__183/I                           LocalMux                       0              6145   +INF  RISE       1
I__183/O                           LocalMux                     486              6631   +INF  RISE       1
I__184/I                           IoInMux                        0              6631   +INF  RISE       1
I__184/O                           IoInMux                      382              7014   +INF  RISE       1
SPI_SDO_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              7014   +INF  RISE       1
SPI_SDO_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10311   +INF  FALL       1
SPI_SDO_obuf_iopad/DIN             IO_PAD                         0             10311   +INF  FALL       1
SPI_SDO_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             12399   +INF  FALL       1
SPI_SDO                            spi_shifter                    0             12399   +INF  FALL       1


++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_27_LC_2_4_7/ce
Capture Clock    : shift_reg_27_LC_2_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_27_LC_2_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_27_LC_2_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_26_LC_2_4_6/ce
Capture Clock    : shift_reg_26_LC_2_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_26_LC_2_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_26_LC_2_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_25_LC_2_4_5/ce
Capture Clock    : shift_reg_25_LC_2_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_25_LC_2_4_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_25_LC_2_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_24_LC_2_4_4/ce
Capture Clock    : shift_reg_24_LC_2_4_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_24_LC_2_4_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_24_LC_2_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_23_LC_2_4_3/ce
Capture Clock    : shift_reg_23_LC_2_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_23_LC_2_4_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_23_LC_2_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_22_LC_2_4_2/ce
Capture Clock    : shift_reg_22_LC_2_4_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_22_LC_2_4_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_22_LC_2_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_21_LC_2_4_1/ce
Capture Clock    : shift_reg_21_LC_2_4_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_21_LC_2_4_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_21_LC_2_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_20_LC_2_4_0/ce
Capture Clock    : shift_reg_20_LC_2_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__420/I                                        CEMux                          0              6526   +INF  FALL       1
I__420/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_20_LC_2_4_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__156/I                                        ClkMux                         0              4119  FALL       1
I__156/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_20C/I                              INV                            0              4460  FALL       1
INVshift_reg_20C/O                              INV                            0              4460  RISE       8
shift_reg_20_LC_2_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_43_LC_2_6_7/ce
Capture Clock    : shift_reg_43_LC_2_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_43_LC_2_6_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_43_LC_2_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_42_LC_2_6_6/ce
Capture Clock    : shift_reg_42_LC_2_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_42_LC_2_6_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_42_LC_2_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_41_LC_2_6_5/ce
Capture Clock    : shift_reg_41_LC_2_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_41_LC_2_6_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_41_LC_2_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_40_LC_2_6_4/ce
Capture Clock    : shift_reg_40_LC_2_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_40_LC_2_6_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_40_LC_2_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_39_LC_2_6_3/ce
Capture Clock    : shift_reg_39_LC_2_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_39_LC_2_6_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_39_LC_2_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_38_LC_2_6_2/ce
Capture Clock    : shift_reg_38_LC_2_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_38_LC_2_6_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_38_LC_2_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_37_LC_2_6_1/ce
Capture Clock    : shift_reg_37_LC_2_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_37_LC_2_6_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_37_LC_2_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_36_LC_2_6_0/ce
Capture Clock    : shift_reg_36_LC_2_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__421/I                                        CEMux                          0              6526   +INF  FALL       1
I__421/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_36_LC_2_6_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__161/I                                        ClkMux                         0              4119  FALL       1
I__161/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_36C/I                              INV                            0              4460  FALL       1
INVshift_reg_36C/O                              INV                            0              4460  RISE       8
shift_reg_36_LC_2_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_67_LC_4_5_7/ce
Capture Clock    : shift_reg_67_LC_4_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_67_LC_4_5_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_67_LC_4_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_66_LC_4_5_6/ce
Capture Clock    : shift_reg_66_LC_4_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_66_LC_4_5_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_66_LC_4_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_65_LC_4_5_5/ce
Capture Clock    : shift_reg_65_LC_4_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_65_LC_4_5_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_65_LC_4_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_64_LC_4_5_4/ce
Capture Clock    : shift_reg_64_LC_4_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_64_LC_4_5_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_64_LC_4_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_63_LC_4_5_3/ce
Capture Clock    : shift_reg_63_LC_4_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_63_LC_4_5_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_63_LC_4_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_62_LC_4_5_2/ce
Capture Clock    : shift_reg_62_LC_4_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_62_LC_4_5_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_62_LC_4_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_61_LC_4_5_1/ce
Capture Clock    : shift_reg_61_LC_4_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_61_LC_4_5_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_61_LC_4_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_60_LC_4_5_0/ce
Capture Clock    : shift_reg_60_LC_4_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__422/I                                        CEMux                          0              6526   +INF  FALL       1
I__422/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_60_LC_4_5_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__167/I                                        ClkMux                         0              4119  FALL       1
I__167/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_60C/I                              INV                            0              4460  FALL       1
INVshift_reg_60C/O                              INV                            0              4460  RISE       8
shift_reg_60_LC_4_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_115_LC_2_3_6/ce
Capture Clock    : shift_reg_115_LC_2_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_115_LC_2_3_6/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_115_LC_2_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_116_LC_2_3_5/ce
Capture Clock    : shift_reg_116_LC_2_3_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_116_LC_2_3_5/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_116_LC_2_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_117_LC_2_3_4/ce
Capture Clock    : shift_reg_117_LC_2_3_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_117_LC_2_3_4/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_117_LC_2_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_118_LC_2_3_3/ce
Capture Clock    : shift_reg_118_LC_2_3_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_118_LC_2_3_3/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_118_LC_2_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_119_LC_2_3_2/ce
Capture Clock    : shift_reg_119_LC_2_3_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_119_LC_2_3_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
shift_reg_119_LC_2_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : SPI_SDOZ0_LC_2_3_1/ce
Capture Clock    : SPI_SDOZ0_LC_2_3_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__423/I                                        CEMux                          0              6526   +INF  FALL       1
I__423/O                                        CEMux                        817              7343   +INF  FALL       1
SPI_SDOZ0_LC_2_3_1/ce                           LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__158/I                                        ClkMux                         0              4119  FALL       1
I__158/O                                        ClkMux                       341              4460  FALL       1
INVSPI_SDOZ0C/I                                 INV                            0              4460  FALL       1
INVSPI_SDOZ0C/O                                 INV                            0              4460  RISE       6
SPI_SDOZ0_LC_2_3_1/clk                          LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_19_LC_3_4_7/ce
Capture Clock    : shift_reg_19_LC_3_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_19_LC_3_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_19_LC_3_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_18_LC_3_4_6/ce
Capture Clock    : shift_reg_18_LC_3_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_18_LC_3_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_18_LC_3_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_107_LC_3_4_5/ce
Capture Clock    : shift_reg_107_LC_3_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_107_LC_3_4_5/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_107_LC_3_4_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_106_LC_3_4_4/ce
Capture Clock    : shift_reg_106_LC_3_4_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_106_LC_3_4_4/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_106_LC_3_4_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_105_LC_3_4_3/ce
Capture Clock    : shift_reg_105_LC_3_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_105_LC_3_4_3/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_105_LC_3_4_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_104_LC_3_4_2/ce
Capture Clock    : shift_reg_104_LC_3_4_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_104_LC_3_4_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_104_LC_3_4_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_109_LC_3_4_1/ce
Capture Clock    : shift_reg_109_LC_3_4_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_109_LC_3_4_1/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_109_LC_3_4_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_108_LC_3_4_0/ce
Capture Clock    : shift_reg_108_LC_3_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__424/I                                        CEMux                          0              6526   +INF  FALL       1
I__424/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_108_LC_3_4_0/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__157/I                                        ClkMux                         0              4119  FALL       1
I__157/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_108C/I                             INV                            0              4460  FALL       1
INVshift_reg_108C/O                             INV                            0              4460  RISE       8
shift_reg_108_LC_3_4_0/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_51_LC_3_6_7/ce
Capture Clock    : shift_reg_51_LC_3_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_51_LC_3_6_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_51_LC_3_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_50_LC_3_6_6/ce
Capture Clock    : shift_reg_50_LC_3_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_50_LC_3_6_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_50_LC_3_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_49_LC_3_6_5/ce
Capture Clock    : shift_reg_49_LC_3_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_49_LC_3_6_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_49_LC_3_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_48_LC_3_6_4/ce
Capture Clock    : shift_reg_48_LC_3_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_48_LC_3_6_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_48_LC_3_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_47_LC_3_6_3/ce
Capture Clock    : shift_reg_47_LC_3_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_47_LC_3_6_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_47_LC_3_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_46_LC_3_6_2/ce
Capture Clock    : shift_reg_46_LC_3_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_46_LC_3_6_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_46_LC_3_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_45_LC_3_6_1/ce
Capture Clock    : shift_reg_45_LC_3_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_45_LC_3_6_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_45_LC_3_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_44_LC_3_6_0/ce
Capture Clock    : shift_reg_44_LC_3_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__425/I                                        CEMux                          0              6526   +INF  FALL       1
I__425/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_44_LC_3_6_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__165/I                                        ClkMux                         0              4119  FALL       1
I__165/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_44C/I                              INV                            0              4460  FALL       1
INVshift_reg_44C/O                              INV                            0              4460  RISE       8
shift_reg_44_LC_3_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_75_LC_5_5_7/ce
Capture Clock    : shift_reg_75_LC_5_5_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_75_LC_5_5_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_75_LC_5_5_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_74_LC_5_5_6/ce
Capture Clock    : shift_reg_74_LC_5_5_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_74_LC_5_5_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_74_LC_5_5_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_73_LC_5_5_5/ce
Capture Clock    : shift_reg_73_LC_5_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_73_LC_5_5_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_73_LC_5_5_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_72_LC_5_5_4/ce
Capture Clock    : shift_reg_72_LC_5_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_72_LC_5_5_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_72_LC_5_5_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_71_LC_5_5_3/ce
Capture Clock    : shift_reg_71_LC_5_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_71_LC_5_5_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_71_LC_5_5_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_70_LC_5_5_2/ce
Capture Clock    : shift_reg_70_LC_5_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_70_LC_5_5_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_70_LC_5_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_69_LC_5_5_1/ce
Capture Clock    : shift_reg_69_LC_5_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_69_LC_5_5_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_69_LC_5_5_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_68_LC_5_5_0/ce
Capture Clock    : shift_reg_68_LC_5_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__426/I                                        CEMux                          0              6526   +INF  FALL       1
I__426/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_68_LC_5_5_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__171/I                                        ClkMux                         0              4119  FALL       1
I__171/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_68C/I                              INV                            0              4460  FALL       1
INVshift_reg_68C/O                              INV                            0              4460  RISE       8
shift_reg_68_LC_5_5_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_113_LC_3_3_7/ce
Capture Clock    : shift_reg_113_LC_3_3_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_113_LC_3_3_7/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_113_LC_3_3_7/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_112_LC_3_3_6/ce
Capture Clock    : shift_reg_112_LC_3_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_112_LC_3_3_6/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_112_LC_3_3_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_111_LC_3_3_5/ce
Capture Clock    : shift_reg_111_LC_3_3_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_111_LC_3_3_5/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_111_LC_3_3_5/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_110_LC_3_3_4/ce
Capture Clock    : shift_reg_110_LC_3_3_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_110_LC_3_3_4/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_110_LC_3_3_4/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_103_LC_3_3_3/ce
Capture Clock    : shift_reg_103_LC_3_3_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_103_LC_3_3_3/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_103_LC_3_3_3/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_102_LC_3_3_2/ce
Capture Clock    : shift_reg_102_LC_3_3_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_102_LC_3_3_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_102_LC_3_3_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_114_LC_3_3_1/ce
Capture Clock    : shift_reg_114_LC_3_3_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__427/I                                        CEMux                          0              6526   +INF  FALL       1
I__427/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_114_LC_3_3_1/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__162/I                                        ClkMux                         0              4119  FALL       1
I__162/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_114C/I                             INV                            0              4460  FALL       1
INVshift_reg_114C/O                             INV                            0              4460  RISE       7
shift_reg_114_LC_3_3_1/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_17_LC_4_4_7/ce
Capture Clock    : shift_reg_17_LC_4_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_17_LC_4_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_17_LC_4_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_16_LC_4_4_6/ce
Capture Clock    : shift_reg_16_LC_4_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_16_LC_4_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_16_LC_4_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_15_LC_4_4_5/ce
Capture Clock    : shift_reg_15_LC_4_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_15_LC_4_4_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_15_LC_4_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_14_LC_4_4_4/ce
Capture Clock    : shift_reg_14_LC_4_4_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_14_LC_4_4_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_14_LC_4_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_13_LC_4_4_3/ce
Capture Clock    : shift_reg_13_LC_4_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_13_LC_4_4_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_13_LC_4_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_12_LC_4_4_2/ce
Capture Clock    : shift_reg_12_LC_4_4_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_12_LC_4_4_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_12_LC_4_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_11_LC_4_4_1/ce
Capture Clock    : shift_reg_11_LC_4_4_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_11_LC_4_4_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_11_LC_4_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_10_LC_4_4_0/ce
Capture Clock    : shift_reg_10_LC_4_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__428/I                                        CEMux                          0              6526   +INF  FALL       1
I__428/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_10_LC_4_4_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__160/I                                        ClkMux                         0              4119  FALL       1
I__160/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_10C/I                              INV                            0              4460  FALL       1
INVshift_reg_10C/O                              INV                            0              4460  RISE       8
shift_reg_10_LC_4_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_59_LC_4_6_7/ce
Capture Clock    : shift_reg_59_LC_4_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_59_LC_4_6_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_59_LC_4_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_58_LC_4_6_6/ce
Capture Clock    : shift_reg_58_LC_4_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_58_LC_4_6_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_58_LC_4_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_57_LC_4_6_5/ce
Capture Clock    : shift_reg_57_LC_4_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_57_LC_4_6_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_57_LC_4_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_56_LC_4_6_4/ce
Capture Clock    : shift_reg_56_LC_4_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_56_LC_4_6_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_56_LC_4_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_55_LC_4_6_3/ce
Capture Clock    : shift_reg_55_LC_4_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_55_LC_4_6_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_55_LC_4_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_54_LC_4_6_2/ce
Capture Clock    : shift_reg_54_LC_4_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_54_LC_4_6_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_54_LC_4_6_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_53_LC_4_6_1/ce
Capture Clock    : shift_reg_53_LC_4_6_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_53_LC_4_6_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_53_LC_4_6_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_52_LC_4_6_0/ce
Capture Clock    : shift_reg_52_LC_4_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__429/I                                        CEMux                          0              6526   +INF  FALL       1
I__429/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_52_LC_4_6_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__169/I                                        ClkMux                         0              4119  FALL       1
I__169/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_52C/I                              INV                            0              4460  FALL       1
INVshift_reg_52C/O                              INV                            0              4460  RISE       8
shift_reg_52_LC_4_6_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_101_LC_3_2_6/ce
Capture Clock    : shift_reg_101_LC_3_2_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_101_LC_3_2_6/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_101_LC_3_2_6/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_100_LC_3_2_2/ce
Capture Clock    : shift_reg_100_LC_3_2_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_100_LC_3_2_2/ce                       LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_100_LC_3_2_2/clk                      LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_99_LC_3_2_1/ce
Capture Clock    : shift_reg_99_LC_3_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_99_LC_3_2_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_99_LC_3_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_98_LC_3_2_0/ce
Capture Clock    : shift_reg_98_LC_3_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__430/I                                        CEMux                          0              6526   +INF  FALL       1
I__430/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_98_LC_3_2_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__164/I                                        ClkMux                         0              4119  FALL       1
I__164/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_98C/I                              INV                            0              4460  FALL       1
INVshift_reg_98C/O                              INV                            0              4460  RISE       4
shift_reg_98_LC_3_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_8_LC_4_3_6/ce
Capture Clock    : shift_reg_8_LC_4_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_8_LC_4_3_6/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_8_LC_4_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_95_LC_4_3_5/ce
Capture Clock    : shift_reg_95_LC_4_3_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_95_LC_4_3_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_95_LC_4_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_94_LC_4_3_4/ce
Capture Clock    : shift_reg_94_LC_4_3_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_94_LC_4_3_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_94_LC_4_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_93_LC_4_3_3/ce
Capture Clock    : shift_reg_93_LC_4_3_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_93_LC_4_3_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_93_LC_4_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_92_LC_4_3_2/ce
Capture Clock    : shift_reg_92_LC_4_3_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_92_LC_4_3_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_92_LC_4_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_91_LC_4_3_1/ce
Capture Clock    : shift_reg_91_LC_4_3_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_91_LC_4_3_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_91_LC_4_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_9_LC_4_3_0/ce
Capture Clock    : shift_reg_9_LC_4_3_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__431/I                                        CEMux                          0              6526   +INF  FALL       1
I__431/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_9_LC_4_3_0/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__166/I                                        ClkMux                         0              4119  FALL       1
I__166/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_9C/I                               INV                            0              4460  FALL       1
INVshift_reg_9C/O                               INV                            0              4460  RISE       7
shift_reg_9_LC_4_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_83_LC_5_4_7/ce
Capture Clock    : shift_reg_83_LC_5_4_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_83_LC_5_4_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_83_LC_5_4_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_82_LC_5_4_6/ce
Capture Clock    : shift_reg_82_LC_5_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_82_LC_5_4_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_82_LC_5_4_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_81_LC_5_4_5/ce
Capture Clock    : shift_reg_81_LC_5_4_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_81_LC_5_4_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_81_LC_5_4_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_80_LC_5_4_4/ce
Capture Clock    : shift_reg_80_LC_5_4_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_80_LC_5_4_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_80_LC_5_4_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_79_LC_5_4_3/ce
Capture Clock    : shift_reg_79_LC_5_4_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_79_LC_5_4_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_79_LC_5_4_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_78_LC_5_4_2/ce
Capture Clock    : shift_reg_78_LC_5_4_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_78_LC_5_4_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_78_LC_5_4_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_77_LC_5_4_1/ce
Capture Clock    : shift_reg_77_LC_5_4_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_77_LC_5_4_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_77_LC_5_4_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_76_LC_5_4_0/ce
Capture Clock    : shift_reg_76_LC_5_4_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__432/I                                        CEMux                          0              6526   +INF  FALL       1
I__432/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_76_LC_5_4_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__163/I                                        ClkMux                         0              4119  FALL       1
I__163/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_76C/I                              INV                            0              4460  FALL       1
INVshift_reg_76C/O                              INV                            0              4460  RISE       8
shift_reg_76_LC_5_4_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_7_LC_4_2_7/ce
Capture Clock    : shift_reg_7_LC_4_2_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_7_LC_4_2_7/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_7_LC_4_2_7/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_6_LC_4_2_6/ce
Capture Clock    : shift_reg_6_LC_4_2_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_6_LC_4_2_6/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_6_LC_4_2_6/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_97_LC_4_2_1/ce
Capture Clock    : shift_reg_97_LC_4_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_97_LC_4_2_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_97_LC_4_2_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_96_LC_4_2_0/ce
Capture Clock    : shift_reg_96_LC_4_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__433/I                                        CEMux                          0              6526   +INF  FALL       1
I__433/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_96_LC_4_2_0/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__168/I                                        ClkMux                         0              4119  FALL       1
I__168/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_96C/I                              INV                            0              4460  FALL       1
INVshift_reg_96C/O                              INV                            0              4460  RISE       4
shift_reg_96_LC_4_2_0/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_89_LC_5_3_7/ce
Capture Clock    : shift_reg_89_LC_5_3_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_89_LC_5_3_7/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_89_LC_5_3_7/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_88_LC_5_3_6/ce
Capture Clock    : shift_reg_88_LC_5_3_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_88_LC_5_3_6/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_88_LC_5_3_6/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_87_LC_5_3_5/ce
Capture Clock    : shift_reg_87_LC_5_3_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_87_LC_5_3_5/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_87_LC_5_3_5/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_86_LC_5_3_4/ce
Capture Clock    : shift_reg_86_LC_5_3_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_86_LC_5_3_4/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_86_LC_5_3_4/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_85_LC_5_3_3/ce
Capture Clock    : shift_reg_85_LC_5_3_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_85_LC_5_3_3/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_85_LC_5_3_3/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_84_LC_5_3_2/ce
Capture Clock    : shift_reg_84_LC_5_3_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_84_LC_5_3_2/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_84_LC_5_3_2/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_90_LC_5_3_1/ce
Capture Clock    : shift_reg_90_LC_5_3_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__434/I                                        CEMux                          0              6526   +INF  FALL       1
I__434/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_90_LC_5_3_1/ce                        LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__170/I                                        ClkMux                         0              4119  FALL       1
I__170/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_90C/I                              INV                            0              4460  FALL       1
INVshift_reg_90C/O                              INV                            0              4460  RISE       7
shift_reg_90_LC_5_3_1/clk                       LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_5_LC_5_2_5/ce
Capture Clock    : shift_reg_5_LC_5_2_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_5_LC_5_2_5/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_5_LC_5_2_5/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_4_LC_5_2_4/ce
Capture Clock    : shift_reg_4_LC_5_2_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_4_LC_5_2_4/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_4_LC_5_2_4/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_3_LC_5_2_3/ce
Capture Clock    : shift_reg_3_LC_5_2_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_3_LC_5_2_3/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_3_LC_5_2_3/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_2_LC_5_2_2/ce
Capture Clock    : shift_reg_2_LC_5_2_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_2_LC_5_2_2/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_2_LC_5_2_2/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_1_LC_5_2_1/ce
Capture Clock    : shift_reg_1_LC_5_2_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_1_LC_5_2_1/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_1_LC_5_2_1/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SPI_SS
Path End         : shift_reg_0_LC_5_2_0/ce
Capture Clock    : shift_reg_0_LC_5_2_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (spi_shifter|SPI_SCK:F#1)    -INF
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              4460
- Setup Time                                               0
----------------------------------------------------   ----- 
End-of-path required time (ps)                          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7343
---------------------------------------   ---- 
End-of-path arrival time (ps)             7343
 
Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SPI_SS                                          spi_shifter                    0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
SPI_SS_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
SPI_SS_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
SPI_SS_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__411/I                                        Odrv4                          0              1192   +INF  FALL       1
I__411/O                                        Odrv4                        548              1740   +INF  FALL       1
I__413/I                                        LocalMux                       0              1740   +INF  FALL       1
I__413/O                                        LocalMux                     455              2195   +INF  FALL       1
I__415/I                                        InMux                          0              2195   +INF  FALL       1
I__415/O                                        InMux                        320              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/in1                LogicCell40_SEQ_MODE_0000      0              2515   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_LC_6_4_4/lcout              LogicCell40_SEQ_MODE_0000    558              3074   +INF  FALL       1
I__405/I                                        Odrv4                          0              3074   +INF  FALL       1
I__405/O                                        Odrv4                        548              3621   +INF  FALL       1
I__406/I                                        Span4Mux_h                     0              3621   +INF  FALL       1
I__406/O                                        Span4Mux_h                   465              4087   +INF  FALL       1
I__407/I                                        Span4Mux_s1_h                  0              4087   +INF  FALL       1
I__407/O                                        Span4Mux_s1_h                248              4335   +INF  FALL       1
I__408/I                                        IoSpan4Mux                     0              4335   +INF  FALL       1
I__408/O                                        IoSpan4Mux                   475              4810   +INF  FALL       1
I__409/I                                        LocalMux                       0              4810   +INF  FALL       1
I__409/O                                        LocalMux                     455              5265   +INF  FALL       1
I__410/I                                        IoInMux                        0              5265   +INF  FALL       1
I__410/O                                        IoInMux                      320              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5585   +INF  FALL       1
SPI_SS_ibuf_RNIMF4D_0/GLOBALBUFFEROUTPUT        ICE_GB                       827              6412   +INF  FALL     121
I__417/I                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__417/O                                        gio2CtrlBuf                    0              6412   +INF  FALL       1
I__418/I                                        GlobalMux                      0              6412   +INF  FALL       1
I__418/O                                        GlobalMux                    114              6526   +INF  FALL       1
I__435/I                                        CEMux                          0              6526   +INF  FALL       1
I__435/O                                        CEMux                        817              7343   +INF  FALL       1
shift_reg_0_LC_5_2_0/ce                         LogicCell40_SEQ_MODE_1000      0              7343   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
SPI_SCK                                         spi_shifter                    0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  FALL       1
SPI_SCK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       460               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460  FALL       1
SPI_SCK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       682              1142  FALL       1
I__149/I                                        Odrv4                          0              1142  FALL       1
I__149/O                                        Odrv4                        548              1690  FALL       1
I__150/I                                        Span4Mux_h                     0              1690  FALL       1
I__150/O                                        Span4Mux_h                   465              2155  FALL       1
I__151/I                                        Span4Mux_s1_h                  0              2155  FALL       1
I__151/O                                        Span4Mux_s1_h                248              2403  FALL       1
I__152/I                                        LocalMux                       0              2403  FALL       1
I__152/O                                        LocalMux                     455              2858  FALL       1
I__153/I                                        IoInMux                        0              2858  FALL       1
I__153/O                                        IoInMux                      320              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3179  FALL       1
SPI_SCK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       827              4006  FALL      17
I__154/I                                        gio2CtrlBuf                    0              4006  FALL       1
I__154/O                                        gio2CtrlBuf                    0              4006  FALL       1
I__155/I                                        GlobalMux                      0              4006  FALL       1
I__155/O                                        GlobalMux                    114              4119  FALL       1
I__172/I                                        ClkMux                         0              4119  FALL       1
I__172/O                                        ClkMux                       341              4460  FALL       1
INVshift_reg_0C/I                               INV                            0              4460  FALL       1
INVshift_reg_0C/O                               INV                            0              4460  RISE       6
shift_reg_0_LC_5_2_0/clk                        LogicCell40_SEQ_MODE_1000      0              4460  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

