

================================================================
== Vivado HLS Report for 'vivado_activity_thread'
================================================================
* Date:           Wed Apr  9 11:07:22 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hls_prj
* Solution:       F3_VivadoHLS_core
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.63|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  204|  204|  205|  205|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- PATH_LOOP  |  173|  173|        17|          -|          -|    10|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 48
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond)
	38  / (exitcond)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	21  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
* FSM state operations: 

 <State 1>: 6.08ns
ST_1: o_a_0_time_period [1/1] 0.00ns
.critedge:34  %o_a_0_time_period = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_time_period)

ST_1: delta_time_0 [16/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 2>: 6.08ns
ST_2: delta_time_0 [15/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 3>: 6.08ns
ST_3: delta_time_0 [14/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 4>: 6.08ns
ST_4: delta_time_0 [13/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 5>: 6.08ns
ST_5: delta_time_0 [12/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 6>: 6.08ns
ST_6: delta_time_0 [11/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 7>: 6.08ns
ST_7: delta_time_0 [10/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 8>: 6.08ns
ST_8: delta_time_0 [9/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 9>: 6.08ns
ST_9: delta_time_0 [8/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 10>: 6.08ns
ST_10: delta_time_0 [7/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 11>: 6.08ns
ST_11: delta_time_0 [6/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 12>: 6.08ns
ST_12: delta_time_0 [5/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 13>: 6.08ns
ST_13: delta_time_0 [4/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 14>: 6.08ns
ST_14: delta_time_0 [3/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 15>: 6.08ns
ST_15: delta_time_0 [2/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 16>: 6.08ns
ST_16: delta_time_0 [1/16] 6.08ns
.critedge:40  %delta_time_0 = fdiv float %o_a_0_time_period, 1.000000e+01


 <State 17>: 5.70ns
ST_17: u_a_0_rfir [1/1] 0.00ns
.critedge:36  %u_a_0_rfir = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_rfir)

ST_17: tmp_i [4/4] 5.70ns
.critedge:41  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0


 <State 18>: 5.70ns
ST_18: tmp_i [3/4] 5.70ns
.critedge:41  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0


 <State 19>: 5.70ns
ST_19: tmp_i [2/4] 5.70ns
.critedge:41  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0


 <State 20>: 5.70ns
ST_20: stg_70 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rfir), !map !94

ST_20: stg_71 [1/1] 0.00ns
.critedge:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_current_price), !map !98

ST_20: stg_72 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility), !map !102

ST_20: stg_73 [1/1] 0.00ns
.critedge:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_initial_volatility), !map !106

ST_20: stg_74 [1/1] 0.00ns
.critedge:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility_volatility), !map !110

ST_20: stg_75 [1/1] 0.00ns
.critedge:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rho), !map !114

ST_20: stg_76 [1/1] 0.00ns
.critedge:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_kappa), !map !118

ST_20: stg_77 [1/1] 0.00ns
.critedge:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_theta), !map !122

ST_20: stg_78 [1/1] 0.00ns
.critedge:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_0), !map !126

ST_20: stg_79 [1/1] 0.00ns
.critedge:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_1), !map !130

ST_20: stg_80 [1/1] 0.00ns
.critedge:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_0), !map !134

ST_20: stg_81 [1/1] 0.00ns
.critedge:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_1), !map !138

ST_20: stg_82 [1/1] 0.00ns
.critedge:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_second_barrier), !map !142

ST_20: stg_83 [1/1] 0.00ns
.critedge:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_barrier), !map !146

ST_20: stg_84 [1/1] 0.00ns
.critedge:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_out), !map !150

ST_20: stg_85 [1/1] 0.00ns
.critedge:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_down), !map !154

ST_20: stg_86 [1/1] 0.00ns
.critedge:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_strike_price), !map !158

ST_20: stg_87 [1/1] 0.00ns
.critedge:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_time_period), !map !162

ST_20: stg_88 [1/1] 0.00ns
.critedge:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_call), !map !166

ST_20: stg_89 [1/1] 0.00ns
.critedge:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_points), !map !170

ST_20: stg_90 [1/1] 0.00ns
.critedge:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s1), !map !174

ST_20: stg_91 [1/1] 0.00ns
.critedge:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s2), !map !178

ST_20: stg_92 [1/1] 0.00ns
.critedge:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s3), !map !182

ST_20: stg_93 [1/1] 0.00ns
.critedge:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_offset), !map !186

ST_20: stg_94 [1/1] 0.00ns
.critedge:24  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_result_0), !map !190

ST_20: stg_95 [1/1] 0.00ns
.critedge:25  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_result_sqrd_0), !map !194

ST_20: stg_96 [1/1] 0.00ns
.critedge:26  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

ST_20: stg_97 [1/1] 0.00ns
.critedge:27  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_u_a_0_rfir, float* %kernel_u_a_0_current_price, float* %kernel_u_a_0_volatility, float* %kernel_u_a_0_initial_volatility, float* %kernel_u_a_0_volatility_volatility, float* %kernel_u_a_0_rho, float* %kernel_u_a_0_kappa, float* %kernel_u_a_0_theta, float* %kernel_u_a_0_correlation_matrix_0_0, float* %kernel_u_a_0_correlation_matrix_0_1, float* %kernel_u_a_0_correlation_matrix_1_0, float* %kernel_u_a_0_correlation_matrix_1_1, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_20: stg_98 [1/1] 0.00ns
.critedge:28  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_o_a_0_second_barrier, float* %kernel_o_a_0_barrier, float* %kernel_o_a_0_out, float* %kernel_o_a_0_down, float* %kernel_o_a_0_strike_price, float* %kernel_o_a_0_time_period, float* %kernel_o_a_0_call, float* %kernel_o_a_0_points, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_20: stg_99 [1/1] 0.00ns
.critedge:29  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s1, i32* %seed_0_s2, i32* %seed_0_s3, i32* %seed_0_offset, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_20: stg_100 [1/1] 0.00ns
.critedge:30  call void (...)* @_ssdm_op_SpecIFCore(float* %thread_result_0, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_20: stg_101 [1/1] 0.00ns
.critedge:31  call void (...)* @_ssdm_op_SpecIFCore(float* %thread_result_sqrd_0, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_20: stg_102 [1/1] 0.00ns
.critedge:32  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_20: o_a_0_strike_price [1/1] 0.00ns
.critedge:33  %o_a_0_strike_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_strike_price)

ST_20: o_a_0_call [1/1] 0.00ns
.critedge:35  %o_a_0_call = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_call)

ST_20: u_a_0_current_price [1/1] 0.00ns
.critedge:37  %u_a_0_current_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_current_price)

ST_20: stg_106 [1/1] 0.00ns
.critedge:38  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str127) nounwind

ST_20: tmp [1/1] 0.00ns
.critedge:39  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str127)

ST_20: tmp_i [1/4] 5.70ns
.critedge:41  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_20: stg_109 [1/1] 1.57ns
.critedge:42  br label %0


 <State 21>: 5.70ns
ST_21: tmp_pn [1/1] 0.00ns
:2  %tmp_pn = phi float [ 1.000000e+00, %.critedge ], [ %tmp_7, %1 ]

ST_21: spot_price_0 [4/4] 5.70ns
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn


 <State 22>: 5.70ns
ST_22: spot_price_0 [3/4] 5.70ns
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn


 <State 23>: 5.70ns
ST_23: spot_price_0 [2/4] 5.70ns
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn


 <State 24>: 7.26ns
ST_24: u_v_gamma_read_assign [1/1] 0.00ns
:0  %u_v_gamma_read_assign = phi float [ 0.000000e+00, %.critedge ], [ %u_v_0_gamma, %1 ]

ST_24: pp [1/1] 0.00ns
:1  %pp = phi i4 [ 0, %.critedge ], [ %pp_1, %1 ]

ST_24: spot_price_0 [1/4] 5.70ns
:3  %spot_price_0 = fmul float %u_a_0_current_price, %tmp_pn

ST_24: exitcond [1/1] 1.88ns
:4  %exitcond = icmp eq i4 %pp, -6

ST_24: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_24: pp_1 [1/1] 0.80ns
:6  %pp_1 = add i4 %pp, 1

ST_24: stg_120 [1/1] 0.00ns
:7  br i1 %exitcond, label %_ifconv, label %1

ST_24: u_v_0_gamma [5/5] 7.26ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign

ST_24: tmp_1 [3/3] 4.53ns
_ifconv:0  %tmp_1 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 25>: 7.26ns
ST_25: u_v_0_gamma [4/5] 7.26ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 26>: 7.26ns
ST_26: u_v_0_gamma [3/5] 7.26ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 27>: 7.26ns
ST_27: u_v_0_gamma [2/5] 7.26ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 28>: 7.26ns
ST_28: u_v_0_gamma [1/5] 7.26ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 29>: 7.68ns
ST_29: tmp_7 [9/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 30>: 7.68ns
ST_30: tmp_7 [8/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 31>: 7.68ns
ST_31: tmp_7 [7/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 32>: 7.68ns
ST_32: tmp_7 [6/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 33>: 7.68ns
ST_33: tmp_7 [5/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 34>: 7.68ns
ST_34: tmp_7 [4/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 35>: 7.68ns
ST_35: tmp_7 [3/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 36>: 7.68ns
ST_36: tmp_7 [2/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)


 <State 37>: 7.68ns
ST_37: stg_135 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str128) nounwind

ST_37: tmp_7 [1/9] 7.68ns
:2  %tmp_7 = call float @llvm.exp.f32(float %u_v_0_gamma)

ST_37: stg_137 [1/1] 0.00ns
:3  br label %0


 <State 38>: 4.53ns
ST_38: tmp_1 [2/3] 4.53ns
_ifconv:0  %tmp_1 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 39>: 5.90ns
ST_39: tmp_1 [1/3] 4.53ns
_ifconv:0  %tmp_1 = fcmp oeq float %o_a_0_call, 0.000000e+00

ST_39: tmp_2 [1/1] 1.37ns
_ifconv:1  %tmp_2 = xor i1 %tmp_1, true


 <State 40>: 7.26ns
ST_40: tmp_1_i [5/5] 7.26ns
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_40: tmp_2_i [5/5] 7.26ns
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 41>: 7.26ns
ST_41: tmp_1_i [4/5] 7.26ns
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_41: tmp_2_i [4/5] 7.26ns
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 42>: 7.26ns
ST_42: tmp_1_i [3/5] 7.26ns
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_42: tmp_2_i [3/5] 7.26ns
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 43>: 7.26ns
ST_43: tmp_1_i [2/5] 7.26ns
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_43: tmp_2_i [2/5] 7.26ns
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 44>: 8.63ns
ST_44: tmp_1_i [1/5] 7.26ns
_ifconv:2  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_44: tmp_2_i [1/5] 7.26ns
_ifconv:3  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0

ST_44: temp_value [1/1] 1.37ns
_ifconv:4  %temp_value = select i1 %tmp_2, float %tmp_1_i, float %tmp_2_i


 <State 45>: 5.70ns
ST_45: stg_152 [1/1] 0.00ns
_ifconv:5  call void @_ssdm_op_Write.ap_auto.floatP(float* %thread_result_0, float %temp_value)

ST_45: tmp_6 [4/4] 5.70ns
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value


 <State 46>: 5.70ns
ST_46: tmp_6 [3/4] 5.70ns
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value


 <State 47>: 5.70ns
ST_47: tmp_6 [2/4] 5.70ns
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value


 <State 48>: 5.70ns
ST_48: tmp_6 [1/4] 5.70ns
_ifconv:6  %tmp_6 = fmul float %temp_value, %temp_value

ST_48: stg_157 [1/1] 0.00ns
_ifconv:7  call void @_ssdm_op_Write.ap_auto.floatP(float* %thread_result_sqrd_0, float %tmp_6)

ST_48: empty_2 [1/1] 0.00ns
_ifconv:8  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str127, i32 %tmp)

ST_48: stg_159 [1/1] 0.00ns
_ifconv:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
