Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 15:42:50 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dc_motor_encoder_timing_summary_routed.rpt -pb dc_motor_encoder_timing_summary_routed.pb -rpx dc_motor_encoder_timing_summary_routed.rpx -warn_on_violation
| Design       : dc_motor_encoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock_1khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.498        0.000                      0                  388        0.140        0.000                      0                  388        4.500        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.498        0.000                      0                  388        0.140        0.000                      0                  388        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.437ns (47.620%)  route 3.781ns (52.380%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.790     8.316    sayac_reg[24]_i_1_n_5
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.618 r  sayac[25]_i_30/O
                         net (fo=1, routed)           0.000     8.618    sayac[25]_i_30_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.019 r  sayac_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.019    sayac_reg[25]_i_20_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  sayac_reg[25]_i_12/CO[0]
                         net (fo=2, routed)           0.743    10.032    sayac_reg[25]_i_12_n_3
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.405 r  FSM_sequential_adim_lcd[4]_i_17/O
                         net (fo=1, routed)           0.488    10.893    FSM_sequential_adim_lcd[4]_i_17_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    11.017 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.596    11.613    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.638    12.375    adim_lcd
    SLICE_X7Y14          FDRE                                         r  FSM_sequential_adim_lcd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.512    14.853    USER_CLK_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  FSM_sequential_adim_lcd_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    FSM_sequential_adim_lcd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.437ns (47.620%)  route 3.781ns (52.380%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.790     8.316    sayac_reg[24]_i_1_n_5
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.618 r  sayac[25]_i_30/O
                         net (fo=1, routed)           0.000     8.618    sayac[25]_i_30_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.019 r  sayac_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.019    sayac_reg[25]_i_20_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  sayac_reg[25]_i_12/CO[0]
                         net (fo=2, routed)           0.743    10.032    sayac_reg[25]_i_12_n_3
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.405 r  FSM_sequential_adim_lcd[4]_i_17/O
                         net (fo=1, routed)           0.488    10.893    FSM_sequential_adim_lcd[4]_i_17_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    11.017 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.596    11.613    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.638    12.375    adim_lcd
    SLICE_X7Y14          FDRE                                         r  FSM_sequential_adim_lcd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.512    14.853    USER_CLK_IBUF_BUFG
    SLICE_X7Y14          FDRE                                         r  FSM_sequential_adim_lcd_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.873    FSM_sequential_adim_lcd_reg[4]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.375    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 3.437ns (48.003%)  route 3.723ns (51.997%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.790     8.316    sayac_reg[24]_i_1_n_5
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.618 r  sayac[25]_i_30/O
                         net (fo=1, routed)           0.000     8.618    sayac[25]_i_30_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.019 r  sayac_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.019    sayac_reg[25]_i_20_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  sayac_reg[25]_i_12/CO[0]
                         net (fo=2, routed)           0.743    10.032    sayac_reg[25]_i_12_n_3
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.405 r  FSM_sequential_adim_lcd[4]_i_17/O
                         net (fo=1, routed)           0.488    10.893    FSM_sequential_adim_lcd[4]_i_17_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    11.017 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.596    11.613    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.580    12.317    adim_lcd
    SLICE_X5Y10          FDRE                                         r  FSM_sequential_adim_lcd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.515    14.856    USER_CLK_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  FSM_sequential_adim_lcd_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y10          FDRE (Setup_fdre_C_CE)      -0.205    14.876    FSM_sequential_adim_lcd_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.631ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 3.265ns (47.486%)  route 3.611ns (52.514%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.940     8.466    sayac_reg[24]_i_1_n_5
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.768 r  sayac[25]_i_35/O
                         net (fo=1, routed)           0.000     8.768    sayac[25]_i_35_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.144 r  sayac_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.144    sayac_reg[25]_i_22_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  sayac_reg[25]_i_13/CO[0]
                         net (fo=2, routed)           0.800    10.198    sayac_reg[25]_i_13_n_3
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.367    10.565 f  sayac[25]_i_6/O
                         net (fo=1, routed)           0.403    10.968    sayac[25]_i_6_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124    11.092 r  sayac[25]_i_1/O
                         net (fo=26, routed)          0.941    12.033    sayac[25]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  sayac_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.513    14.854    USER_CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  sayac_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.429    14.664    sayac_reg[25]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.631    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 3.437ns (48.568%)  route 3.640ns (51.432%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.790     8.316    sayac_reg[24]_i_1_n_5
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.618 r  sayac[25]_i_30/O
                         net (fo=1, routed)           0.000     8.618    sayac[25]_i_30_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.019 r  sayac_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.019    sayac_reg[25]_i_20_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  sayac_reg[25]_i_12/CO[0]
                         net (fo=2, routed)           0.743    10.032    sayac_reg[25]_i_12_n_3
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.405 r  FSM_sequential_adim_lcd[4]_i_17/O
                         net (fo=1, routed)           0.488    10.893    FSM_sequential_adim_lcd[4]_i_17_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    11.017 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.596    11.613    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.497    12.234    adim_lcd
    SLICE_X7Y13          FDRE                                         r  FSM_sequential_adim_lcd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.512    14.853    USER_CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  FSM_sequential_adim_lcd_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.873    FSM_sequential_adim_lcd_reg[1]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_adim_lcd_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 3.437ns (48.568%)  route 3.640ns (51.432%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.790     8.316    sayac_reg[24]_i_1_n_5
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.618 r  sayac[25]_i_30/O
                         net (fo=1, routed)           0.000     8.618    sayac[25]_i_30_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.019 r  sayac_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.019    sayac_reg[25]_i_20_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.290 r  sayac_reg[25]_i_12/CO[0]
                         net (fo=2, routed)           0.743    10.032    sayac_reg[25]_i_12_n_3
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.373    10.405 r  FSM_sequential_adim_lcd[4]_i_17/O
                         net (fo=1, routed)           0.488    10.893    FSM_sequential_adim_lcd[4]_i_17_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    11.017 r  FSM_sequential_adim_lcd[4]_i_7/O
                         net (fo=1, routed)           0.596    11.613    FSM_sequential_adim_lcd[4]_i_7_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  FSM_sequential_adim_lcd[4]_i_1/O
                         net (fo=5, routed)           0.497    12.234    adim_lcd
    SLICE_X7Y13          FDRE                                         r  FSM_sequential_adim_lcd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.512    14.853    USER_CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  FSM_sequential_adim_lcd_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X7Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.873    FSM_sequential_adim_lcd_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.265ns (48.095%)  route 3.524ns (51.905%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.940     8.466    sayac_reg[24]_i_1_n_5
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.768 r  sayac[25]_i_35/O
                         net (fo=1, routed)           0.000     8.768    sayac[25]_i_35_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.144 r  sayac_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.144    sayac_reg[25]_i_22_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  sayac_reg[25]_i_13/CO[0]
                         net (fo=2, routed)           0.800    10.198    sayac_reg[25]_i_13_n_3
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.367    10.565 f  sayac[25]_i_6/O
                         net (fo=1, routed)           0.403    10.968    sayac[25]_i_6_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124    11.092 r  sayac[25]_i_1/O
                         net (fo=26, routed)          0.854    11.946    sayac[25]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  sayac_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.514    14.855    USER_CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  sayac_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.429    14.665    sayac_reg[21]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.265ns (48.095%)  route 3.524ns (51.905%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.940     8.466    sayac_reg[24]_i_1_n_5
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.768 r  sayac[25]_i_35/O
                         net (fo=1, routed)           0.000     8.768    sayac[25]_i_35_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.144 r  sayac_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.144    sayac_reg[25]_i_22_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  sayac_reg[25]_i_13/CO[0]
                         net (fo=2, routed)           0.800    10.198    sayac_reg[25]_i_13_n_3
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.367    10.565 f  sayac[25]_i_6/O
                         net (fo=1, routed)           0.403    10.968    sayac[25]_i_6_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124    11.092 r  sayac[25]_i_1/O
                         net (fo=26, routed)          0.854    11.946    sayac[25]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  sayac_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.514    14.855    USER_CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  sayac_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.429    14.665    sayac_reg[22]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.265ns (48.095%)  route 3.524ns (51.905%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.940     8.466    sayac_reg[24]_i_1_n_5
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.768 r  sayac[25]_i_35/O
                         net (fo=1, routed)           0.000     8.768    sayac[25]_i_35_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.144 r  sayac_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.144    sayac_reg[25]_i_22_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  sayac_reg[25]_i_13/CO[0]
                         net (fo=2, routed)           0.800    10.198    sayac_reg[25]_i_13_n_3
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.367    10.565 f  sayac[25]_i_6/O
                         net (fo=1, routed)           0.403    10.968    sayac[25]_i_6_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124    11.092 r  sayac[25]_i_1/O
                         net (fo=26, routed)          0.854    11.946    sayac[25]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  sayac_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.514    14.855    USER_CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  sayac_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.429    14.665    sayac_reg[23]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.719ns  (required time - arrival time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.789ns  (logic 3.265ns (48.095%)  route 3.524ns (51.905%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.636     5.157    USER_CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  sayac_reg[2]/Q
                         net (fo=7, routed)           0.527     6.140    sayac_reg_n_0_[2]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.814 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.814    sayac_reg[4]_i_1_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  sayac_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    sayac_reg[8]_i_1_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  sayac_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    sayac_reg[12]_i_1_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  sayac_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    sayac_reg[16]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  sayac_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    sayac_reg[20]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.526 f  sayac_reg[24]_i_1/O[2]
                         net (fo=4, routed)           0.940     8.466    sayac_reg[24]_i_1_n_5
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.302     8.768 r  sayac[25]_i_35/O
                         net (fo=1, routed)           0.000     8.768    sayac[25]_i_35_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.144 r  sayac_reg[25]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.144    sayac_reg[25]_i_22_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.398 r  sayac_reg[25]_i_13/CO[0]
                         net (fo=2, routed)           0.800    10.198    sayac_reg[25]_i_13_n_3
    SLICE_X3Y10          LUT5 (Prop_lut5_I3_O)        0.367    10.565 f  sayac[25]_i_6/O
                         net (fo=1, routed)           0.403    10.968    sayac[25]_i_6_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.124    11.092 r  sayac[25]_i_1/O
                         net (fo=26, routed)          0.854    11.946    sayac[25]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  sayac_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000    10.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.514    14.855    USER_CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  sayac_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y14          FDRE (Setup_fdre_C_R)       -0.429    14.665    sayac_reg[24]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 butun_vector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     1.447    USER_CLK_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  butun_vector_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  butun_vector_reg[4]/Q
                         net (fo=1, routed)           0.087     1.675    butun_vector_reg_n_0_[4]
    SLICE_X10Y10         LUT5 (Prop_lut5_I3_O)        0.045     1.720 r  butun_vector[5]_i_1/O
                         net (fo=1, routed)           0.000     1.720    butun_vector[5]_i_1_n_0
    SLICE_X10Y10         FDRE                                         r  butun_vector_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.834     1.961    USER_CLK_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  butun_vector_reg[5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.120     1.580    butun_vector_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 butun_vector_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.560     1.443    USER_CLK_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  butun_vector_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  butun_vector_reg[31]/Q
                         net (fo=5, routed)           0.100     1.684    p_0_in[3]
    SLICE_X8Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.729 r  butun_vector[30]_i_1/O
                         net (fo=1, routed)           0.000     1.729    butun_vector[30]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  butun_vector_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     1.955    USER_CLK_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  butun_vector_reg[30]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.121     1.577    butun_vector_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 butun_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.562     1.445    USER_CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  butun_vector_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  butun_vector_reg[20]/Q
                         net (fo=6, routed)           0.102     1.688    p_0_in1_in[0]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.733 r  butun_vector[23]_i_1/O
                         net (fo=1, routed)           0.000     1.733    butun_vector[23]_i_1_n_0
    SLICE_X8Y15          FDRE                                         r  butun_vector_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.830     1.957    USER_CLK_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  butun_vector_reg[23]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X8Y15          FDRE (Hold_fdre_C_D)         0.121     1.579    butun_vector_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 D_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     1.447    USER_CLK_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  D_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  D_reg[12]/Q
                         net (fo=1, routed)           0.050     1.661    in7[12]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.706 r  butun_vector[12]_i_1/O
                         net (fo=1, routed)           0.000     1.706    butun_vector[12]_i_1_n_0
    SLICE_X11Y11         FDRE                                         r  butun_vector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.834     1.961    USER_CLK_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  butun_vector_reg[12]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y11         FDRE (Hold_fdre_C_D)         0.092     1.552    butun_vector_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 D_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.565     1.448    USER_CLK_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  D_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  D_reg[2]/Q
                         net (fo=1, routed)           0.050     1.662    in7[2]
    SLICE_X11Y9          LUT5 (Prop_lut5_I2_O)        0.045     1.707 r  butun_vector[2]_i_1/O
                         net (fo=1, routed)           0.000     1.707    butun_vector[2]_i_1_n_0
    SLICE_X11Y9          FDRE                                         r  butun_vector_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.835     1.962    USER_CLK_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  butun_vector_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X11Y9          FDRE (Hold_fdre_C_D)         0.092     1.553    butun_vector_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 butun_vector_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.560     1.443    USER_CLK_IBUF_BUFG
    SLICE_X9Y17          FDRE                                         r  butun_vector_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  butun_vector_reg[31]/Q
                         net (fo=5, routed)           0.102     1.686    p_0_in[3]
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.731 r  butun_vector[29]_i_1/O
                         net (fo=1, routed)           0.000     1.731    butun_vector[29]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  butun_vector_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     1.955    USER_CLK_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  butun_vector_reg[29]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.120     1.576    butun_vector_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 counter5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.784%)  route 0.126ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.565     1.448    USER_CLK_IBUF_BUFG
    SLICE_X9Y9           FDRE                                         r  counter5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     1.589 r  counter5_reg[1]/Q
                         net (fo=2, routed)           0.126     1.715    counter5_reg_n_0_[1]
    SLICE_X10Y9          FDRE                                         r  D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.835     1.962    USER_CLK_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  D_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.076     1.560    D_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 butun_vector_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     1.444    USER_CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  butun_vector_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  butun_vector_reg[16]/Q
                         net (fo=6, routed)           0.122     1.708    data3[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.048     1.756 r  butun_vector[18]_i_1/O
                         net (fo=1, routed)           0.000     1.756    butun_vector[18]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  butun_vector_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.956    USER_CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  butun_vector_reg[18]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.131     1.588    butun_vector_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.531%)  route 0.127ns (47.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     1.447    USER_CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  counter5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  counter5_reg[8]/Q
                         net (fo=2, routed)           0.127     1.716    counter5_reg_n_0_[8]
    SLICE_X10Y11         FDRE                                         r  D_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.834     1.961    USER_CLK_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  D_reg[8]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.063     1.546    D_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 butun_vector_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            butun_vector_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.561     1.444    USER_CLK_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  butun_vector_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  butun_vector_reg[16]/Q
                         net (fo=6, routed)           0.122     1.708    data3[0]
    SLICE_X8Y16          LUT4 (Prop_lut4_I2_O)        0.045     1.753 r  butun_vector[17]_i_1/O
                         net (fo=1, routed)           0.000     1.753    butun_vector[17]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  butun_vector_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  USER_CLK (IN)
                         net (fo=0)                   0.000     0.000    USER_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  USER_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    USER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  USER_CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     1.956    USER_CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  butun_vector_reg[17]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120     1.577    butun_vector_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { USER_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  USER_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    D_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y11   D_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y11   D_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y11   D_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    D_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    D_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y12    D_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    D_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y9    D_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   D_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   D_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   D_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    D_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    D_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    D_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   D_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   D_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    counter3_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    counter3_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    butun_vector_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    butun_vector_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    butun_vector_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   butun_vector_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   butun_vector_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   butun_vector_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    counter4_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    counter4_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    counter4_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    counter4_reg[24]/C



