Warning (10268): Verilog HDL information at RoundRobinArbiter.v(15): always construct contains both blocking and non-blocking assignments File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/RoundRobinArbiter.v Line: 15
Warning (10268): Verilog HDL information at fifo_buffer.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/fifo_buffer.v Line: 22
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_1_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_1/submodules/nios_core_1_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_2_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_2/submodules/nios_core_2_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_3_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_3/submodules/nios_core_3_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_4_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_4/submodules/nios_core_4_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_5_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_5/submodules/nios_core_5_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_6_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_6/submodules/nios_core_6_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_7_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_7/submodules/nios_core_7_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_8_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/alerner/Documents/BNB/Lab_5/phoenix/mirros_synthesis/db/ip/nios_core_8/submodules/nios_core_8_mm_interconnect_0_router_003.sv Line: 49
