(dbSetEEQByLoc "SRAM1R1W512x32" "CE1" '(
		( ("m" "M2" 135888 0))
		( ("m" "M3" 135888 0))
		( ("m" "M4" 135888 0))
		( ("m" "M5" 135888 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "CSB1" '(
		( ("m" "M2" 130416 0))
		( ("m" "M3" 130416 0))
		( ("m" "M4" 130416 0))
		( ("m" "M5" 130416 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "OEB1" '(
		( ("m" "M2" 124944 0))
		( ("m" "M3" 124944 0))
		( ("m" "M4" 124944 0))
		( ("m" "M5" 124944 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[3]" '(
		( ("m" "M2" 119472 0))
		( ("m" "M3" 119472 0))
		( ("m" "M4" 119472 0))
		( ("m" "M5" 119472 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[2]" '(
		( ("m" "M2" 119168 0))
		( ("m" "M3" 119168 0))
		( ("m" "M4" 119168 0))
		( ("m" "M5" 119168 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[1]" '(
		( ("m" "M2" 118864 0))
		( ("m" "M3" 118864 0))
		( ("m" "M4" 118864 0))
		( ("m" "M5" 118864 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[0]" '(
		( ("m" "M2" 118560 0))
		( ("m" "M3" 118560 0))
		( ("m" "M4" 118560 0))
		( ("m" "M5" 118560 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[7]" '(
		( ("m" "M2" 113088 0))
		( ("m" "M3" 113088 0))
		( ("m" "M4" 113088 0))
		( ("m" "M5" 113088 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[6]" '(
		( ("m" "M2" 112784 0))
		( ("m" "M3" 112784 0))
		( ("m" "M4" 112784 0))
		( ("m" "M5" 112784 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[5]" '(
		( ("m" "M2" 112480 0))
		( ("m" "M3" 112480 0))
		( ("m" "M4" 112480 0))
		( ("m" "M5" 112480 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[4]" '(
		( ("m" "M2" 112176 0))
		( ("m" "M3" 112176 0))
		( ("m" "M4" 112176 0))
		( ("m" "M5" 112176 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[11]" '(
		( ("m" "M2" 106704 0))
		( ("m" "M3" 106704 0))
		( ("m" "M4" 106704 0))
		( ("m" "M5" 106704 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[10]" '(
		( ("m" "M2" 106400 0))
		( ("m" "M3" 106400 0))
		( ("m" "M4" 106400 0))
		( ("m" "M5" 106400 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[9]" '(
		( ("m" "M2" 106096 0))
		( ("m" "M3" 106096 0))
		( ("m" "M4" 106096 0))
		( ("m" "M5" 106096 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[8]" '(
		( ("m" "M2" 105792 0))
		( ("m" "M3" 105792 0))
		( ("m" "M4" 105792 0))
		( ("m" "M5" 105792 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[15]" '(
		( ("m" "M2" 100320 0))
		( ("m" "M3" 100320 0))
		( ("m" "M4" 100320 0))
		( ("m" "M5" 100320 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[14]" '(
		( ("m" "M2" 100016 0))
		( ("m" "M3" 100016 0))
		( ("m" "M4" 100016 0))
		( ("m" "M5" 100016 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[13]" '(
		( ("m" "M2" 99712 0))
		( ("m" "M3" 99712 0))
		( ("m" "M4" 99712 0))
		( ("m" "M5" 99712 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[12]" '(
		( ("m" "M2" 99408 0))
		( ("m" "M3" 99408 0))
		( ("m" "M4" 99408 0))
		( ("m" "M5" 99408 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[19]" '(
		( ("m" "M2" 93936 0))
		( ("m" "M3" 93936 0))
		( ("m" "M4" 93936 0))
		( ("m" "M5" 93936 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[18]" '(
		( ("m" "M2" 93632 0))
		( ("m" "M3" 93632 0))
		( ("m" "M4" 93632 0))
		( ("m" "M5" 93632 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[17]" '(
		( ("m" "M2" 93328 0))
		( ("m" "M3" 93328 0))
		( ("m" "M4" 93328 0))
		( ("m" "M5" 93328 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[16]" '(
		( ("m" "M2" 93024 0))
		( ("m" "M3" 93024 0))
		( ("m" "M4" 93024 0))
		( ("m" "M5" 93024 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[23]" '(
		( ("m" "M2" 87552 0))
		( ("m" "M3" 87552 0))
		( ("m" "M4" 87552 0))
		( ("m" "M5" 87552 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[22]" '(
		( ("m" "M2" 87248 0))
		( ("m" "M3" 87248 0))
		( ("m" "M4" 87248 0))
		( ("m" "M5" 87248 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[21]" '(
		( ("m" "M2" 86944 0))
		( ("m" "M3" 86944 0))
		( ("m" "M4" 86944 0))
		( ("m" "M5" 86944 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[20]" '(
		( ("m" "M2" 86640 0))
		( ("m" "M3" 86640 0))
		( ("m" "M4" 86640 0))
		( ("m" "M5" 86640 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[27]" '(
		( ("m" "M2" 81168 0))
		( ("m" "M3" 81168 0))
		( ("m" "M4" 81168 0))
		( ("m" "M5" 81168 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[26]" '(
		( ("m" "M2" 80864 0))
		( ("m" "M3" 80864 0))
		( ("m" "M4" 80864 0))
		( ("m" "M5" 80864 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[25]" '(
		( ("m" "M2" 80560 0))
		( ("m" "M3" 80560 0))
		( ("m" "M4" 80560 0))
		( ("m" "M5" 80560 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[24]" '(
		( ("m" "M2" 80256 0))
		( ("m" "M3" 80256 0))
		( ("m" "M4" 80256 0))
		( ("m" "M5" 80256 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[31]" '(
		( ("m" "M2" 74784 0))
		( ("m" "M3" 74784 0))
		( ("m" "M4" 74784 0))
		( ("m" "M5" 74784 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[30]" '(
		( ("m" "M2" 74480 0))
		( ("m" "M3" 74480 0))
		( ("m" "M4" 74480 0))
		( ("m" "M5" 74480 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[29]" '(
		( ("m" "M2" 74176 0))
		( ("m" "M3" 74176 0))
		( ("m" "M4" 74176 0))
		( ("m" "M5" 74176 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "O1[28]" '(
		( ("m" "M2" 73872 0))
		( ("m" "M3" 73872 0))
		( ("m" "M4" 73872 0))
		( ("m" "M5" 73872 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[0]" '(
		( ("m" "M2" 145768 56392))
		( ("m" "M3" 145768 56392))
		( ("m" "M4" 145768 56392))
		( ("m" "M5" 145768 56392))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[1]" '(
		( ("m" "M2" 145768 52744))
		( ("m" "M3" 145768 52744))
		( ("m" "M4" 145768 52744))
		( ("m" "M5" 145768 52744))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[2]" '(
		( ("m" "M2" 145768 49096))
		( ("m" "M3" 145768 49096))
		( ("m" "M4" 145768 49096))
		( ("m" "M5" 145768 49096))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[3]" '(
		( ("m" "M2" 145768 45448))
		( ("m" "M3" 145768 45448))
		( ("m" "M4" 145768 45448))
		( ("m" "M5" 145768 45448))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[4]" '(
		( ("m" "M2" 145768 41800))
		( ("m" "M3" 145768 41800))
		( ("m" "M4" 145768 41800))
		( ("m" "M5" 145768 41800))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[5]" '(
		( ("m" "M2" 145768 38152))
		( ("m" "M3" 145768 38152))
		( ("m" "M4" 145768 38152))
		( ("m" "M5" 145768 38152))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[6]" '(
		( ("m" "M2" 145768 34504))
		( ("m" "M3" 145768 34504))
		( ("m" "M4" 145768 34504))
		( ("m" "M5" 145768 34504))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[7]" '(
		( ("m" "M2" 145768 30856))
		( ("m" "M3" 145768 30856))
		( ("m" "M4" 145768 30856))
		( ("m" "M5" 145768 30856))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A1[8]" '(
		( ("m" "M2" 145768 27208))
		( ("m" "M3" 145768 27208))
		( ("m" "M4" 145768 27208))
		( ("m" "M5" 145768 27208))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "CE2" '(
		( ("m" "M2" 10032 0))
		( ("m" "M3" 10032 0))
		( ("m" "M4" 10032 0))
		( ("m" "M5" 10032 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "CSB2" '(
		( ("m" "M2" 15504 0))
		( ("m" "M3" 15504 0))
		( ("m" "M4" 15504 0))
		( ("m" "M5" 15504 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[0]" '(
		( ("m" "M2" 20976 0))
		( ("m" "M3" 20976 0))
		( ("m" "M4" 20976 0))
		( ("m" "M5" 20976 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[1]" '(
		( ("m" "M2" 21280 0))
		( ("m" "M3" 21280 0))
		( ("m" "M4" 21280 0))
		( ("m" "M5" 21280 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[2]" '(
		( ("m" "M2" 21584 0))
		( ("m" "M3" 21584 0))
		( ("m" "M4" 21584 0))
		( ("m" "M5" 21584 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[3]" '(
		( ("m" "M2" 21888 0))
		( ("m" "M3" 21888 0))
		( ("m" "M4" 21888 0))
		( ("m" "M5" 21888 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[4]" '(
		( ("m" "M2" 27360 0))
		( ("m" "M3" 27360 0))
		( ("m" "M4" 27360 0))
		( ("m" "M5" 27360 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[5]" '(
		( ("m" "M2" 27664 0))
		( ("m" "M3" 27664 0))
		( ("m" "M4" 27664 0))
		( ("m" "M5" 27664 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[6]" '(
		( ("m" "M2" 27968 0))
		( ("m" "M3" 27968 0))
		( ("m" "M4" 27968 0))
		( ("m" "M5" 27968 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[7]" '(
		( ("m" "M2" 28272 0))
		( ("m" "M3" 28272 0))
		( ("m" "M4" 28272 0))
		( ("m" "M5" 28272 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[8]" '(
		( ("m" "M2" 33744 0))
		( ("m" "M3" 33744 0))
		( ("m" "M4" 33744 0))
		( ("m" "M5" 33744 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[9]" '(
		( ("m" "M2" 34048 0))
		( ("m" "M3" 34048 0))
		( ("m" "M4" 34048 0))
		( ("m" "M5" 34048 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[10]" '(
		( ("m" "M2" 34352 0))
		( ("m" "M3" 34352 0))
		( ("m" "M4" 34352 0))
		( ("m" "M5" 34352 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[11]" '(
		( ("m" "M2" 34656 0))
		( ("m" "M3" 34656 0))
		( ("m" "M4" 34656 0))
		( ("m" "M5" 34656 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[12]" '(
		( ("m" "M2" 40128 0))
		( ("m" "M3" 40128 0))
		( ("m" "M4" 40128 0))
		( ("m" "M5" 40128 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[13]" '(
		( ("m" "M2" 40432 0))
		( ("m" "M3" 40432 0))
		( ("m" "M4" 40432 0))
		( ("m" "M5" 40432 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[14]" '(
		( ("m" "M2" 40736 0))
		( ("m" "M3" 40736 0))
		( ("m" "M4" 40736 0))
		( ("m" "M5" 40736 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[15]" '(
		( ("m" "M2" 41040 0))
		( ("m" "M3" 41040 0))
		( ("m" "M4" 41040 0))
		( ("m" "M5" 41040 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[16]" '(
		( ("m" "M2" 46512 0))
		( ("m" "M3" 46512 0))
		( ("m" "M4" 46512 0))
		( ("m" "M5" 46512 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[17]" '(
		( ("m" "M2" 46816 0))
		( ("m" "M3" 46816 0))
		( ("m" "M4" 46816 0))
		( ("m" "M5" 46816 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[18]" '(
		( ("m" "M2" 47120 0))
		( ("m" "M3" 47120 0))
		( ("m" "M4" 47120 0))
		( ("m" "M5" 47120 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[19]" '(
		( ("m" "M2" 47424 0))
		( ("m" "M3" 47424 0))
		( ("m" "M4" 47424 0))
		( ("m" "M5" 47424 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[20]" '(
		( ("m" "M2" 52896 0))
		( ("m" "M3" 52896 0))
		( ("m" "M4" 52896 0))
		( ("m" "M5" 52896 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[21]" '(
		( ("m" "M2" 53200 0))
		( ("m" "M3" 53200 0))
		( ("m" "M4" 53200 0))
		( ("m" "M5" 53200 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[22]" '(
		( ("m" "M2" 53504 0))
		( ("m" "M3" 53504 0))
		( ("m" "M4" 53504 0))
		( ("m" "M5" 53504 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[23]" '(
		( ("m" "M2" 53808 0))
		( ("m" "M3" 53808 0))
		( ("m" "M4" 53808 0))
		( ("m" "M5" 53808 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[24]" '(
		( ("m" "M2" 59280 0))
		( ("m" "M3" 59280 0))
		( ("m" "M4" 59280 0))
		( ("m" "M5" 59280 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[25]" '(
		( ("m" "M2" 59584 0))
		( ("m" "M3" 59584 0))
		( ("m" "M4" 59584 0))
		( ("m" "M5" 59584 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[26]" '(
		( ("m" "M2" 59888 0))
		( ("m" "M3" 59888 0))
		( ("m" "M4" 59888 0))
		( ("m" "M5" 59888 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[27]" '(
		( ("m" "M2" 60192 0))
		( ("m" "M3" 60192 0))
		( ("m" "M4" 60192 0))
		( ("m" "M5" 60192 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[28]" '(
		( ("m" "M2" 65664 0))
		( ("m" "M3" 65664 0))
		( ("m" "M4" 65664 0))
		( ("m" "M5" 65664 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[29]" '(
		( ("m" "M2" 65968 0))
		( ("m" "M3" 65968 0))
		( ("m" "M4" 65968 0))
		( ("m" "M5" 65968 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[30]" '(
		( ("m" "M2" 66272 0))
		( ("m" "M3" 66272 0))
		( ("m" "M4" 66272 0))
		( ("m" "M5" 66272 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "I2[31]" '(
		( ("m" "M2" 66576 0))
		( ("m" "M3" 66576 0))
		( ("m" "M4" 66576 0))
		( ("m" "M5" 66576 0))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[0]" '(
		( ("m" "M2" 0 56392))
		( ("m" "M3" 0 56392))
		( ("m" "M4" 0 56392))
		( ("m" "M5" 0 56392))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[1]" '(
		( ("m" "M2" 0 52744))
		( ("m" "M3" 0 52744))
		( ("m" "M4" 0 52744))
		( ("m" "M5" 0 52744))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[2]" '(
		( ("m" "M2" 0 49096))
		( ("m" "M3" 0 49096))
		( ("m" "M4" 0 49096))
		( ("m" "M5" 0 49096))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[3]" '(
		( ("m" "M2" 0 45448))
		( ("m" "M3" 0 45448))
		( ("m" "M4" 0 45448))
		( ("m" "M5" 0 45448))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[4]" '(
		( ("m" "M2" 0 41800))
		( ("m" "M3" 0 41800))
		( ("m" "M4" 0 41800))
		( ("m" "M5" 0 41800))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[5]" '(
		( ("m" "M2" 0 38152))
		( ("m" "M3" 0 38152))
		( ("m" "M4" 0 38152))
		( ("m" "M5" 0 38152))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[6]" '(
		( ("m" "M2" 0 34504))
		( ("m" "M3" 0 34504))
		( ("m" "M4" 0 34504))
		( ("m" "M5" 0 34504))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[7]" '(
		( ("m" "M2" 0 30856))
		( ("m" "M3" 0 30856))
		( ("m" "M4" 0 30856))
		( ("m" "M5" 0 30856))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "A2[8]" '(
		( ("m" "M2" 0 27208))
		( ("m" "M3" 0 27208))
		( ("m" "M4" 0 27208))
		( ("m" "M5" 0 27208))
		))
(dbSetEEQByLoc "SRAM1R1W512x32" "WEB2" '(
		( ("m" "M2" 0 16112))
		( ("m" "M3" 0 16112))
		( ("m" "M4" 0 16112))
		( ("m" "M5" 0 16112))
		))
