{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 18:18:39 2024 " "Info: Processing started: Thu Feb 15 18:18:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_address_reg2 lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[8\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source memory \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_address_reg2\" and destination memory \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_address_reg2 1 MEM M4K_X20_Y19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y19; Fanout = 2; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[8\] 2 MEM M4K_X20_Y19 1 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y19; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.320 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 246 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 246; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.472 ns) 2.320 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[8\] 3 MEM M4K_X20_Y19 1 " "Info: 3: + IC(0.651 ns) + CELL(0.472 ns) = 2.320 ns; Loc. = M4K_X20_Y19; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 57.16 % ) " "Info: Total cell delay = 1.326 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 42.84 % ) " "Info: Total interconnect delay = 0.994 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.329 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 246 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 246; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.481 ns) 2.329 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_address_reg2 3 MEM M4K_X20_Y19 2 " "Info: 3: + IC(0.651 ns) + CELL(0.481 ns) = 2.329 ns; Loc. = M4K_X20_Y19; Fanout = 2; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.32 % ) " "Info: Total cell delay = 1.335 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 42.68 % ) " "Info: Total interconnect delay = 0.994 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8] {} } { 0.000ns } { 0.051ns } "" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg0 address\[0\] clk 5.101 ns memory " "Info: tsu for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg0\" (data pin = \"address\[0\]\", clock pin = \"clk\") is 5.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.425 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns address\[0\] 1 PIN PIN_AB13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AB13; Fanout = 16; PIN Node = 'address\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 200 120 288 216 "address\[11..0\]" "" } { 80 800 885 96 "address\[10..0\]" "" } { 200 800 885 216 "address\[10..0\]" "" } { 136 408 472 152 "address\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.513 ns) + CELL(0.103 ns) 7.425 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X8_Y15 2 " "Info: 2: + IC(6.513 ns) + CELL(0.103 ns) = 7.425 ns; Loc. = M4K_X8_Y15; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.616 ns" { address[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.912 ns ( 12.28 % ) " "Info: Total cell delay = 0.912 ns ( 12.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.513 ns ( 87.72 % ) " "Info: Total interconnect delay = 6.513 ns ( 87.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { address[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { address[0] {} address[0]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 6.513ns } { 0.000ns 0.809ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.346 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 246 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 246; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.481 ns) 2.346 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg0 3 MEM M4K_X8_Y15 2 " "Info: 3: + IC(0.668 ns) + CELL(0.481 ns) = 2.346 ns; Loc. = M4K_X8_Y15; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.91 % ) " "Info: Total cell delay = 1.335 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.011 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.425 ns" { address[0] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.425 ns" { address[0] {} address[0]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 6.513ns } { 0.000ns 0.809ns 0.103ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[13\] lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[13\] 8.668 ns memory " "Info: tco from clock \"clk\" to destination pin \"data_out\[13\]\" through memory \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[13\]\" is 8.668 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.332 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 246 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 246; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.472 ns) 2.332 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[13\] 3 MEM M4K_X8_Y19 1 " "Info: 3: + IC(0.663 ns) + CELL(0.472 ns) = 2.332 ns; Loc. = M4K_X8_Y19; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.86 % ) " "Info: Total cell delay = 1.326 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.006 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[13\] 1 MEM M4K_X8_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X8_Y19; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_d2c1:auto_generated\|q_a\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] } "NODE_NAME" } } { "db/altsyncram_d2c1.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_d2c1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.228 ns) 1.734 ns lpm_bustri1:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]~16 2 COMB LCCOMB_X21_Y17_N10 1 " "Info: 2: + IC(1.455 ns) + CELL(0.228 ns) = 1.734 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 1; COMB Node = 'lpm_bustri1:inst7\|lpm_bustri:lpm_bustri_component\|dout\[13\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.484 ns) + CELL(1.982 ns) 6.200 ns data_out\[13\] 3 PIN PIN_AB7 0 " "Info: 3: + IC(2.484 ns) + CELL(1.982 ns) = 6.200 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'data_out\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.466 ns" { lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]~16 data_out[13] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 280 120 296 296 "data_out\[14..0\]" "" } { 152 1536 1622 168 "data_out\[14..0\]" "" } { 312 1536 1622 328 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.261 ns ( 36.47 % ) " "Info: Total cell delay = 2.261 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.939 ns ( 63.53 % ) " "Info: Total interconnect delay = 3.939 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]~16 data_out[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] {} lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]~16 {} data_out[13] {} } { 0.000ns 1.455ns 2.484ns } { 0.051ns 0.228ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clk clk~clkctrl lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]~16 data_out[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] {} lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]~16 {} data_out[13] {} } { 0.000ns 1.455ns 2.484ns } { 0.051ns 0.228ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[11\] data_out\[10\] 10.538 ns Longest " "Info: Longest tpd from source pin \"address\[11\]\" to destination pin \"data_out\[10\]\" is 10.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns address\[11\] 1 PIN PIN_E11 15 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E11; Fanout = 15; PIN Node = 'address\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 200 120 288 216 "address\[11..0\]" "" } { 80 800 885 96 "address\[10..0\]" "" } { 200 800 885 216 "address\[10..0\]" "" } { 136 408 472 152 "address\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.661 ns) + CELL(0.346 ns) 5.834 ns lpm_bustri1:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]~19 2 COMB LCCOMB_X21_Y17_N18 1 " "Info: 2: + IC(4.661 ns) + CELL(0.346 ns) = 5.834 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'lpm_bustri1:inst7\|lpm_bustri:lpm_bustri_component\|dout\[10\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { address[11] lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[10]~19 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.752 ns) + CELL(1.952 ns) 10.538 ns data_out\[10\] 3 PIN PIN_V16 0 " "Info: 3: + IC(2.752 ns) + CELL(1.952 ns) = 10.538 ns; Loc. = PIN_V16; Fanout = 0; PIN Node = 'data_out\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.704 ns" { lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[10]~19 data_out[10] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 280 120 296 296 "data_out\[14..0\]" "" } { 152 1536 1622 168 "data_out\[14..0\]" "" } { 312 1536 1622 328 "data_out\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.125 ns ( 29.65 % ) " "Info: Total cell delay = 3.125 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.413 ns ( 70.35 % ) " "Info: Total interconnect delay = 7.413 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.538 ns" { address[11] lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[10]~19 data_out[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.538 ns" { address[11] {} address[11]~combout {} lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[10]~19 {} data_out[10] {} } { 0.000ns 0.000ns 4.661ns 2.752ns } { 0.000ns 0.827ns 0.346ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a11~porta_address_reg5 address\[5\] clk -2.338 ns memory " "Info: th for memory \"lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a11~porta_address_reg5\" (data pin = \"address\[5\]\", clock pin = \"clk\") is -2.338 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.343 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 246 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 246; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 128 120 288 144 "clk" "" } { 152 1192 1240 168 "clk" "" } { 360 1192 1240 376 "clk" "" } { 168 1192 1240 184 "clk" "" } { 48 440 488 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a11~porta_address_reg5 3 MEM M4K_X32_Y19 2 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y19; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 255 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 255 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.884 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns address\[5\] 1 PIN PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K6; Fanout = 16; PIN Node = 'address\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "memory.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.bdf" { { 200 120 288 216 "address\[11..0\]" "" } { 80 800 885 96 "address\[10..0\]" "" } { 200 800 885 216 "address\[10..0\]" "" } { 136 408 472 152 "address\[11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.981 ns) + CELL(0.103 ns) 4.884 ns lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a11~porta_address_reg5 2 MEM M4K_X32_Y19 2 " "Info: 2: + IC(3.981 ns) + CELL(0.103 ns) = 4.884 ns; Loc. = M4K_X32_Y19; Fanout = 2; MEM Node = 'lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_fb51:auto_generated\|ram_block1a11~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { address[5] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_fb51.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/altsyncram_fb51.tdf" 255 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.903 ns ( 18.49 % ) " "Info: Total cell delay = 0.903 ns ( 18.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.981 ns ( 81.51 % ) " "Info: Total interconnect delay = 3.981 ns ( 81.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.884 ns" { address[5] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.884 ns" { address[5] {} address[5]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 3.981ns } { 0.000ns 0.800ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.884 ns" { address[5] lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.884 ns" { address[5] {} address[5]~combout {} lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11~porta_address_reg5 {} } { 0.000ns 0.000ns 3.981ns } { 0.000ns 0.800ns 0.103ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 18:18:40 2024 " "Info: Processing ended: Thu Feb 15 18:18:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
