Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 18 18:11:38 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file design_control_sets_placed.rpt
| Design       : \design 
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------+------------------+----------------+
|  n_0_242_BUFG             |               | reset_IBUF       |                1 |              1 |
|  shift_reg_reg[4]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[1]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[2]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[5]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[6]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[7]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[3]_i_1_n_3 |               |                  |                1 |              1 |
|  shift_reg_reg[8]_i_1_n_3 |               |                  |                1 |              1 |
|  i_reg[3]_i_2_n_3         |               |                  |                2 |              4 |
|  n_1_64_BUFG              |               | reset_IBUF       |               10 |             32 |
|  n_2_63_BUFG              |               | reset_IBUF       |               11 |             32 |
|  clk_IBUF_BUFG            |               |                  |               13 |             40 |
+---------------------------+---------------+------------------+------------------+----------------+


