dpm_thermal	,	V_202
ucMinNBVoltage	,	V_278
max_voltage	,	V_96
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_6
dev	,	V_79
MAX_FEEDBACK_DIV	,	F_85
rs780_set_engine_clock_sc	,	F_72
r600_set_ctxcgtt3d_rsdc	,	F_33
r600_power_level_set_watermark_id	,	F_40
usInterNBVoltageLow	,	V_281
SPLL_SW_LOLEN_SHIFT	,	V_307
RS780_SLOWCLKFEEDBACKDIV_DFLT	,	V_67
radeon_mode_info	,	V_13
RS780_FVTHROTFBUSREG0_DFLT	,	V_154
rs780_force_voltage_to_high	,	F_81
FVTHROT_PWM_DS_REG1	,	V_115
FVTHROT_PWM_DS_REG0	,	V_113
vddc_low	,	V_190
rs780_initialize_dpm_parameters	,	F_16
RS880D_FVTHROTPWMFBDIVRANGEREG2_DFLT	,	V_90
bios	,	V_248
MAX_FEEDBACK_STEP_MASK	,	V_161
RS780_FVTHROTFBDSREG0_DFLT	,	V_158
R600_FCT_DFLT	,	V_50
RREG32	,	F_53
rs780_preset_ranges_slow_clk_fbdiv_en	,	F_49
reference_freq	,	V_309
_ATOM_PPLIB_NONCLOCK_INFO	,	V_204
drm_crtc	,	V_16
RANGE1_PWM_FEEDBACK_DIV	,	F_64
TREND_SEL_MODE	,	V_152
ulSystemConfig	,	V_292
FVTHROT_FB_US_REG1	,	V_155
inter_voltage_low	,	V_280
FVTHROT_FB_US_REG0	,	V_153
"\t\tpower level 0    sclk: %u vddc_index: %d\n"	,	L_3
usMinNBVoltage	,	V_290
requested_state	,	V_295
RS780_DEFAULT_DCLK_FREQ	,	V_217
current_state	,	V_168
i	,	V_19
irq	,	V_196
SPLL_REF_DIV_SHIFT	,	V_303
r600_dpm_print_cap_info	,	F_118
m	,	V_297
RANGE0_PWM	,	F_66
rs780_preset_starting_fbdiv	,	F_52
ENABLE_FV_THROT	,	V_124
new_ps	,	V_174
RS780_FVTHROTUTC0_DFLT	,	V_128
r600_set_bsp	,	F_17
r600_select_td	,	F_21
usStateArrayOffset	,	V_259
R600_SSTU_DFLT	,	V_48
RS780D_FVTHROTPWMFBDIVRANGEREG0_DFLT	,	V_85
old_ps	,	V_175
R600_POWER_LEVEL_LOW	,	V_59
ENABLE_FV_THROT_IO	,	V_126
info	,	V_271
ret	,	V_32
r600_set_fctu	,	F_27
r600_set_sst	,	F_26
GFX_MACRO_BYPASS_CNTL	,	V_171
MINIMUM_CIP	,	F_75
FVTHROT_FB_DS_REG0	,	V_157
rs780_dpm_init	,	F_113
spll	,	V_308
RS780_FVTHROTPWMFBDIVRANGEREG1_DFLT	,	V_92
minfo	,	V_14
FVTHROT_FB_DS_REG1	,	V_159
RS780_FVTHROTUTC4_DFLT	,	V_136
SPLL_SW_HILEN_SHIFT	,	V_305
r600_power_level_set_voltage_index	,	F_37
r600_enable_sclk_control	,	F_44
rs780_dpm_get_mclk	,	F_123
DRM_ERROR	,	F_114
fv_throt_pwm_fb_div_range	,	V_81
crtcs	,	V_23
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_213
invert_pwm_required	,	V_97
r600_engine_clock_entry_enable_pulse_skipping	,	F_12
FVTHROT_VBLANK_SEL	,	V_185
ucNonClockStateIndex	,	V_263
R600_TPU_DFLT	,	V_46
RS780_FVTHROTPWMRANGE2_GPIO_DFLT	,	V_100
le32_to_cpu	,	F_104
vclk	,	V_191
rs780_parse_power_table	,	F_108
min_dividers	,	V_176
class	,	V_209
pwm_voltage_control	,	V_94
R600_TD_DFLT	,	V_45
RANGE1_PWM	,	F_67
usBootUpNBVoltage	,	V_288
FVTHROT_STATUS_REG0	,	V_299
ulDCLK	,	V_215
ucMinNBVoltageHigh	,	V_279
MAX_PWM_HIGHTIME	,	F_62
ucHighEngineClockHigh	,	V_228
atom_context	,	V_247
rs780_dpm_enable	,	F_93
STARTING_PWM_HIGHTIME	,	F_57
ucClockStateIndices	,	V_266
r600_is_uvd_state	,	F_106
RS780_VDDC_LEVEL_HIGH	,	V_170
ENOMEM	,	V_252
STARTING_FEEDBACK_DIV	,	F_54
ps_priv	,	V_5
R600_BSU_DFLT	,	V_41
r600_set_at	,	F_18
ddev	,	V_80
ATOM_PPLIB_RS780_VOLTAGE_VARIABLE	,	V_234
RANGE_PWM_FEEDBACK_DIV_EN	,	V_173
index	,	V_241
enable_post_div	,	V_38
r600_power_level_set_mem_clock_index	,	F_38
fb_div	,	V_36
FVTHROT_DTC3	,	V_143
r600_engine_clock_entry_set_reference_divider	,	F_7
FVTHROT_DTC4	,	V_145
igp_info	,	V_270
r600_set_vddc3d_oorsdc	,	F_31
FVTHROT_DTC1	,	V_139
system_config	,	V_291
FVTHROT_DTC2	,	V_141
FVTHROT_DTC0	,	V_137
SPLL_SW_LOLEN_MASK	,	V_306
rs780_clk_scaling_enable	,	F_70
R600_TPC_DFLT	,	V_47
R600_CTXCGTT3DRSDC_DFLT	,	V_55
vddc_high	,	V_189
RS780_FVTHROTFBUSREG1_DFLT	,	V_156
r600_set_sstu	,	F_25
RS780_FVTHROTDTC2_DFLT	,	V_142
crev	,	V_246
post_div	,	V_37
boot_voltage	,	V_274
min_voltage	,	V_95
REFRESH_RATE_DIVISOR_MASK	,	V_149
u16	,	T_3
dpm	,	V_11
R600_FCTU_DFLT	,	V_49
r600_set_fct	,	F_28
usVDDC	,	V_229
usMaxNBVoltage	,	V_289
RS780_FVTHROTPWMRANGE0_GPIO_DFLT	,	V_99
SPLL_REF_DIV_MASK	,	V_302
FORCE_TREND_SEL	,	V_151
STARTING_PWM_HIGHTIME_MASK	,	V_103
rs780_dpm_debugfs_print_current_performance_level	,	F_124
rs780_dpm_fini	,	F_121
igp_power_info	,	V_6
ucMaxNBVoltage	,	V_276
info_2	,	V_286
ucStartingPWM_HighTime	,	V_275
requested_ps	,	V_203
mode	,	V_25
pdev	,	V_83
rs780_set_engine_clock_ssc	,	F_77
u32	,	T_1
RS780_FVTHROTDTC0_DFLT	,	V_138
RS780_FVTHROTPWMDSREG1_DFLT	,	V_116
ulCapsAndSettings	,	V_208
usBackbiasTime	,	V_256
FORCE_FEEDBACK_DIV	,	V_77
R600_VDDC3DOORPHC_DFLT	,	V_52
RANGE_SLOW_CLK_FEEDBACK_DIV_EN	,	V_66
current_ps	,	V_169
r600_set_thermal_temperature_range	,	F_96
backbias_response_time	,	V_255
radeon_crtc	,	V_18
RS780D_FVTHROTPWMFBDIVRANGEREG1_DFLT	,	V_86
FVTHROT_FBDIV_REG1	,	V_73
radeon_irq_set	,	F_97
WREG32_P	,	F_50
FVTHROT_FBDIV_REG0	,	V_182
boot_ps	,	V_28
FVTHROT_FBDIV_REG2	,	V_75
RANGE0_PWM_FEEDBACK_DIV_MASK	,	V_118
ulVCLK	,	V_214
r600_power_level_set_enter_index	,	F_42
inter_voltage_high	,	V_282
RS780_FVTHROTUTC2_DFLT	,	V_132
dividers	,	V_30
table_rev	,	V_206
CG_INTGFX_MISC	,	V_167
R600_POWER_LEVEL_CTXSW	,	V_63
r600_dynamicpm_enabled	,	F_94
ATOM_PPLIB_RS780_VOLTAGE_LOW	,	V_232
new_state	,	V_179
r600_dpm_print_ps_status	,	F_120
int_thermal_type	,	V_198
FVTHROT_PWM_US_REG0	,	V_109
FVTHROT_PWM_US_REG1	,	V_111
MAX_FEEDBACK_DIV_MASK	,	V_184
power_info	,	V_240
rs780_set_engine_clock_spc	,	F_86
FB_DIV_TIMER_VAL	,	F_73
rps	,	V_3
rs780	,	V_224
RS780_FVTHROTPWMUSREG0_DFLT	,	V_110
pi	,	V_9
pm	,	V_10
ps	,	V_4
ucNumberOfCyclesInPeriodHi	,	V_273
rs780_start_dpm	,	F_43
RANGE3_PWM	,	F_69
REFRESH_RATE_DIVISOR	,	F_74
r600_engine_clock_entry_enable	,	F_13
R600_POWER_LEVEL_MEDIUM	,	V_60
RS780_CGFTV_DFLT	,	V_64
dclk	,	V_192
rs780_vddc_level	,	V_186
rs780_dpm_display_configuration_changed	,	F_102
ENABLE_FV_UPDATE	,	V_125
MINIMUM_CIP_MASK	,	V_150
usLowEngineClockLow	,	V_225
max_dividers	,	V_177
RANGE0_SLOW_CLK_FEEDBACK_DIV_MASK	,	V_68
usInterNBVoltageHigh	,	V_283
current_max_dividers	,	V_178
default_sclk	,	V_237
"\tuvd    vclk: %d dclk: %d\n"	,	L_2
GFP_KERNEL	,	V_251
device	,	V_84
R600_PM_NUMBER_OF_SCLKS	,	V_40
usHighEngineClockLow	,	V_227
atom_parse_data_header	,	F_110
ref_div	,	V_35
RS780_FBDIVTIMERVAL_DFLT	,	V_147
SPLL_BYPASS_CNTL	,	V_172
frev	,	V_245
seq_printf	,	F_125
rs780_enable_voltage_scaling	,	F_89
rdev	,	V_8
rs780_disable_vbios_powersaving	,	F_80
r600_vid_rt_set_ssu	,	F_36
RS780_FVTHROTPWMUSREG1_DFLT	,	V_112
MIN_FEEDBACK_DIV	,	F_84
le16_to_cpu	,	F_105
rs780_activate_engine_clk_scaling	,	F_87
u8	,	T_2
r600_dynamicpm_enable	,	F_45
pplib_power_state	,	V_238
seq_file	,	V_296
usClassification	,	V_210
R600_BSP_DFLT	,	V_42
"power level 1    sclk: %u vddc_index: %d\n"	,	L_7
voltage_response_time	,	V_257
FVTHROT_CNTRL_REG	,	V_123
power_state	,	V_239
FORCED_FEEDBACK_DIV	,	F_55
RS780_FVTHROTPWMRANGE3_GPIO_DFLT	,	V_98
r600_engine_clock_entry_set_post_divider	,	F_9
R600_SPLLSTEPUNIT_DFLT	,	V_58
R600_TEMP_RANGE_MIN	,	V_200
radeon_dpm_fini	,	F_115
R600_VOLTAGERESPONSETIME_DFLT	,	V_57
v1	,	V_262
r600_set_vddc3d_oorphc	,	F_30
r600_enable_mclk_control	,	F_14
RS780_FVTHROTPWMFBDIVRANGEREG2_DFLT	,	V_93
RS780_VDDC_LEVEL_UNKNOWN	,	V_231
radeon_device	,	V_7
mdelay	,	F_100
ulPlatformCaps	,	V_254
PowerPlayInfo	,	V_243
CURRENT_FEEDBACK_DIV_MASK	,	V_300
RS780_FVTHROTPWMRANGE1_GPIO_DFLT	,	V_101
RS880D_FVTHROTPWMFBDIVRANGEREG0_DFLT	,	V_88
rs780_get_ps	,	F_1
rs780_set_engine_clock_scaling	,	F_83
rs780_parse_pplib_non_clock_info	,	F_103
rs780_get_pi	,	F_2
priv	,	V_12
RANGE2_PWM	,	F_68
ATOM_PPLIB_RS780_VOLTAGE_NONE	,	V_230
usClockInfoArrayOffset	,	V_265
THERMAL_TYPE_RV6XX	,	V_199
rs780_dpm_setup_asic	,	F_101
usNumberOfCyclesInPeriod	,	V_287
COMPUTE_ENGINE_PLL_PARAM	,	V_33
MAX_FEEDBACK_STEP	,	F_78
mode_info	,	V_15
non_clock_info	,	V_205
CG_SPLL_FUNC_CNTL	,	V_70
class2	,	V_211
rs780_voltage_scaling_enable	,	F_59
installed	,	V_197
WREG32	,	F_60
ucMaxNBVoltageHigh	,	V_277
pplib_clock_info	,	V_221
printk	,	F_119
R600_POWER_LEVEL_HIGH	,	V_61
NUMBER_OF_CYCLES_IN_PERIOD	,	F_58
func_cntl	,	V_301
MIN_PWM_HIGHTIME	,	F_61
clock_info	,	V_222
caps	,	V_207
r600_set_tc	,	F_20
num_of_cycles_in_period	,	V_104
r600_power_level_set_eng_clock_index	,	F_39
kzalloc	,	F_111
r600_dpm_print_class_info	,	F_117
pplib	,	V_249
RS780_FVTHROTDTC3_DFLT	,	V_144
r600_set_git	,	F_19
RANGE2_PWM_FEEDBACK_DIV	,	F_65
RS880D_FVTHROTPWMFBDIVRANGEREG1_DFLT	,	V_89
rs780_program_at	,	F_79
R600_VRU_DFLT	,	V_56
r600_set_vddc3d_oorsu	,	F_29
rs780_dpm_get_sclk	,	F_122
refresh_rate	,	V_21
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_218
rs780_set_uvd_clock_before_set_eng_clock	,	F_90
num_ps	,	V_268
"\t\tpower level 1    sclk: %u vddc_index: %d\n"	,	L_4
ucNonClockSize	,	V_264
current_fb_div	,	V_298
atom_clock_dividers	,	V_29
drm_device	,	V_78
gfx_clock_gating	,	V_195
R600_GICST_DFLT	,	V_43
enable	,	V_122
r600_set_tpc	,	F_24
rs780_parse_pplib_clock_info	,	F_107
RS780_FVTHROTFBDSREG1_DFLT	,	V_160
rs780_initialize_dpm_power_state	,	F_5
rs780_set_engine_clock_wfc	,	F_71
FORCED_FEEDBACK_DIV_MASK	,	V_76
RS780_FVTHROTUTC1_DFLT	,	V_130
platform_caps	,	V_253
RS780_FVTHROTDTC4_DFLT	,	V_146
SPLL_FB_DIV_SHIFT	,	V_72
r600_engine_clock_entry_enable_post_divider	,	F_10
crtc	,	V_17
FVTHROT_CB2	,	V_164
ATOM_PPLIB_RS780_VOLTAGE_HIGH	,	V_233
FVTHROT_CB1	,	V_163
"No integrated system info for your GPU\n"	,	L_1
usVoltageTime	,	V_258
r600_engine_clock_entry_set_feedback_divider	,	F_8
old_state	,	V_180
r600_set_tpu	,	F_23
r600_wait_for_spll_change	,	F_48
FVTHROT_CB4	,	V_166
FVTHROT_CB3	,	V_165
FVTHROT_PWM_FEEDBACK_DIV_REG4	,	V_121
FVTHROT_PWM_FEEDBACK_DIV_REG3	,	V_120
FVTHROT_PWM_FEEDBACK_DIV_REG2	,	V_119
FVTHROT_PWM_FEEDBACK_DIV_REG1	,	V_117
kfree	,	F_112
flags	,	V_235
RANGE0_PWM_FEEDBACK_DIV	,	F_63
enabled	,	V_24
NUMBER_OF_CYCLES_IN_PERIOD_MASK	,	V_105
GetIndexIntoMasterTable	,	F_109
num_crtc	,	V_22
RANGE0_SLOW_CLK_FEEDBACK_DIV	,	F_51
RS780_FVTHROTPWMFBDIVRANGEREG0_DFLT	,	V_91
low	,	V_294
r600_set_ctxcgtt3d_rphc	,	F_32
bootup_uma_clk	,	V_284
r600_set_vrc	,	F_22
rs780_set_uvd_clock_after_set_eng_clock	,	F_92
FVTHROT_UTC4	,	V_135
igp_ps	,	V_1
FVTHROT_UTC1	,	V_129
FVTHROT_UTC0	,	V_127
FVTHROT_UTC3	,	V_133
FVTHROT_UTC2	,	V_131
r600_power_level_enable	,	F_41
radeon_wait_for_vblank	,	F_46
default_state	,	V_31
R600_SST_DFLT	,	V_39
R600_TEMP_RANGE_MAX	,	V_201
sclk_low	,	V_34
usNonClockInfoArrayOffset	,	V_261
EINVAL	,	V_193
r600_vid_rt_set_vru	,	F_34
udelay	,	F_82
r600_vid_rt_set_vrt	,	F_35
vtotal	,	V_27
ucLowEngineClockHigh	,	V_226
RS780_FVTHROTUTC3_DFLT	,	V_134
SPLL_FB_DIV_MASK	,	V_71
IntegratedSystemInfo	,	V_269
rs780_get_voltage_for_vddc_level	,	F_88
FORCE_STARTING_PWM_HIGHTIME	,	V_106
INVERT_PWM_WAVEFORM	,	V_107
rs780_voltage_scaling_init	,	F_56
uvd_ps	,	V_220
ulBootUpUMAClock	,	V_293
R600_DISPLAY_WATERMARK_HIGH	,	V_62
vddc	,	V_187
ucNumberOfCyclesInPeriod	,	V_272
FB_DIV_TIMER_VAL_MASK	,	V_148
r600_gfx_clockgating_enable	,	F_95
rs780_get_pm_mode_parameters	,	F_3
R600_PM_NUMBER_OF_TC	,	V_44
fbdiv	,	V_69
to_radeon_crtc	,	F_4
RS780_DEFAULT_VCLK_FREQ	,	V_216
ulFlags	,	V_236
R600_VDDC3DOORSU_DFLT	,	V_51
rs780_set_engine_clock_tdc	,	F_76
ucStateEntrySize	,	V_260
rs780_dpm_set_power_state	,	F_99
fv_throt_pwm_range	,	V_82
FVTHROT_TARGET_REG	,	V_162
DATA	,	V_242
usClassification2	,	V_212
usK8MemoryClock	,	V_285
RS780_FVTHROTDTC1_DFLT	,	V_140
FVTHROT_PWM_CTRL_REG0	,	V_102
"power level 0    sclk: %u vddc_index: %d\n"	,	L_6
FVTHROT_PWM_CTRL_REG1	,	V_108
rs780_dpm_disable	,	F_98
"uvd    vclk: %d dclk: %d\n"	,	L_5
R600_CTXCGTT3DRPHC_DFLT	,	V_54
RS780D_FVTHROTPWMFBDIVRANGEREG2_DFLT	,	V_87
rs780_dpm_print_power_state	,	F_116
htotal	,	V_26
ucNumStates	,	V_250
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_219
FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1	,	V_65
STARTING_FEEDBACK_DIV_MASK	,	V_74
MIN_FEEDBACK_DIV_MASK	,	V_183
R600_VDDC3DOORSDC_DFLT	,	V_53
r600_enable_spll_bypass	,	F_47
sclk_high	,	V_181
ucClockInfoSize	,	V_267
data_offset	,	V_244
r600_voltage_control_enable_pins	,	F_15
RS780_VDDC_LEVEL_LOW	,	V_188
voltage_control	,	V_194
SPLL_SW_HILEN_MASK	,	V_304
RS780_FVTHROTPWMDSREG0_DFLT	,	V_114
radeon_set_uvd_clocks	,	F_91
sclk	,	V_223
crtc_id	,	V_20
r600_engine_clock_entry_set_step_time	,	F_11
