// Seed: 2838107097
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout reg id_7;
  input wire id_6;
  output wire id_5;
  inout reg id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_6,
      id_1
  );
  inout wire id_1;
  assign id_4 = id_4;
  assign id_4 = id_6;
  assign id_4 = id_1;
  always @(-1 or negedge 1 ^ id_1) begin : LABEL_0
    id_4 <= id_6;
    id_7 <= -1;
  end
endmodule
