# verilog
Digital designs

#Directory structure
|--> components
    #contains component IPs for the design
|--> project_<name>
    #project for a verilog design
    |--> rtl
       #contains design files
    |--> tb
       #contains testbench files
    |--> out
       #contains waves, logs etc. 
    |--> doc
       #contains all the documentation.
