
N64_controller_iter_4_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000b808  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000bc78  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000520  20000008  6000bc80  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000298  20000528  6000c1a0  00018528  2**2
                  ALLOC
  5 .comment      00000204  00000000  00000000  00018528  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000360  00000000  00000000  0001872c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000ffa  00000000  00000000  00018a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000baf6  00000000  00000000  00019a86  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001882  00000000  00000000  0002557c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003ba5  00000000  00000000  00026dfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001f44  00000000  00000000  0002a9a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003360  00000000  00000000  0002c8e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00004611  00000000  00000000  0002fc48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0004e49b  00000000  00000000  00034259  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000826f4  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000002a8  00000000  00000000  00082719  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:


// Return the size of the display (per current rotation)
int16_t width(struct Print* print)  {
    return print->widthe;
}
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
	MSS_SPI_clear_slave_select( &g_mss_spi1, slave );
}

uint8_t spiRead() {
	return g_rx_frame;
}
   8:	00000309 	.word	0x00000309
    writeCommand(i ? ILI9341_INVON : ILI9341_INVOFF);
}

void scrollTo(uint16_t y) {
    writeCommand(ILI9341_VSCRSADD);
    spiWrite((y>>8) & 0x0011);
   c:	0000030b 	.word	0x0000030b

void drawLine(struct Print * print, int16_t x0, int16_t y0, int16_t x1, int16_t y1,
        uint16_t color) {
    // Update in subclasses if desired!
    if(x0 == x1){
        if(y0 > y1) _swap_int16_t(y0, y1);
  10:	0000030d 	.word	0x0000030d


// Pass 8-bit (each) R,G,B, get back 16-bit packed color
uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
    return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
}
  14:	0000030f 	.word	0x0000030f

void SPI_WRITE_PIXELS(uint8_t*colors, uint8_t len) {
	uint32_t i;
	for( i=0; i<(len * 2); i+=2){
		spiWrite(((uint8_t*)((uint8_t*)colors))[i+1]);
		spiWrite(((uint8_t*)((uint8_t*)colors))[i]);
  18:	00000311 	.word	0x00000311
	...
        writePixelCoordinates(print, x0 - y, y0 - x, color);
    }

}

void drawCircleHelper(struct Print * print, int16_t x0, int16_t y0,
  2c:	00000313 	.word	0x00000313
void drawRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {

    writeFastHLine(print, x, y, w, color);
    writeFastHLine(print, x, y+h-1, w, color);
    writeFastVLine(print, x, y, h, color);
  30:	00000315 	.word	0x00000315

    int16_t x2, y2; // Lower-right coord
    if(( x             >= print->widthe ) ||      // Off-edge right
       ( y             >= print->heighte) ||      // " top
       ((x2 = (x+w-1)) <  0      ) ||      // " left
       ((y2 = (y+h-1)) <  0)     ) return; // " bottom
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
// by Marc MERLIN. See examples/pictureEmbed to use this.
void drawBitmap(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
  const uint16_t *pcolors) {

    int16_t x2, y2; // Lower-right coord
    if(( x             >= print->widthe ) ||      // Off-edge right
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
       ((x2 = (x+w-1)) <  0      ) ||      // " left
       ((y2 = (y+h-1)) <  0)     ) return; // " bottom

    int16_t bx1=0, by1=0, // Clipped top-left within bitmap
            saveW=w;      // Save original bitmap widthe value
    if(x < 0) { // Clip left
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
        w  +=  x;
        bx1 = -x;
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
        x   =  0;
    }
    if(y < 0) { // Clip top
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
        h  +=  y;
  64:	0000032d 	.word	0x0000032d
        by1 = -y;
  68:	0000238d 	.word	0x0000238d
  6c:	000023bd 	.word	0x000023bd
        y   =  0;
    }
    if(x2 >= print->widthe ) w = print->widthe  - x; // Clip right
  70:	000035cd 	.word	0x000035cd
  74:	000035fd 	.word	0x000035fd
  78:	00003f75 	.word	0x00003f75
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
    if(y2 >= print->heighte) h = print->heighte - y; // Clip bottom
  84:	00003fa5 	.word	0x00003fa5
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341

    pcolors += by1 * saveW + bx1; // Offset bitmap ptr to clipped top-left
    setAddrWindow(x, y, w, h); // Clipped area
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
        y   =  0;
    }
    if(x2 >= print->widthe ) w = print->widthe  - x; // Clip right
    if(y2 >= print->heighte) h = print->heighte - y; // Clip bottom

    pcolors += by1 * saveW + bx1; // Offset bitmap ptr to clipped top-left
  a0:	0000034b 	.word	0x0000034b
	...
    setAddrWindow(x, y, w, h); // Clipped area
    while(h--) { // For each (clipped) scanline...
      writePixels((uint16_t*)pcolors, w); // Push one (clipped) row
  bc:	0000034d 	.word	0x0000034d
      pcolors += saveW; // Advance pointer by one full (unclipped) line
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
    if(x2 >= print->widthe ) w = print->widthe  - x; // Clip right
    if(y2 >= print->heighte) h = print->heighte - y; // Clip bottom

    pcolors += by1 * saveW + bx1; // Offset bitmap ptr to clipped top-left
    setAddrWindow(x, y, w, h); // Clipped area
    while(h--) { // For each (clipped) scanline...
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
        ystep = 1;
    } else {
        ystep = -1;
    }

    for (; x0<=x1; x0++) {
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
        	writePixelCoordinates(print, x0 + x, y0 + y, color);
        	writePixelCoordinates(print, x0 + y, y0 + x, color);
        }
        if (cornername & 0x2) {
        	writePixelCoordinates(print, x0 + x, y0 - y, color);
        	writePixelCoordinates(print, x0 + y, y0 - x, color);
  d8:	0000035b 	.word	0x0000035b
    writeFastVLine(print, x    , y+r  , h-2*r, color); // Left
    writeFastVLine(print, x+w-1, y+r  , h-2*r, color); // Right
    // draw four corners
    drawCircleHelper(print, x+r    , y+r    , r, 1, color);
    drawCircleHelper(print, x+w-r-1, y+r    , r, 2, color);
    drawCircleHelper(print, x+w-r-1, y+h-r-1, r, 4, color);
  dc:	0000035d 	.word	0x0000035d
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
        ddF_x += 2;
        f += ddF_x;

        writePixelCoordinates(print,x0 + x, y0 + y, color);
        writePixelCoordinates(print,x0 - x, y0 + y, color);
        writePixelCoordinates(print,x0 + x, y0 - y, color);
  e8:	00000363 	.word	0x00000363
        }
        if (cornername & 0x2) {
        	writePixelCoordinates(print, x0 + x, y0 - y, color);
        	writePixelCoordinates(print, x0 + y, y0 - x, color);
        }
        if (cornername & 0x8) {
  ec:	00000365 	.word	0x00000365
        	writePixelCoordinates(print, x0 - y, y0 + x, color);
  f0:	00000367 	.word	0x00000367
        writePixelCoordinates(print, x0 - y, y0 - x, color);
    }

}

void drawCircleHelper(struct Print * print, int16_t x0, int16_t y0,
  f4:	00000369 	.word	0x00000369
        if (cornername & 0x2) {
        	writePixelCoordinates(print, x0 + x, y0 - y, color);
        	writePixelCoordinates(print, x0 + y, y0 - x, color);
        }
        if (cornername & 0x8) {
        	writePixelCoordinates(print, x0 - y, y0 + x, color);
  f8:	0000036b 	.word	0x0000036b
        f += ddF_x;

        writePixelCoordinates(print,x0 + x, y0 + y, color);
        writePixelCoordinates(print,x0 - x, y0 + y, color);
        writePixelCoordinates(print,x0 + x, y0 - y, color);
        writePixelCoordinates(print, x0 - x, y0 - y, color);
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
        writePixelCoordinates(print,x0 + y, y0 + x, color);
 108:	00000373 	.word	0x00000373
        	writePixelCoordinates(print, x0 + x, y0 - y, color);
        	writePixelCoordinates(print, x0 + y, y0 - x, color);
        }
        if (cornername & 0x8) {
        	writePixelCoordinates(print, x0 - y, y0 + x, color);
        	writePixelCoordinates(print, x0 - x, y0 + y, color);
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
        writePixelCoordinates(print,x0 + x, y0 + y, color);
        writePixelCoordinates(print,x0 - x, y0 + y, color);
        writePixelCoordinates(print,x0 + x, y0 - y, color);
        writePixelCoordinates(print, x0 - x, y0 - y, color);
        writePixelCoordinates(print,x0 + y, y0 + x, color);
        writePixelCoordinates(print,x0 - y, y0 + x, color);
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
        }
        if (cornername & 0x8) {
        	writePixelCoordinates(print, x0 - y, y0 + x, color);
        	writePixelCoordinates(print, x0 - x, y0 + y, color);
        }
        if (cornername & 0x1) {
 128:	00000383 	.word	0x00000383
        	writePixelCoordinates(print, x0 - y, y0 - x, color);
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
        writePixelCoordinates(print,x0 - x, y0 + y, color);
        writePixelCoordinates(print,x0 + x, y0 - y, color);
        writePixelCoordinates(print, x0 - x, y0 - y, color);
        writePixelCoordinates(print,x0 + y, y0 + x, color);
        writePixelCoordinates(print,x0 - y, y0 + x, color);
        writePixelCoordinates(print,x0 + y, y0 - x, color);
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
        	writePixelCoordinates(print, x0 - y, y0 + x, color);
        	writePixelCoordinates(print, x0 - x, y0 + y, color);
        }
        if (cornername & 0x1) {
        	writePixelCoordinates(print, x0 - y, y0 - x, color);
        	writePixelCoordinates(print, x0 - x, y0 - y, color);
 140:	0000038f 	.word	0x0000038f
        writePixelCoordinates(print,x0 + x, y0 - y, color);
        writePixelCoordinates(print, x0 - x, y0 - y, color);
        writePixelCoordinates(print,x0 + y, y0 + x, color);
        writePixelCoordinates(print,x0 - y, y0 + x, color);
        writePixelCoordinates(print,x0 + y, y0 - x, color);
        writePixelCoordinates(print, x0 - y, y0 - x, color);
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
    writePixelCoordinates(print,x0  , y0+r, color);
    writePixelCoordinates(print,x0  , y0-r, color);
    writePixelCoordinates(print, x0+r, y0  , color);
    writePixelCoordinates(print, x0-r, y0  , color);

    while (x<y) {
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
            ddF_y += 2;
            f += ddF_y;
        }
        x++;
        ddF_x += 2;
        f += ddF_x;
 15c:	0000039d 	.word	0x0000039d
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
            ddF_y += 2;
            f     += ddF_y;
        }
        x++;
        ddF_x += 2;
        f     += ddF_x;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
        writePixelCoordinates(print,x0 - y, y0 + x, color);
        writePixelCoordinates(print,x0 + y, y0 - x, color);
        writePixelCoordinates(print, x0 - y, y0 - x, color);
    }

}
 170:	000003a7 	.word	0x000003a7
        if (cornername & 0x1) {
        	writePixelCoordinates(print, x0 - y, y0 - x, color);
        	writePixelCoordinates(print, x0 - x, y0 - y, color);
        }
    }
}
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	000003fb 	.word	0x000003fb
 21c:	000003fd 	.word	0x000003fd
 220:	000003ff 	.word	0x000003ff
 224:	00000401 	.word	0x00000401
 228:	00000403 	.word	0x00000403
 22c:	00000405 	.word	0x00000405
 230:	00000407 	.word	0x00000407
 234:	00000409 	.word	0x00000409
 238:	0000040b 	.word	0x0000040b
 23c:	0000040d 	.word	0x0000040d
 240:	0000040f 	.word	0x0000040f
 244:	00000411 	.word	0x00000411
 248:	00000413 	.word	0x00000413
 24c:	00000415 	.word	0x00000415
 250:	00000417 	.word	0x00000417
 254:	00000419 	.word	0x00000419
 258:	0000041b 	.word	0x0000041b
 25c:	0000041d 	.word	0x0000041d
 260:	0000041f 	.word	0x0000041f
 264:	00000421 	.word	0x00000421
 268:	00000423 	.word	0x00000423
 26c:	00000425 	.word	0x00000425
 270:	00000427 	.word	0x00000427
 274:	00000429 	.word	0x00000429
 278:	0000042b 	.word	0x0000042b
 27c:	0000042d 	.word	0x0000042d
 280:	0000042f 	.word	0x0000042f
 284:	00000431 	.word	0x00000431
 288:	00000433 	.word	0x00000433
 28c:	00000435 	.word	0x00000435
 290:	00000437 	.word	0x00000437
 294:	00000439 	.word	0x00000439

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_PPE_Flag31_IRQHandler+0x4>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_PPE_Flag31_IRQHandler+0x8>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_PPE_Flag31_IRQHandler+0xc>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_PPE_Flag31_IRQHandler+0x10>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_PPE_Flag31_IRQHandler+0x14>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_PPE_Flag31_IRQHandler+0x18>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_PPE_Flag31_IRQHandler+0x20>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_PPE_Flag31_IRQHandler+0x24>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_PPE_Flag31_IRQHandler+0x28>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_PPE_Flag31_IRQHandler+0x30>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_PPE_Flag31_IRQHandler+0x34>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>
 336:	e7fe      	b.n	336 <DMA_IRQHandler+0xa>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>

000003fa <ACE_PPE_Flag0_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <ACE_PPE_Flag0_IRQHandler>

000003fc <ACE_PPE_Flag1_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <ACE_PPE_Flag1_IRQHandler>

000003fe <ACE_PPE_Flag2_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <ACE_PPE_Flag2_IRQHandler>

00000400 <ACE_PPE_Flag3_IRQHandler>:
 400:	e7fe      	b.n	400 <ACE_PPE_Flag3_IRQHandler>

00000402 <ACE_PPE_Flag4_IRQHandler>:
 402:	e7fe      	b.n	402 <ACE_PPE_Flag4_IRQHandler>

00000404 <ACE_PPE_Flag5_IRQHandler>:
 404:	e7fe      	b.n	404 <ACE_PPE_Flag5_IRQHandler>

00000406 <ACE_PPE_Flag6_IRQHandler>:
 406:	e7fe      	b.n	406 <ACE_PPE_Flag6_IRQHandler>

00000408 <ACE_PPE_Flag7_IRQHandler>:
 408:	e7fe      	b.n	408 <ACE_PPE_Flag7_IRQHandler>

0000040a <ACE_PPE_Flag8_IRQHandler>:
 40a:	e7fe      	b.n	40a <ACE_PPE_Flag8_IRQHandler>

0000040c <ACE_PPE_Flag9_IRQHandler>:
 40c:	e7fe      	b.n	40c <ACE_PPE_Flag9_IRQHandler>

0000040e <ACE_PPE_Flag10_IRQHandler>:
 40e:	e7fe      	b.n	40e <ACE_PPE_Flag10_IRQHandler>

00000410 <ACE_PPE_Flag11_IRQHandler>:
 410:	e7fe      	b.n	410 <ACE_PPE_Flag11_IRQHandler>

00000412 <ACE_PPE_Flag12_IRQHandler>:
 412:	e7fe      	b.n	412 <ACE_PPE_Flag12_IRQHandler>

00000414 <ACE_PPE_Flag13_IRQHandler>:
 414:	e7fe      	b.n	414 <ACE_PPE_Flag13_IRQHandler>

00000416 <ACE_PPE_Flag14_IRQHandler>:
 416:	e7fe      	b.n	416 <ACE_PPE_Flag14_IRQHandler>

00000418 <ACE_PPE_Flag15_IRQHandler>:
 418:	e7fe      	b.n	418 <ACE_PPE_Flag15_IRQHandler>

0000041a <ACE_PPE_Flag16_IRQHandler>:
 41a:	e7fe      	b.n	41a <ACE_PPE_Flag16_IRQHandler>

0000041c <ACE_PPE_Flag17_IRQHandler>:
 41c:	e7fe      	b.n	41c <ACE_PPE_Flag17_IRQHandler>

0000041e <ACE_PPE_Flag18_IRQHandler>:
 41e:	e7fe      	b.n	41e <ACE_PPE_Flag18_IRQHandler>

00000420 <ACE_PPE_Flag19_IRQHandler>:
 420:	e7fe      	b.n	420 <ACE_PPE_Flag19_IRQHandler>

00000422 <ACE_PPE_Flag20_IRQHandler>:
 422:	e7fe      	b.n	422 <ACE_PPE_Flag20_IRQHandler>

00000424 <ACE_PPE_Flag21_IRQHandler>:
 424:	e7fe      	b.n	424 <ACE_PPE_Flag21_IRQHandler>

00000426 <ACE_PPE_Flag22_IRQHandler>:
 426:	e7fe      	b.n	426 <ACE_PPE_Flag22_IRQHandler>

00000428 <ACE_PPE_Flag23_IRQHandler>:
 428:	e7fe      	b.n	428 <ACE_PPE_Flag23_IRQHandler>

0000042a <ACE_PPE_Flag24_IRQHandler>:
 42a:	e7fe      	b.n	42a <ACE_PPE_Flag24_IRQHandler>

0000042c <ACE_PPE_Flag25_IRQHandler>:
 42c:	e7fe      	b.n	42c <ACE_PPE_Flag25_IRQHandler>

0000042e <ACE_PPE_Flag26_IRQHandler>:
 42e:	e7fe      	b.n	42e <ACE_PPE_Flag26_IRQHandler>

00000430 <ACE_PPE_Flag27_IRQHandler>:
 430:	e7fe      	b.n	430 <ACE_PPE_Flag27_IRQHandler>

00000432 <ACE_PPE_Flag28_IRQHandler>:
 432:	e7fe      	b.n	432 <ACE_PPE_Flag28_IRQHandler>

00000434 <ACE_PPE_Flag29_IRQHandler>:
 434:	e7fe      	b.n	434 <ACE_PPE_Flag29_IRQHandler>

00000436 <ACE_PPE_Flag30_IRQHandler>:
 436:	e7fe      	b.n	436 <ACE_PPE_Flag30_IRQHandler>

00000438 <ACE_PPE_Flag31_IRQHandler>:
 438:	e7fe      	b.n	438 <ACE_PPE_Flag31_IRQHandler>
 43a:	0000      	.short	0x0000
 43c:	00004755 	.word	0x00004755
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000bc80 	.word	0x6000bc80
 454:	20000008 	.word	0x20000008
 458:	20000528 	.word	0x20000528
 45c:	00000000 	.word	0x00000000
 460:	20000528 	.word	0x20000528
 464:	200007c0 	.word	0x200007c0
 468:	000057c5 	.word	0x000057c5
 46c:	00001ae1 	.word	0x00001ae1

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5328 	movw	r3, #1320	; 0x528
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <writeRegister8>:
	  //  Serial.print(": 0x"); Serial.println(x, HEX);

	  return x;
}

void writeRegister8(uint8_t reg, uint8_t val) {
     4a0:	b530      	push	{r4, r5, lr}
     4a2:	b085      	sub	sp, #20
     4a4:	f88d 000f 	strb.w	r0, [sp, #15]
     4a8:	f88d 100e 	strb.w	r1, [sp, #14]
	//    Wire.beginTransmission(FT6206_ADDR);
	//    Wire.write((byte)reg);
	//    Wire.write((byte)val);
	//    Wire.endTransmission();

		MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
     4ac:	f240 7448 	movw	r4, #1864	; 0x748
     4b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
     4b4:	4620      	mov	r0, r4
     4b6:	f04f 0138 	mov.w	r1, #56	; 0x38
     4ba:	f04f 0200 	mov.w	r2, #0
     4be:	f003 ff7b 	bl	43b8 <MSS_I2C_init>

		MSS_I2C_write
     4c2:	f04f 0500 	mov.w	r5, #0
     4c6:	9500      	str	r5, [sp, #0]
     4c8:	4620      	mov	r0, r4
     4ca:	f04f 0138 	mov.w	r1, #56	; 0x38
     4ce:	f10d 020f 	add.w	r2, sp, #15
     4d2:	f04f 0301 	mov.w	r3, #1
     4d6:	f003 ff01 	bl	42dc <MSS_I2C_write>
					FT6206_ADDR, //target address
					&reg,
					sizeof(reg),
					MSS_I2C_RELEASE_BUS
				);
		MSS_I2C_wait_complete(&g_mss_i2c1, 1);
     4da:	4620      	mov	r0, r4
     4dc:	f04f 0101 	mov.w	r1, #1
     4e0:	f003 f932 	bl	3748 <MSS_I2C_wait_complete>

		MSS_I2C_write
     4e4:	9500      	str	r5, [sp, #0]
     4e6:	4620      	mov	r0, r4
     4e8:	f04f 0138 	mov.w	r1, #56	; 0x38
     4ec:	f10d 020e 	add.w	r2, sp, #14
     4f0:	f04f 0301 	mov.w	r3, #1
     4f4:	f003 fef2 	bl	42dc <MSS_I2C_write>
						FT6206_ADDR, //target address
						&val,
						sizeof(val),
						MSS_I2C_RELEASE_BUS
					);
			MSS_I2C_wait_complete(&g_mss_i2c1, 1);
     4f8:	4620      	mov	r0, r4
     4fa:	f04f 0101 	mov.w	r1, #1
     4fe:	f003 f923 	bl	3748 <MSS_I2C_wait_complete>
}
     502:	b005      	add	sp, #20
     504:	bd30      	pop	{r4, r5, pc}
     506:	bf00      	nop

00000508 <ts_begin>:
/**************************************************************************/
/*!
    @brief  Setups the HW
*/
/**************************************************************************/
bool ts_begin(struct Adafruit_FT6206 * ts, uint8_t thresh) {
     508:	b508      	push	{r3, lr}
	  //Wire.begin();
		//dont init i2c here because we must call init each time a different address is used!

	  // change threshhold to be higher/lower
	   writeRegister8(FT6206_REG_THRESHHOLD, thresh);
     50a:	f04f 0080 	mov.w	r0, #128	; 0x80
     50e:	f7ff ffc7 	bl	4a0 <writeRegister8>
  return true;
}
     512:	f04f 0001 	mov.w	r0, #1
     516:	bd08      	pop	{r3, pc}

00000518 <readRegister8>:
  pt_to_return->z = z;
  return pt_to_return;
}


uint8_t readRegister8(uint8_t reg) {
     518:	b570      	push	{r4, r5, r6, lr}
     51a:	b088      	sub	sp, #32
     51c:	ad08      	add	r5, sp, #32
     51e:	f805 0d09 	strb.w	r0, [r5, #-9]!
	//    Wire.beginTransmission(FT6206_ADDR);
	//    Wire.requestFrom((byte)FT6206_ADDR, (byte)1);
	//    x = Wire.read();
	//    Wire.endTransmission();

	  MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
     522:	f240 7448 	movw	r4, #1864	; 0x748
     526:	f2c2 0400 	movt	r4, #8192	; 0x2000
     52a:	4620      	mov	r0, r4
     52c:	f04f 0138 	mov.w	r1, #56	; 0x38
     530:	f04f 0200 	mov.w	r2, #0
     534:	f003 ff40 	bl	43b8 <MSS_I2C_init>
	  MSS_I2C_write_read(    &g_mss_i2c1, FT6206_ADDR, &reg,
     538:	f10d 031f 	add.w	r3, sp, #31
     53c:	9300      	str	r3, [sp, #0]
     53e:	f04f 0601 	mov.w	r6, #1
     542:	9601      	str	r6, [sp, #4]
     544:	f04f 0300 	mov.w	r3, #0
     548:	9302      	str	r3, [sp, #8]
     54a:	4620      	mov	r0, r4
     54c:	f04f 0138 	mov.w	r1, #56	; 0x38
     550:	462a      	mov	r2, r5
     552:	4633      	mov	r3, r6
     554:	f003 fdc6 	bl	40e4 <MSS_I2C_write_read>
              sizeof(reg), &x, sizeof(x),
              MSS_I2C_RELEASE_BUS);
	  MSS_I2C_wait_complete(&g_mss_i2c1, 1);
     558:	4620      	mov	r0, r4
     55a:	4631      	mov	r1, r6
     55c:	f003 f8f4 	bl	3748 <MSS_I2C_wait_complete>

	  //  Serial.print("$"); Serial.print(reg, HEX);
	  //  Serial.print(": 0x"); Serial.println(x, HEX);

	  return x;
}
     560:	f89d 001f 	ldrb.w	r0, [sp, #31]
     564:	b008      	add	sp, #32
     566:	bd70      	pop	{r4, r5, r6, pc}

00000568 <touched>:
	  // change threshhold to be higher/lower
	   writeRegister8(FT6206_REG_THRESHHOLD, thresh);
  return true;
}

bool touched(struct Adafruit_FT6206 * ts) {
     568:	b508      	push	{r3, lr}

  uint8_t n = readRegister8(FT6206_REG_NUMTOUCHES);
     56a:	f04f 0002 	mov.w	r0, #2
     56e:	f7ff ffd3 	bl	518 <readRegister8>
     572:	f100 30ff 	add.w	r0, r0, #4294967295
     576:	b2c0      	uxtb	r0, r0
  if ((n == 1) || (n == 2)) return true;
  return false;
}
     578:	2801      	cmp	r0, #1
     57a:	bf8c      	ite	hi
     57c:	2000      	movhi	r0, #0
     57e:	2001      	movls	r0, #1
     580:	bd08      	pop	{r3, pc}
     582:	bf00      	nop

00000584 <readData>:

/*****************************/

void readData(struct Adafruit_FT6206 * ts, uint16_t *x, uint16_t *y) {
     584:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
     588:	b08b      	sub	sp, #44	; 0x2c
     58a:	4605      	mov	r5, r0
     58c:	4688      	mov	r8, r1
     58e:	4692      	mov	sl, r2
	//  for (uint8_t i=0; i<16; i++)
	//    i2cdat[i] = Wire.read();
	//  Wire.endTransmission();
	//
	//
	  uint8_t zero =0;
     590:	f04f 0600 	mov.w	r6, #0
     594:	af0a      	add	r7, sp, #40	; 0x28
     596:	f807 6d11 	strb.w	r6, [r7, #-17]!
	  MSS_I2C_init(&g_mss_i2c1, FT6206_ADDR, MSS_I2C_PCLK_DIV_256 );
     59a:	f240 7448 	movw	r4, #1864	; 0x748
     59e:	f2c2 0400 	movt	r4, #8192	; 0x2000
     5a2:	4620      	mov	r0, r4
     5a4:	f04f 0138 	mov.w	r1, #56	; 0x38
     5a8:	4632      	mov	r2, r6
     5aa:	f003 ff05 	bl	43b8 <MSS_I2C_init>
	  MSS_I2C_write_read( &g_mss_i2c1, FT6206_ADDR,&zero ,
     5ae:	ab06      	add	r3, sp, #24
     5b0:	9300      	str	r3, [sp, #0]
     5b2:	f04f 0310 	mov.w	r3, #16
     5b6:	9301      	str	r3, [sp, #4]
     5b8:	9602      	str	r6, [sp, #8]
     5ba:	4620      	mov	r0, r4
     5bc:	f04f 0138 	mov.w	r1, #56	; 0x38
     5c0:	463a      	mov	r2, r7
     5c2:	f04f 0301 	mov.w	r3, #1
     5c6:	f003 fd8d 	bl	40e4 <MSS_I2C_write_read>
	                              sizeof(uint8_t), i2cdat, sizeof(i2cdat),
	                              MSS_I2C_RELEASE_BUS );
	  MSS_I2C_wait_complete(&g_mss_i2c1, 1);
     5ca:	4620      	mov	r0, r4
     5cc:	f04f 0101 	mov.w	r1, #1
     5d0:	f003 f8ba 	bl	3748 <MSS_I2C_wait_complete>
	  ts->touches = i2cdat[0x02];
     5d4:	f89d 301a 	ldrb.w	r3, [sp, #26]
     5d8:	702b      	strb	r3, [r5, #0]

	  //Serial.println(touches);
	  if (ts->touches > 2) {
     5da:	2b02      	cmp	r3, #2
		  ts->touches = 0;
     5dc:	bf81      	itttt	hi
     5de:	4633      	movhi	r3, r6
     5e0:	702b      	strbhi	r3, [r5, #0]
	    *x = *y = 0;
     5e2:	f8aa 3000 	strhhi.w	r3, [sl]
     5e6:	f8a8 3000 	strhhi.w	r3, [r8]
	  }
	  if (ts->touches == 0) {
     5ea:	782b      	ldrb	r3, [r5, #0]
     5ec:	b923      	cbnz	r3, 5f8 <readData+0x74>
	    *x = *y = 0;
     5ee:	f8aa 3000 	strh.w	r3, [sl]
     5f2:	f8a8 3000 	strh.w	r3, [r8]
	    return;
     5f6:	e027      	b.n	648 <readData+0xc4>
     5f8:	ab06      	add	r3, sp, #24
     5fa:	462a      	mov	r2, r5
  return false;
}

/*****************************/

void readData(struct Adafruit_FT6206 * ts, uint16_t *x, uint16_t *y) {
     5fc:	f103 0c0c 	add.w	ip, r3, #12
	  }

	  uint8_t i;
	    for ( i=0; i<2; i++) {
	      ts->touchX[i] = i2cdat[0x03 + i*6] & 0x0F;
	      ts->touchX[i] <<= 8;
     600:	78d9      	ldrb	r1, [r3, #3]
     602:	ea4f 2101 	mov.w	r1, r1, lsl #8
     606:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
     60a:	8051      	strh	r1, [r2, #2]
	      ts->touchX[i] |= i2cdat[0x04 + i*6];
     60c:	7918      	ldrb	r0, [r3, #4]
     60e:	ea41 0100 	orr.w	r1, r1, r0
     612:	8051      	strh	r1, [r2, #2]
	      ts->touchY[i] = i2cdat[0x05 + i*6] & 0x0F;
	      ts->touchY[i] <<= 8;
     614:	7959      	ldrb	r1, [r3, #5]
     616:	ea4f 2101 	mov.w	r1, r1, lsl #8
     61a:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
     61e:	80d1      	strh	r1, [r2, #6]
	      ts->touchY[i] |= i2cdat[0x06 + i*6];
     620:	7998      	ldrb	r0, [r3, #6]
     622:	ea41 0100 	orr.w	r1, r1, r0
     626:	80d1      	strh	r1, [r2, #6]
	      ts->touchID[i] = i2cdat[0x05 + i*6] >> 4;
     628:	7959      	ldrb	r1, [r3, #5]
     62a:	ea4f 1111 	mov.w	r1, r1, lsr #4
     62e:	8151      	strh	r1, [r2, #10]
     630:	f103 0306 	add.w	r3, r3, #6
     634:	f102 0202 	add.w	r2, r2, #2
	    *x = *y = 0;
	    return;
	  }

	  uint8_t i;
	    for ( i=0; i<2; i++) {
     638:	4563      	cmp	r3, ip
     63a:	d1e1      	bne.n	600 <readData+0x7c>
	      Serial.print(", "); Serial.print(touchY[i]);
	      Serial.print (") ");
	    }
	    Serial.println();
	    */
	    *x = ts->touchX[0]; *y = ts->touchY[0];
     63c:	886b      	ldrh	r3, [r5, #2]
     63e:	f8a8 3000 	strh.w	r3, [r8]
     642:	88ed      	ldrh	r5, [r5, #6]
     644:	f8aa 5000 	strh.w	r5, [sl]
}
     648:	b00b      	add	sp, #44	; 0x2c
     64a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
     64e:	bf00      	nop

00000650 <getPoint>:

struct TS_Point* getPoint(struct Adafruit_FT6206 * ts) {
     650:	b500      	push	{lr}
     652:	b083      	sub	sp, #12
  uint16_t x, y;
  uint8_t z = 1;
  readData(ts, &x, &y);
     654:	f10d 0106 	add.w	r1, sp, #6
     658:	aa01      	add	r2, sp, #4
     65a:	f7ff ff93 	bl	584 <readData>
  struct TS_Point * pt_to_return;
  pt_to_return = (struct TS_Point *) malloc(sizeof(struct TS_Point));
     65e:	f04f 0006 	mov.w	r0, #6
     662:	f005 f8df 	bl	5824 <malloc>
  pt_to_return->x = x;
     666:	f8bd 2006 	ldrh.w	r2, [sp, #6]
     66a:	8002      	strh	r2, [r0, #0]
  pt_to_return->y = y;
     66c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
     670:	8042      	strh	r2, [r0, #2]
  pt_to_return->z = z;
     672:	f04f 0201 	mov.w	r2, #1
     676:	8082      	strh	r2, [r0, #4]
  return pt_to_return;
}
     678:	b003      	add	sp, #12
     67a:	bd00      	pop	{pc}

0000067c <height>:
    return print->widthe;
}

int16_t height(struct Print* print)  {
    return print->heighte;
}
     67c:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
     680:	4770      	bx	lr
     682:	bf00      	nop

00000684 <drawChar>:
}


// Draw a character
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
        uint16_t color, uint16_t bg, uint8_t size) {
     684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     688:	b08d      	sub	sp, #52	; 0x34
     68a:	4683      	mov	fp, r0
     68c:	f8bd 9058 	ldrh.w	r9, [sp, #88]	; 0x58
     690:	f8bd 005c 	ldrh.w	r0, [sp, #92]	; 0x5c
     694:	9003      	str	r0, [sp, #12]
     696:	f89d 5060 	ldrb.w	r5, [sp, #96]	; 0x60
     69a:	9502      	str	r5, [sp, #8]
	int8_t j, i;
//    if(!print->gfxFont) { // 'Classic' built-in font

        if((x >= print->widthe)            || // Clip right
     69c:	f9bb 0004 	ldrsh.w	r0, [fp, #4]
     6a0:	4288      	cmp	r0, r1
     6a2:	f340 809e 	ble.w	7e2 <drawChar+0x15e>
                (y >= print->heighte)           || // Clip bottom
     6a6:	f9bb 0006 	ldrsh.w	r0, [fp, #6]
     6aa:	4290      	cmp	r0, r2
     6ac:	f340 8099 	ble.w	7e2 <drawChar+0x15e>
                ((x + 6 * size - 1) < 0) || // Clip left
     6b0:	462c      	mov	r4, r5
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
        uint16_t color, uint16_t bg, uint8_t size) {
	int8_t j, i;
//    if(!print->gfxFont) { // 'Classic' built-in font

        if((x >= print->widthe)            || // Clip right
     6b2:	f101 30ff 	add.w	r0, r1, #4294967295
     6b6:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
     6ba:	eb10 0c4c 	adds.w	ip, r0, ip, lsl #1
     6be:	f100 8090 	bmi.w	7e2 <drawChar+0x15e>
     6c2:	f102 30ff 	add.w	r0, r2, #4294967295
     6c6:	eb10 00c5 	adds.w	r0, r0, r5, lsl #3
     6ca:	f100 808a 	bmi.w	7e2 <drawChar+0x15e>
                (y >= print->heighte)           || // Clip bottom
                ((x + 6 * size - 1) < 0) || // Clip left
                ((y + 8 * size - 1) < 0))   // Clip top
            return;

        if(!print->cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior
     6ce:	f8db 4018 	ldr.w	r4, [fp, #24]
     6d2:	2baf      	cmp	r3, #175	; 0xaf
     6d4:	bf94      	ite	ls
     6d6:	2000      	movls	r0, #0
     6d8:	2001      	movhi	r0, #1
     6da:	2c00      	cmp	r4, #0
     6dc:	bf14      	ite	ne
     6de:	2000      	movne	r0, #0
     6e0:	f000 0001 	andeq.w	r0, r0, #1
     6e4:	b110      	cbz	r0, 6ec <drawChar+0x68>
     6e6:	f103 0301 	add.w	r3, r3, #1
     6ea:	b2db      	uxtb	r3, r3


        for(i=0; i<6; i++ ) {
            uint8_t line;
            if(i < 5) line = pgm_read_byte(font+(c*5)+i);
     6ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     6f0:	f04f 0606 	mov.w	r6, #6
     6f4:	9607      	str	r6, [sp, #28]
     6f6:	f04f 0000 	mov.w	r0, #0
     6fa:	9006      	str	r0, [sp, #24]
     6fc:	f24b 30c8 	movw	r0, #46024	; 0xb3c8
     700:	f2c0 0000 	movt	r0, #0
     704:	4418      	add	r0, r3
     706:	900b      	str	r0, [sp, #44]	; 0x2c
            else      line = 0x0;
            for( j=0; j<8; j++, line >>= 1) {
                if(line & 0x1) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
     708:	f8dd 8008 	ldr.w	r8, [sp, #8]
     70c:	b289      	uxth	r1, r1
     70e:	910a      	str	r1, [sp, #40]	; 0x28
     710:	b292      	uxth	r2, r2
     712:	9209      	str	r2, [sp, #36]	; 0x24

}


// Draw a character
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
     714:	f102 0308 	add.w	r3, r2, #8
     718:	b29c      	uxth	r4, r3
                if(line & 0x1) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
                } else if(bg != color) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, bg);
                    else          writeFillRect(print, x+i*size, y+j*size, size, size, bg);
     71a:	46c2      	mov	sl, r8
     71c:	f8cd b010 	str.w	fp, [sp, #16]
     720:	46a3      	mov	fp, r4
        if(!print->cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior


        for(i=0; i<6; i++ ) {
            uint8_t line;
            if(i < 5) line = pgm_read_byte(font+(c*5)+i);
     722:	9906      	ldr	r1, [sp, #24]
     724:	b20b      	sxth	r3, r1
     726:	2b04      	cmp	r3, #4
     728:	bfcf      	iteee	gt
     72a:	2500      	movgt	r5, #0
     72c:	9a06      	ldrle	r2, [sp, #24]
     72e:	b213      	sxthle	r3, r2
     730:	9e0b      	ldrle	r6, [sp, #44]	; 0x2c
     732:	bfd8      	it	le
     734:	5cf5      	ldrble	r5, [r6, r3]
            else      line = 0x0;
            for( j=0; j<8; j++, line >>= 1) {
                if(line & 0x1) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
     736:	9806      	ldr	r0, [sp, #24]
     738:	b283      	uxth	r3, r0
     73a:	9902      	ldr	r1, [sp, #8]
     73c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
     73e:	fb01 6203 	mla	r2, r1, r3, r6
     742:	9f09      	ldr	r7, [sp, #36]	; 0x24

}


// Draw a character
void drawChar(struct Print * print, int16_t x, int16_t y, unsigned char c,
     744:	463c      	mov	r4, r7
     746:	463e      	mov	r6, r7
                if(line & 0x1) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
                } else if(bg != color) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, bg);
                    else          writeFillRect(print, x+i*size, y+j*size, size, size, bg);
     748:	b212      	sxth	r2, r2
     74a:	9205      	str	r2, [sp, #20]
            for( j=0; j<8; j++, line >>= 1) {
                if(line & 0x1) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
                } else if(bg != color) {
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, bg);
     74c:	980a      	ldr	r0, [sp, #40]	; 0x28
     74e:	4403      	add	r3, r0
     750:	b21b      	sxth	r3, r3
     752:	9308      	str	r3, [sp, #32]
        for(i=0; i<6; i++ ) {
            uint8_t line;
            if(i < 5) line = pgm_read_byte(font+(c*5)+i);
            else      line = 0x0;
            for( j=0; j<8; j++, line >>= 1) {
                if(line & 0x1) {
     754:	f015 0f01 	tst.w	r5, #1
     758:	d014      	beq.n	784 <drawChar+0x100>
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, color);
     75a:	9902      	ldr	r1, [sp, #8]
     75c:	2901      	cmp	r1, #1
     75e:	d106      	bne.n	76e <drawChar+0xea>
     760:	9804      	ldr	r0, [sp, #16]
     762:	9908      	ldr	r1, [sp, #32]
     764:	b222      	sxth	r2, r4
     766:	464b      	mov	r3, r9
     768:	f000 fa20 	bl	bac <writePixelCoordinates>
     76c:	e021      	b.n	7b2 <drawChar+0x12e>
                    else          writeFillRect(print, x+(i*size), y+(j*size), size, size, color);
     76e:	f8cd a000 	str.w	sl, [sp]
     772:	f8cd 9004 	str.w	r9, [sp, #4]
     776:	9804      	ldr	r0, [sp, #16]
     778:	9905      	ldr	r1, [sp, #20]
     77a:	b232      	sxth	r2, r6
     77c:	4653      	mov	r3, sl
     77e:	f000 f9ad 	bl	adc <writeFillRect>
     782:	e016      	b.n	7b2 <drawChar+0x12e>
                } else if(bg != color) {
     784:	9a03      	ldr	r2, [sp, #12]
     786:	454a      	cmp	r2, r9
     788:	d013      	beq.n	7b2 <drawChar+0x12e>
                    if(size == 1) writePixelCoordinates(print, x+i, y+j, bg);
     78a:	9b02      	ldr	r3, [sp, #8]
     78c:	2b01      	cmp	r3, #1
     78e:	d106      	bne.n	79e <drawChar+0x11a>
     790:	9804      	ldr	r0, [sp, #16]
     792:	9908      	ldr	r1, [sp, #32]
     794:	b222      	sxth	r2, r4
     796:	9b03      	ldr	r3, [sp, #12]
     798:	f000 fa08 	bl	bac <writePixelCoordinates>
     79c:	e009      	b.n	7b2 <drawChar+0x12e>
                    else          writeFillRect(print, x+i*size, y+j*size, size, size, bg);
     79e:	f8cd a000 	str.w	sl, [sp]
     7a2:	9803      	ldr	r0, [sp, #12]
     7a4:	9001      	str	r0, [sp, #4]
     7a6:	9804      	ldr	r0, [sp, #16]
     7a8:	9905      	ldr	r1, [sp, #20]
     7aa:	b23a      	sxth	r2, r7
     7ac:	4653      	mov	r3, sl
     7ae:	f000 f995 	bl	adc <writeFillRect>
     7b2:	4446      	add	r6, r8
     7b4:	b2b6      	uxth	r6, r6
     7b6:	f104 0401 	add.w	r4, r4, #1
     7ba:	b2a4      	uxth	r4, r4
     7bc:	4447      	add	r7, r8
     7be:	b2bf      	uxth	r7, r7

        for(i=0; i<6; i++ ) {
            uint8_t line;
            if(i < 5) line = pgm_read_byte(font+(c*5)+i);
            else      line = 0x0;
            for( j=0; j<8; j++, line >>= 1) {
     7c0:	455c      	cmp	r4, fp
     7c2:	d002      	beq.n	7ca <drawChar+0x146>
     7c4:	ea4f 0555 	mov.w	r5, r5, lsr #1
     7c8:	e7c4      	b.n	754 <drawChar+0xd0>
            return;

        if(!print->cp437 && (c >= 176)) c++; // Handle 'classic' charset behavior


        for(i=0; i<6; i++ ) {
     7ca:	9d06      	ldr	r5, [sp, #24]
     7cc:	f105 0301 	add.w	r3, r5, #1
     7d0:	b29b      	uxth	r3, r3
     7d2:	9306      	str	r3, [sp, #24]
     7d4:	9e07      	ldr	r6, [sp, #28]
     7d6:	f106 33ff 	add.w	r3, r6, #4294967295
     7da:	b29b      	uxth	r3, r3
     7dc:	9307      	str	r3, [sp, #28]
     7de:	2b00      	cmp	r3, #0
     7e0:	d19f      	bne.n	722 <drawChar+0x9e>
                }
            }
        }


}
     7e2:	b00d      	add	sp, #52	; 0x34
     7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000007e8 <fillCircleHelper>:

}

// Used to do circles and roundrects
void fillCircleHelper(struct Print * print, int16_t x0, int16_t y0, int16_t r,
        uint8_t cornername, int16_t delta, uint16_t color) {
     7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     7ec:	b08b      	sub	sp, #44	; 0x2c
     7ee:	4683      	mov	fp, r0
     7f0:	4610      	mov	r0, r2
     7f2:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
     7f6:	f9bd c054 	ldrsh.w	ip, [sp, #84]	; 0x54
     7fa:	f8bd a058 	ldrh.w	sl, [sp, #88]	; 0x58
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
     7fe:	1e1f      	subs	r7, r3, #0
     800:	f340 808d 	ble.w	91e <fillCircleHelper+0x136>

// Used to do circles and roundrects
void fillCircleHelper(struct Print * print, int16_t x0, int16_t y0, int16_t r,
        uint8_t cornername, int16_t delta, uint16_t color) {

    int16_t f     = 1 - r;
     804:	b2bf      	uxth	r7, r7
     806:	f1c7 0401 	rsb	r4, r7, #1
     80a:	b2a4      	uxth	r4, r4
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
     80c:	ebc7 38c7 	rsb	r8, r7, r7, lsl #15
     810:	ea4f 0848 	mov.w	r8, r8, lsl #1
     814:	fa1f f888 	uxth.w	r8, r8
     818:	f04f 0603 	mov.w	r6, #3
     81c:	f04f 0500 	mov.w	r5, #0
        }
        x++;
        ddF_x += 2;
        f     += ddF_x;

        if (cornername & 0x1) {
     820:	f002 0301 	and.w	r3, r2, #1
     824:	9305      	str	r3, [sp, #20]
            writeFastVLine(print, x0+x, y0-y, 2*y+1+delta, color);
     826:	b289      	uxth	r1, r1
     828:	9103      	str	r1, [sp, #12]
     82a:	b280      	uxth	r0, r0
     82c:	9004      	str	r0, [sp, #16]
     82e:	fa1f fc8c 	uxth.w	ip, ip
     832:	f8cd c01c 	str.w	ip, [sp, #28]
     836:	f10c 0001 	add.w	r0, ip, #1
     83a:	f8ad 0020 	strh.w	r0, [sp, #32]
            writeFastVLine(print, x0+y, y0-x, 2*x+1+delta, color);
        }
        if (cornername & 0x2) {
     83e:	f002 0202 	and.w	r2, r2, #2
     842:	9206      	str	r2, [sp, #24]
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
        if (f >= 0) {
     844:	f414 4f00 	tst.w	r4, #32768	; 0x8000
     848:	d108      	bne.n	85c <fillCircleHelper+0x74>
            y--;
     84a:	f107 37ff 	add.w	r7, r7, #4294967295
     84e:	b2bf      	uxth	r7, r7
            ddF_y += 2;
     850:	f108 0802 	add.w	r8, r8, #2
     854:	fa1f f888 	uxth.w	r8, r8
            f     += ddF_y;
     858:	4444      	add	r4, r8
     85a:	b2a4      	uxth	r4, r4
        }
        x++;
     85c:	f105 0501 	add.w	r5, r5, #1
     860:	b2ad      	uxth	r5, r5
        ddF_x += 2;
        f     += ddF_x;

        if (cornername & 0x1) {
     862:	9a05      	ldr	r2, [sp, #20]
     864:	b33a      	cbz	r2, 8b6 <fillCircleHelper+0xce>
    fillCircleHelper(print, x0, y0, r, 3, 0, color);

}

// Used to do circles and roundrects
void fillCircleHelper(struct Print * print, int16_t x0, int16_t y0, int16_t r,
     866:	b2ab      	uxth	r3, r5
     868:	9302      	str	r3, [sp, #8]
        x++;
        ddF_x += 2;
        f     += ddF_x;

        if (cornername & 0x1) {
            writeFastVLine(print, x0+x, y0-y, 2*y+1+delta, color);
     86a:	fa1f f987 	uxth.w	r9, r7
     86e:	9a03      	ldr	r2, [sp, #12]
     870:	eb02 0103 	add.w	r1, r2, r3
     874:	9b04      	ldr	r3, [sp, #16]
     876:	ebc9 0203 	rsb	r2, r9, r3
     87a:	f8bd 0020 	ldrh.w	r0, [sp, #32]
     87e:	eb00 0349 	add.w	r3, r0, r9, lsl #1
     882:	f8cd a000 	str.w	sl, [sp]
     886:	4658      	mov	r0, fp
     888:	b209      	sxth	r1, r1
     88a:	b212      	sxth	r2, r2
     88c:	b21b      	sxth	r3, r3
     88e:	f000 f981 	bl	b94 <writeFastVLine>
            writeFastVLine(print, x0+y, y0-x, 2*x+1+delta, color);
     892:	9a03      	ldr	r2, [sp, #12]
     894:	eb09 0102 	add.w	r1, r9, r2
     898:	9b04      	ldr	r3, [sp, #16]
     89a:	9802      	ldr	r0, [sp, #8]
     89c:	ebc0 0203 	rsb	r2, r0, r3
     8a0:	9807      	ldr	r0, [sp, #28]
     8a2:	eb00 0306 	add.w	r3, r0, r6
     8a6:	f8cd a000 	str.w	sl, [sp]
     8aa:	4658      	mov	r0, fp
     8ac:	b209      	sxth	r1, r1
     8ae:	b212      	sxth	r2, r2
     8b0:	b21b      	sxth	r3, r3
     8b2:	f000 f96f 	bl	b94 <writeFastVLine>
        }
        if (cornername & 0x2) {
     8b6:	9a06      	ldr	r2, [sp, #24]
     8b8:	b33a      	cbz	r2, 90a <fillCircleHelper+0x122>
    fillCircleHelper(print, x0, y0, r, 3, 0, color);

}

// Used to do circles and roundrects
void fillCircleHelper(struct Print * print, int16_t x0, int16_t y0, int16_t r,
     8ba:	b2ab      	uxth	r3, r5
     8bc:	9302      	str	r3, [sp, #8]
        if (cornername & 0x1) {
            writeFastVLine(print, x0+x, y0-y, 2*y+1+delta, color);
            writeFastVLine(print, x0+y, y0-x, 2*x+1+delta, color);
        }
        if (cornername & 0x2) {
            writeFastVLine(print, x0-x, y0-y, 2*y+1+delta, color);
     8be:	fa1f f987 	uxth.w	r9, r7
     8c2:	9a03      	ldr	r2, [sp, #12]
     8c4:	ebc3 0102 	rsb	r1, r3, r2
     8c8:	9b04      	ldr	r3, [sp, #16]
     8ca:	ebc9 0203 	rsb	r2, r9, r3
     8ce:	f8bd 0020 	ldrh.w	r0, [sp, #32]
     8d2:	eb00 0349 	add.w	r3, r0, r9, lsl #1
     8d6:	f8cd a000 	str.w	sl, [sp]
     8da:	4658      	mov	r0, fp
     8dc:	b209      	sxth	r1, r1
     8de:	b212      	sxth	r2, r2
     8e0:	b21b      	sxth	r3, r3
     8e2:	f000 f957 	bl	b94 <writeFastVLine>
            writeFastVLine(print, x0-y, y0-x, 2*x+1+delta, color);
     8e6:	9a03      	ldr	r2, [sp, #12]
     8e8:	ebc9 0102 	rsb	r1, r9, r2
     8ec:	9b04      	ldr	r3, [sp, #16]
     8ee:	9802      	ldr	r0, [sp, #8]
     8f0:	ebc0 0203 	rsb	r2, r0, r3
     8f4:	9807      	ldr	r0, [sp, #28]
     8f6:	eb00 0306 	add.w	r3, r0, r6
     8fa:	f8cd a000 	str.w	sl, [sp]
     8fe:	4658      	mov	r0, fp
     900:	b209      	sxth	r1, r1
     902:	b212      	sxth	r2, r2
     904:	b21b      	sxth	r3, r3
     906:	f000 f945 	bl	b94 <writeFastVLine>
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y) {
     90a:	b23a      	sxth	r2, r7
     90c:	b22b      	sxth	r3, r5
     90e:	429a      	cmp	r2, r3
     910:	dd05      	ble.n	91e <fillCircleHelper+0x136>
            ddF_y += 2;
            f     += ddF_y;
        }
        x++;
        ddF_x += 2;
        f     += ddF_x;
     912:	4434      	add	r4, r6
     914:	b2a4      	uxth	r4, r4
     916:	f106 0602 	add.w	r6, r6, #2
     91a:	b2b6      	uxth	r6, r6
     91c:	e792      	b.n	844 <fillCircleHelper+0x5c>
        if (cornername & 0x2) {
            writeFastVLine(print, x0-x, y0-y, 2*y+1+delta, color);
            writeFastVLine(print, x0-y, y0-x, 2*x+1+delta, color);
        }
    }
}
     91e:	b00b      	add	sp, #44	; 0x2c
     920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00000924 <fillRoundRect>:

}

// Fill a rounded rectangle
void fillRoundRect(struct Print * print, int16_t x, int16_t y, int16_t w,
        int16_t h, int16_t r, uint16_t color) {
     924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     928:	b087      	sub	sp, #28
     92a:	9004      	str	r0, [sp, #16]
     92c:	4690      	mov	r8, r2
     92e:	f9bd 7040 	ldrsh.w	r7, [sp, #64]	; 0x40
     932:	f9bd 6044 	ldrsh.w	r6, [sp, #68]	; 0x44
     936:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
    // smarter version

    writeFillRect(print, x+r, y, w-2*r, h, color);
     93a:	fa1f f981 	uxth.w	r9, r1
     93e:	b2b4      	uxth	r4, r6
     940:	eb04 0109 	add.w	r1, r4, r9
     944:	ebc4 3ac4 	rsb	sl, r4, r4, lsl #15
     948:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
     94c:	fa1f fa8a 	uxth.w	sl, sl
     950:	fa1f fb83 	uxth.w	fp, r3
     954:	b209      	sxth	r1, r1
     956:	9105      	str	r1, [sp, #20]
     958:	eb0a 030b 	add.w	r3, sl, fp
     95c:	9700      	str	r7, [sp, #0]
     95e:	9501      	str	r5, [sp, #4]
     960:	b21b      	sxth	r3, r3
     962:	f000 f8bb 	bl	adc <writeFillRect>

    // draw four corners
    fillCircleHelper(print, x+w-r-1, y+r, r, 1, h-2*r-1, color);
     966:	44a0      	add	r8, r4
     968:	f107 33ff 	add.w	r3, r7, #4294967295
     96c:	eb0a 0703 	add.w	r7, sl, r3
     970:	f109 39ff 	add.w	r9, r9, #4294967295
     974:	44cb      	add	fp, r9
     976:	ebc4 040b 	rsb	r4, r4, fp
     97a:	fa0f f888 	sxth.w	r8, r8
     97e:	f04f 0301 	mov.w	r3, #1
     982:	9300      	str	r3, [sp, #0]
     984:	b23f      	sxth	r7, r7
     986:	9701      	str	r7, [sp, #4]
     988:	9502      	str	r5, [sp, #8]
     98a:	9804      	ldr	r0, [sp, #16]
     98c:	b221      	sxth	r1, r4
     98e:	4642      	mov	r2, r8
     990:	4633      	mov	r3, r6
     992:	f7ff ff29 	bl	7e8 <fillCircleHelper>
    fillCircleHelper(print, x+r    , y+r, r, 2, h-2*r-1, color);
     996:	f04f 0302 	mov.w	r3, #2
     99a:	9300      	str	r3, [sp, #0]
     99c:	9701      	str	r7, [sp, #4]
     99e:	9502      	str	r5, [sp, #8]
     9a0:	9804      	ldr	r0, [sp, #16]
     9a2:	9905      	ldr	r1, [sp, #20]
     9a4:	4642      	mov	r2, r8
     9a6:	4633      	mov	r3, r6
     9a8:	f7ff ff1e 	bl	7e8 <fillCircleHelper>

}
     9ac:	b007      	add	sp, #28
     9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     9b2:	bf00      	nop

000009b4 <fillScreen>:
        }
    }
}


void fillScreen(struct Print * print, uint16_t color) {
     9b4:	b500      	push	{lr}
     9b6:	b083      	sub	sp, #12
    // Update in subclasses if desired!
    fillRect(print, 0, 0, print->widthe, print->heighte, color);
     9b8:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
     9bc:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
     9c0:	9200      	str	r2, [sp, #0]
     9c2:	9101      	str	r1, [sp, #4]
     9c4:	f04f 0100 	mov.w	r1, #0
     9c8:	460a      	mov	r2, r1
     9ca:	f000 f8d7 	bl	b7c <fillRect>
}
     9ce:	b003      	add	sp, #12
     9d0:	bd00      	pop	{pc}
     9d2:	bf00      	nop

000009d4 <endWrite>:
	startWrite(MSS_SPI_SLAVE_0);
	MSS_SPI_transfer_frame(&g_mss_spi1, msg);
	endWrite(MSS_SPI_SLAVE_0);
}

void endWrite(mss_spi_slave_t slave) {
     9d4:	b508      	push	{r3, lr}
     9d6:	4601      	mov	r1, r0
	MSS_SPI_clear_slave_select( &g_mss_spi1, slave );
     9d8:	f240 50cc 	movw	r0, #1484	; 0x5cc
     9dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9e0:	f002 f8be 	bl	2b60 <MSS_SPI_clear_slave_select>
}
     9e4:	bd08      	pop	{r3, pc}
     9e6:	bf00      	nop

000009e8 <startWrite>:
// Pass 8-bit (each) R,G,B, get back 16-bit packed color
uint16_t color565(uint8_t r, uint8_t g, uint8_t b) {
    return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | ((b & 0xF8) >> 3);
}

void startWrite(mss_spi_slave_t slave){
     9e8:	b508      	push	{r3, lr}
     9ea:	4601      	mov	r1, r0
	MSS_SPI_set_slave_select( &g_mss_spi1, slave );
     9ec:	f240 50cc 	movw	r0, #1484	; 0x5cc
     9f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     9f4:	f002 f84e 	bl	2a94 <MSS_SPI_set_slave_select>
}
     9f8:	bd08      	pop	{r3, pc}
     9fa:	bf00      	nop

000009fc <spiWrite>:

void spiWrite(uint8_t msg) {
     9fc:	b510      	push	{r4, lr}
     9fe:	4604      	mov	r4, r0
	startWrite(MSS_SPI_SLAVE_0);
     a00:	f04f 0000 	mov.w	r0, #0
     a04:	f7ff fff0 	bl	9e8 <startWrite>
	MSS_SPI_transfer_frame(&g_mss_spi1, msg);
     a08:	f240 50cc 	movw	r0, #1484	; 0x5cc
     a0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     a10:	4621      	mov	r1, r4
     a12:	f002 f8ed 	bl	2bf0 <MSS_SPI_transfer_frame>
	endWrite(MSS_SPI_SLAVE_0);
     a16:	f04f 0000 	mov.w	r0, #0
     a1a:	f7ff ffdb 	bl	9d4 <endWrite>
}
     a1e:	bd10      	pop	{r4, pc}

00000a20 <writeColor>:
void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
    if((x < 0) ||(x >= print->widthe) || (y < 0) || (y >= print->heighte)) return;
    setAddrWindow(x,y,1,1);
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
     a20:	b570      	push	{r4, r5, r6, lr}
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
     a22:	ea4f 2511 	mov.w	r5, r1, lsr #8
     a26:	b2ce      	uxtb	r6, r1
	for ( t=len; t; t--){
     a28:	4614      	mov	r4, r2
     a2a:	b13a      	cbz	r2, a3c <writeColor+0x1c>
		spiWrite(hi);
     a2c:	4628      	mov	r0, r5
     a2e:	f7ff ffe5 	bl	9fc <spiWrite>
		spiWrite(lo);
     a32:	4630      	mov	r0, r6
     a34:	f7ff ffe2 	bl	9fc <spiWrite>
    writePixel(color);
}
void writeColor(struct Print * print, uint16_t color, uint32_t len){
	uint32_t t;
	uint8_t hi = color >> 8, lo = color;
	for ( t=len; t; t--){
     a38:	3c01      	subs	r4, #1
     a3a:	d1f7      	bne.n	a2c <writeColor+0xc>
     a3c:	bd70      	pop	{r4, r5, r6, pc}
     a3e:	bf00      	nop

00000a40 <writePixel>:
void pushColor(uint16_t color) {
  SPI_WRITE16(color);
}


void writePixel(uint16_t color){
     a40:	b510      	push	{r4, lr}
     a42:	4604      	mov	r4, r0
    SPI_WRITE16(color);
     a44:	ea4f 2010 	mov.w	r0, r0, lsr #8
     a48:	f7ff ffd8 	bl	9fc <spiWrite>
     a4c:	b2e0      	uxtb	r0, r4
     a4e:	f7ff ffd5 	bl	9fc <spiWrite>
}
     a52:	bd10      	pop	{r4, pc}

00000a54 <writeCommand>:
		spiWrite(((uint8_t*)((uint8_t*)colors))[i+1]);
		spiWrite(((uint8_t*)((uint8_t*)colors))[i]);
	}
}

void writeCommand(uint8_t cmd) {
     a54:	b510      	push	{r4, lr}
     a56:	4604      	mov	r4, r0
	//*CD_REG = 0;
	startWrite(MSS_SPI_SLAVE_1);
     a58:	f04f 0001 	mov.w	r0, #1
     a5c:	f7ff ffc4 	bl	9e8 <startWrite>
	spiWrite(cmd);
     a60:	4620      	mov	r0, r4
     a62:	f7ff ffcb 	bl	9fc <spiWrite>
	endWrite(MSS_SPI_SLAVE_1);
     a66:	f04f 0001 	mov.w	r0, #1
     a6a:	f7ff ffb3 	bl	9d4 <endWrite>
	//*CD_REG = 1;
}
     a6e:	bd10      	pop	{r4, pc}

00000a70 <setAddrWindow>:
void scrollTo(uint16_t y) {
    writeCommand(ILI9341_VSCRSADD);
    spiWrite((y>>8) & 0x0011);
    spiWrite(y & 0x0011);
}
void setAddrWindow(uint16_t x, uint16_t y, uint16_t w, uint16_t h) {
     a70:	b538      	push	{r3, r4, r5, lr}
    uint32_t xa = ((uint32_t)x << 16) | (x+w-1);
     a72:	f100 35ff 	add.w	r5, r0, #4294967295
     a76:	4415      	add	r5, r2
     a78:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
    uint32_t ya = ((uint32_t)y << 16) | (y+h-1);
     a7c:	f101 34ff 	add.w	r4, r1, #4294967295
     a80:	441c      	add	r4, r3
     a82:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
    writeCommand(ILI9341_CASET); // Column addr set
     a86:	f04f 002a 	mov.w	r0, #42	; 0x2a
     a8a:	f7ff ffe3 	bl	a54 <writeCommand>
    //SPI_WRITE32(xa);
    spiWrite((xa) >> 24);
     a8e:	ea4f 6015 	mov.w	r0, r5, lsr #24
     a92:	f7ff ffb3 	bl	9fc <spiWrite>
    spiWrite((xa) >> 16);
     a96:	f3c5 4007 	ubfx	r0, r5, #16, #8
     a9a:	f7ff ffaf 	bl	9fc <spiWrite>
    spiWrite((xa) >> 8);
     a9e:	f3c5 2007 	ubfx	r0, r5, #8, #8
     aa2:	f7ff ffab 	bl	9fc <spiWrite>
    spiWrite(xa);
     aa6:	b2e8      	uxtb	r0, r5
     aa8:	f7ff ffa8 	bl	9fc <spiWrite>

    writeCommand(ILI9341_PASET); // Row addr set
     aac:	f04f 002b 	mov.w	r0, #43	; 0x2b
     ab0:	f7ff ffd0 	bl	a54 <writeCommand>
    //SPI_WRITE32(ya);
    spiWrite((ya) >> 24);
     ab4:	ea4f 6014 	mov.w	r0, r4, lsr #24
     ab8:	f7ff ffa0 	bl	9fc <spiWrite>
    spiWrite((ya) >> 16);
     abc:	f3c4 4007 	ubfx	r0, r4, #16, #8
     ac0:	f7ff ff9c 	bl	9fc <spiWrite>
    spiWrite((ya) >> 8);
     ac4:	f3c4 2007 	ubfx	r0, r4, #8, #8
     ac8:	f7ff ff98 	bl	9fc <spiWrite>
    spiWrite(ya);
     acc:	b2e0      	uxtb	r0, r4
     ace:	f7ff ff95 	bl	9fc <spiWrite>

    writeCommand(ILI9341_RAMWR); // write to RAM
     ad2:	f04f 002c 	mov.w	r0, #44	; 0x2c
     ad6:	f7ff ffbd 	bl	a54 <writeCommand>
}
     ada:	bd38      	pop	{r3, r4, r5, pc}

00000adc <writeFillRect>:
		spiWrite(lo);
	}

}

void writeFillRect(struct Print * print,int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
     adc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     ae0:	4604      	mov	r4, r0
     ae2:	461d      	mov	r5, r3
     ae4:	f9bd 6028 	ldrsh.w	r6, [sp, #40]	; 0x28
     ae8:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
    if((x >= print->widthe) || (y >= print->heighte)) return;
     aec:	8883      	ldrh	r3, [r0, #4]
     aee:	b218      	sxth	r0, r3
     af0:	4288      	cmp	r0, r1
     af2:	dd40      	ble.n	b76 <writeFillRect+0x9a>
     af4:	88e0      	ldrh	r0, [r4, #6]
     af6:	fa0f fc80 	sxth.w	ip, r0
     afa:	4594      	cmp	ip, r2
     afc:	dd3b      	ble.n	b76 <writeFillRect+0x9a>
    int16_t x2 = x + w - 1, y2 = y + h - 1;
     afe:	eb05 0a01 	add.w	sl, r5, r1
     b02:	fa1f fa8a 	uxth.w	sl, sl
     b06:	f10a 38ff 	add.w	r8, sl, #4294967295
     b0a:	fa1f f888 	uxth.w	r8, r8
     b0e:	eb06 0b02 	add.w	fp, r6, r2
     b12:	fa1f fb8b 	uxth.w	fp, fp
     b16:	f10b 3cff 	add.w	ip, fp, #4294967295
     b1a:	fa1f fc8c 	uxth.w	ip, ip
    if((x2 < 0) || (y2 < 0)) return;
     b1e:	ea4c 0908 	orr.w	r9, ip, r8
     b22:	ea5f 39d9 	movs.w	r9, r9, lsr #15
     b26:	d126      	bne.n	b76 <writeFillRect+0x9a>

    // Clip left/top
    if(x < 0) {
     b28:	2900      	cmp	r1, #0
        x = 0;
        w = x2 + 1;
     b2a:	bfbc      	itt	lt
     b2c:	fa0f f58a 	sxthlt.w	r5, sl
     b30:	2100      	movlt	r1, #0
    }
    if(y < 0) {
     b32:	2a00      	cmp	r2, #0
        y = 0;
        h = y2 + 1;
     b34:	bfbc      	itt	lt
     b36:	fa0f f68b 	sxthlt.w	r6, fp
     b3a:	2200      	movlt	r2, #0
    }

    // Clip right/bottom
    if(x2 >= print->widthe)  w = print->widthe  - x;
     b3c:	fa0f fe83 	sxth.w	lr, r3
     b40:	fa0f f888 	sxth.w	r8, r8
     b44:	45c6      	cmp	lr, r8
     b46:	bfdc      	itt	le
     b48:	ebc1 0503 	rsble	r5, r1, r3
     b4c:	b22d      	sxthle	r5, r5
    if(y2 >= print->heighte) h = print->heighte - y;
     b4e:	b203      	sxth	r3, r0
     b50:	fa0f fc8c 	sxth.w	ip, ip
     b54:	4563      	cmp	r3, ip
     b56:	bfdc      	itt	le
     b58:	ebc2 0600 	rsble	r6, r2, r0
     b5c:	b236      	sxthle	r6, r6

    int32_t len = (int32_t)w * h;
    setAddrWindow(x, y, w, h);
     b5e:	b288      	uxth	r0, r1
     b60:	b291      	uxth	r1, r2
     b62:	b2aa      	uxth	r2, r5
     b64:	b2b3      	uxth	r3, r6
     b66:	f7ff ff83 	bl	a70 <setAddrWindow>

    writeColor(print, color, len);
     b6a:	4620      	mov	r0, r4
     b6c:	4639      	mov	r1, r7
     b6e:	fb05 f206 	mul.w	r2, r5, r6
     b72:	f7ff ff55 	bl	a20 <writeColor>
     b76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     b7a:	bf00      	nop

00000b7c <fillRect>:
        int16_t w, uint16_t color) {
    writeFastHLine(print, x, y, w, color);
}

void fillRect(struct Print * print, int16_t x, int16_t y, int16_t w, int16_t h,
        uint16_t color) {
     b7c:	b530      	push	{r4, r5, lr}
     b7e:	b083      	sub	sp, #12
     b80:	f9bd 5018 	ldrsh.w	r5, [sp, #24]
     b84:	f8bd 401c 	ldrh.w	r4, [sp, #28]
    writeFillRect(print, x,y,w,h,color);
     b88:	9500      	str	r5, [sp, #0]
     b8a:	9401      	str	r4, [sp, #4]
     b8c:	f7ff ffa6 	bl	adc <writeFillRect>
}
     b90:	b003      	add	sp, #12
     b92:	bd30      	pop	{r4, r5, pc}

00000b94 <writeFastVLine>:
    setAddrWindow(x, y, w, h);

    writeColor(print, color, len);
}

void writeFastVLine(struct Print * print,int16_t x, int16_t y, int16_t h, uint16_t color){
     b94:	b510      	push	{r4, lr}
     b96:	b082      	sub	sp, #8
     b98:	f8bd 4010 	ldrh.w	r4, [sp, #16]
    writeFillRect(print, x, y, 1, h, color);
     b9c:	9300      	str	r3, [sp, #0]
     b9e:	9401      	str	r4, [sp, #4]
     ba0:	f04f 0301 	mov.w	r3, #1
     ba4:	f7ff ff9a 	bl	adc <writeFillRect>
}
     ba8:	b002      	add	sp, #8
     baa:	bd10      	pop	{r4, pc}

00000bac <writePixelCoordinates>:
void writePixels(uint16_t * colors, uint32_t len){
	 SPI_WRITE_PIXELS((uint8_t*)colors , len * 2);
}


void writePixelCoordinates(struct Print * print, int16_t x, int16_t y, uint16_t color) {
     bac:	b510      	push	{r4, lr}
     bae:	461c      	mov	r4, r3
    if((x < 0) ||(x >= print->widthe) || (y < 0) || (y >= print->heighte)) return;
     bb0:	2900      	cmp	r1, #0
     bb2:	db16      	blt.n	be2 <writePixelCoordinates+0x36>
     bb4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
     bb8:	428b      	cmp	r3, r1
     bba:	bfcc      	ite	gt
     bbc:	2300      	movgt	r3, #0
     bbe:	2301      	movle	r3, #1
     bc0:	ea53 73d2 	orrs.w	r3, r3, r2, lsr #31
     bc4:	d10d      	bne.n	be2 <writePixelCoordinates+0x36>
     bc6:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
     bca:	4293      	cmp	r3, r2
     bcc:	dd09      	ble.n	be2 <writePixelCoordinates+0x36>
    setAddrWindow(x,y,1,1);
     bce:	b288      	uxth	r0, r1
     bd0:	b291      	uxth	r1, r2
     bd2:	f04f 0201 	mov.w	r2, #1
     bd6:	4613      	mov	r3, r2
     bd8:	f7ff ff4a 	bl	a70 <setAddrWindow>
    writePixel(color);
     bdc:	4620      	mov	r0, r4
     bde:	f7ff ff2f 	bl	a40 <writePixel>
     be2:	bd10      	pop	{r4, pc}

00000be4 <setRotation>:

    print->widthe = ILI9341_TFTWIDTH;
    print->heighte = ILI9341_TFTHEIGHT;
}

void setRotation(struct Print * print, uint8_t m) {
     be4:	b510      	push	{r4, lr}
     be6:	460c      	mov	r4, r1
    print->rotation = m % 4; // can't be higher than 3
     be8:	f001 0303 	and.w	r3, r1, #3
     bec:	7443      	strb	r3, [r0, #17]
    switch (print->rotation) {
     bee:	2b03      	cmp	r3, #3
     bf0:	d826      	bhi.n	c40 <setRotation+0x5c>
     bf2:	e8df f003 	tbb	[pc, r3]
     bf6:	0b02      	.short	0x0b02
     bf8:	1d14      	.short	0x1d14
        case 0:
            m = (MADCTL_MX | MADCTL_BGR);
            print->widthe  = ILI9341_TFTWIDTH;
     bfa:	f04f 03f0 	mov.w	r3, #240	; 0xf0
     bfe:	8083      	strh	r3, [r0, #4]
            print->heighte = ILI9341_TFTHEIGHT;
     c00:	f44f 72a0 	mov.w	r2, #320	; 0x140
     c04:	80c2      	strh	r2, [r0, #6]
     c06:	f04f 0448 	mov.w	r4, #72	; 0x48
            break;
     c0a:	e019      	b.n	c40 <setRotation+0x5c>
        case 1:
            m = (MADCTL_MV | MADCTL_BGR);
            print->widthe  = ILI9341_TFTHEIGHT;
     c0c:	f44f 73a0 	mov.w	r3, #320	; 0x140
     c10:	8083      	strh	r3, [r0, #4]
            print->heighte = ILI9341_TFTWIDTH;
     c12:	f04f 02f0 	mov.w	r2, #240	; 0xf0
     c16:	80c2      	strh	r2, [r0, #6]
     c18:	f04f 0428 	mov.w	r4, #40	; 0x28
            break;
     c1c:	e010      	b.n	c40 <setRotation+0x5c>
        case 2:
            m = (MADCTL_MY | MADCTL_BGR);
            print->widthe  = ILI9341_TFTWIDTH;
     c1e:	f04f 03f0 	mov.w	r3, #240	; 0xf0
     c22:	8083      	strh	r3, [r0, #4]
            print->heighte = ILI9341_TFTHEIGHT;
     c24:	f44f 72a0 	mov.w	r2, #320	; 0x140
     c28:	80c2      	strh	r2, [r0, #6]
     c2a:	f04f 0488 	mov.w	r4, #136	; 0x88
            break;
     c2e:	e007      	b.n	c40 <setRotation+0x5c>
        case 3:
            m = (MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
            print->widthe  = ILI9341_TFTHEIGHT;
     c30:	f44f 73a0 	mov.w	r3, #320	; 0x140
     c34:	8083      	strh	r3, [r0, #4]
            print->heighte = ILI9341_TFTWIDTH;
     c36:	f04f 02f0 	mov.w	r2, #240	; 0xf0
     c3a:	80c2      	strh	r2, [r0, #6]
     c3c:	f04f 04e8 	mov.w	r4, #232	; 0xe8
            break;
    }

    writeCommand(ILI9341_MADCTL);
     c40:	f04f 0036 	mov.w	r0, #54	; 0x36
     c44:	f7ff ff06 	bl	a54 <writeCommand>
    spiWrite(m);
     c48:	4620      	mov	r0, r4
     c4a:	f7ff fed7 	bl	9fc <spiWrite>
}
     c4e:	bd10      	pop	{r4, pc}

00000c50 <delay>:

#include <time.h>

static uint8_t g_rx_frame = 0;

void delay(int milliseconds) {
     c50:	b508      	push	{r3, lr}
	long pause;
	clock_t now,then;

	pause = milliseconds*(CLOCKS_PER_SEC/1000);
	now = then = clock();
     c52:	f004 fd9b 	bl	578c <clock>
	while( (now-then) < pause )
		now = clock();
}
     c56:	bd08      	pop	{r3, pc}

00000c58 <begin>:
	spiWrite(cmd);
	endWrite(MSS_SPI_SLAVE_1);
	//*CD_REG = 1;
}

void begin(struct Print * print) {
     c58:	b510      	push	{r4, lr}
     c5a:	4604      	mov	r4, r0
    writeCommand(0xEF);
     c5c:	f04f 00ef 	mov.w	r0, #239	; 0xef
     c60:	f7ff fef8 	bl	a54 <writeCommand>
    spiWrite(0x03);
     c64:	f04f 0003 	mov.w	r0, #3
     c68:	f7ff fec8 	bl	9fc <spiWrite>
    spiWrite(0x80);
     c6c:	f04f 0080 	mov.w	r0, #128	; 0x80
     c70:	f7ff fec4 	bl	9fc <spiWrite>
    spiWrite(0x02);
     c74:	f04f 0002 	mov.w	r0, #2
     c78:	f7ff fec0 	bl	9fc <spiWrite>

    writeCommand(0xCF);
     c7c:	f04f 00cf 	mov.w	r0, #207	; 0xcf
     c80:	f7ff fee8 	bl	a54 <writeCommand>
    spiWrite(0x00);
     c84:	f04f 0000 	mov.w	r0, #0
     c88:	f7ff feb8 	bl	9fc <spiWrite>
    spiWrite(0XC1);
     c8c:	f04f 00c1 	mov.w	r0, #193	; 0xc1
     c90:	f7ff feb4 	bl	9fc <spiWrite>
    spiWrite(0X30);
     c94:	f04f 0030 	mov.w	r0, #48	; 0x30
     c98:	f7ff feb0 	bl	9fc <spiWrite>

    writeCommand(0xED);
     c9c:	f04f 00ed 	mov.w	r0, #237	; 0xed
     ca0:	f7ff fed8 	bl	a54 <writeCommand>
    spiWrite(0x64);
     ca4:	f04f 0064 	mov.w	r0, #100	; 0x64
     ca8:	f7ff fea8 	bl	9fc <spiWrite>
    spiWrite(0x03);
     cac:	f04f 0003 	mov.w	r0, #3
     cb0:	f7ff fea4 	bl	9fc <spiWrite>
    spiWrite(0X12);
     cb4:	f04f 0012 	mov.w	r0, #18
     cb8:	f7ff fea0 	bl	9fc <spiWrite>
    spiWrite(0X81);
     cbc:	f04f 0081 	mov.w	r0, #129	; 0x81
     cc0:	f7ff fe9c 	bl	9fc <spiWrite>

    writeCommand(0xE8);
     cc4:	f04f 00e8 	mov.w	r0, #232	; 0xe8
     cc8:	f7ff fec4 	bl	a54 <writeCommand>
    spiWrite(0x85);
     ccc:	f04f 0085 	mov.w	r0, #133	; 0x85
     cd0:	f7ff fe94 	bl	9fc <spiWrite>
    spiWrite(0x00);
     cd4:	f04f 0000 	mov.w	r0, #0
     cd8:	f7ff fe90 	bl	9fc <spiWrite>
    spiWrite(0x78);
     cdc:	f04f 0078 	mov.w	r0, #120	; 0x78
     ce0:	f7ff fe8c 	bl	9fc <spiWrite>

    writeCommand(0xCB);
     ce4:	f04f 00cb 	mov.w	r0, #203	; 0xcb
     ce8:	f7ff feb4 	bl	a54 <writeCommand>
    spiWrite(0x39);
     cec:	f04f 0039 	mov.w	r0, #57	; 0x39
     cf0:	f7ff fe84 	bl	9fc <spiWrite>
    spiWrite(0x2C);
     cf4:	f04f 002c 	mov.w	r0, #44	; 0x2c
     cf8:	f7ff fe80 	bl	9fc <spiWrite>
    spiWrite(0x00);
     cfc:	f04f 0000 	mov.w	r0, #0
     d00:	f7ff fe7c 	bl	9fc <spiWrite>
    spiWrite(0x34);
     d04:	f04f 0034 	mov.w	r0, #52	; 0x34
     d08:	f7ff fe78 	bl	9fc <spiWrite>
    spiWrite(0x02);
     d0c:	f04f 0002 	mov.w	r0, #2
     d10:	f7ff fe74 	bl	9fc <spiWrite>

    writeCommand(0xF7);
     d14:	f04f 00f7 	mov.w	r0, #247	; 0xf7
     d18:	f7ff fe9c 	bl	a54 <writeCommand>
    spiWrite(0x20);
     d1c:	f04f 0020 	mov.w	r0, #32
     d20:	f7ff fe6c 	bl	9fc <spiWrite>

    writeCommand(0xEA);
     d24:	f04f 00ea 	mov.w	r0, #234	; 0xea
     d28:	f7ff fe94 	bl	a54 <writeCommand>
    spiWrite(0x00);
     d2c:	f04f 0000 	mov.w	r0, #0
     d30:	f7ff fe64 	bl	9fc <spiWrite>
    spiWrite(0x00);
     d34:	f04f 0000 	mov.w	r0, #0
     d38:	f7ff fe60 	bl	9fc <spiWrite>

    writeCommand(ILI9341_PWCTR1);    //Power control
     d3c:	f04f 00c0 	mov.w	r0, #192	; 0xc0
     d40:	f7ff fe88 	bl	a54 <writeCommand>
    spiWrite(0x23);   //VRH[5:0]
     d44:	f04f 0023 	mov.w	r0, #35	; 0x23
     d48:	f7ff fe58 	bl	9fc <spiWrite>

    writeCommand(ILI9341_PWCTR2);    //Power control
     d4c:	f04f 00c1 	mov.w	r0, #193	; 0xc1
     d50:	f7ff fe80 	bl	a54 <writeCommand>
    spiWrite(0x10);   //SAP[2:0];BT[3:0]
     d54:	f04f 0010 	mov.w	r0, #16
     d58:	f7ff fe50 	bl	9fc <spiWrite>

    writeCommand(ILI9341_VMCTR1);    //VCM control
     d5c:	f04f 00c5 	mov.w	r0, #197	; 0xc5
     d60:	f7ff fe78 	bl	a54 <writeCommand>
    spiWrite(0x3e);
     d64:	f04f 003e 	mov.w	r0, #62	; 0x3e
     d68:	f7ff fe48 	bl	9fc <spiWrite>
    spiWrite(0x28);
     d6c:	f04f 0028 	mov.w	r0, #40	; 0x28
     d70:	f7ff fe44 	bl	9fc <spiWrite>

    writeCommand(ILI9341_VMCTR2);    //VCM control2
     d74:	f04f 00c7 	mov.w	r0, #199	; 0xc7
     d78:	f7ff fe6c 	bl	a54 <writeCommand>
    spiWrite(0x86);  //--
     d7c:	f04f 0086 	mov.w	r0, #134	; 0x86
     d80:	f7ff fe3c 	bl	9fc <spiWrite>

    writeCommand(ILI9341_MADCTL);    // Memory Access Control
     d84:	f04f 0036 	mov.w	r0, #54	; 0x36
     d88:	f7ff fe64 	bl	a54 <writeCommand>
    spiWrite(0x48);
     d8c:	f04f 0048 	mov.w	r0, #72	; 0x48
     d90:	f7ff fe34 	bl	9fc <spiWrite>

    writeCommand(ILI9341_VSCRSADD); // Vertical scroll
     d94:	f04f 0037 	mov.w	r0, #55	; 0x37
     d98:	f7ff fe5c 	bl	a54 <writeCommand>
	spiWrite(0x00);
     d9c:	f04f 0000 	mov.w	r0, #0
     da0:	f7ff fe2c 	bl	9fc <spiWrite>
	spiWrite(0x00);
     da4:	f04f 0000 	mov.w	r0, #0
     da8:	f7ff fe28 	bl	9fc <spiWrite>

    writeCommand(ILI9341_PIXFMT);
     dac:	f04f 003a 	mov.w	r0, #58	; 0x3a
     db0:	f7ff fe50 	bl	a54 <writeCommand>
    spiWrite(0x55);
     db4:	f04f 0055 	mov.w	r0, #85	; 0x55
     db8:	f7ff fe20 	bl	9fc <spiWrite>

    writeCommand(ILI9341_FRMCTR1);
     dbc:	f04f 00b1 	mov.w	r0, #177	; 0xb1
     dc0:	f7ff fe48 	bl	a54 <writeCommand>
    spiWrite(0x00);
     dc4:	f04f 0000 	mov.w	r0, #0
     dc8:	f7ff fe18 	bl	9fc <spiWrite>
    spiWrite(0x18);
     dcc:	f04f 0018 	mov.w	r0, #24
     dd0:	f7ff fe14 	bl	9fc <spiWrite>

    writeCommand(ILI9341_DFUNCTR);    // Display Function Control
     dd4:	f04f 00b6 	mov.w	r0, #182	; 0xb6
     dd8:	f7ff fe3c 	bl	a54 <writeCommand>
    spiWrite(0x08);
     ddc:	f04f 0008 	mov.w	r0, #8
     de0:	f7ff fe0c 	bl	9fc <spiWrite>
    spiWrite(0x82);
     de4:	f04f 0082 	mov.w	r0, #130	; 0x82
     de8:	f7ff fe08 	bl	9fc <spiWrite>
    spiWrite(0x27);
     dec:	f04f 0027 	mov.w	r0, #39	; 0x27
     df0:	f7ff fe04 	bl	9fc <spiWrite>

    writeCommand(0xF2);    // 3Gamma Function Disable
     df4:	f04f 00f2 	mov.w	r0, #242	; 0xf2
     df8:	f7ff fe2c 	bl	a54 <writeCommand>
    spiWrite(0x00);
     dfc:	f04f 0000 	mov.w	r0, #0
     e00:	f7ff fdfc 	bl	9fc <spiWrite>

    writeCommand(ILI9341_GAMMASET);    //Gamma curve selected
     e04:	f04f 0026 	mov.w	r0, #38	; 0x26
     e08:	f7ff fe24 	bl	a54 <writeCommand>
    spiWrite(0x01);
     e0c:	f04f 0001 	mov.w	r0, #1
     e10:	f7ff fdf4 	bl	9fc <spiWrite>

    writeCommand(ILI9341_GMCTRP1);    //Set Gamma
     e14:	f04f 00e0 	mov.w	r0, #224	; 0xe0
     e18:	f7ff fe1c 	bl	a54 <writeCommand>
    spiWrite(0x0F);
     e1c:	f04f 000f 	mov.w	r0, #15
     e20:	f7ff fdec 	bl	9fc <spiWrite>
    spiWrite(0x31);
     e24:	f04f 0031 	mov.w	r0, #49	; 0x31
     e28:	f7ff fde8 	bl	9fc <spiWrite>
    spiWrite(0x2B);
     e2c:	f04f 002b 	mov.w	r0, #43	; 0x2b
     e30:	f7ff fde4 	bl	9fc <spiWrite>
    spiWrite(0x0C);
     e34:	f04f 000c 	mov.w	r0, #12
     e38:	f7ff fde0 	bl	9fc <spiWrite>
    spiWrite(0x0E);
     e3c:	f04f 000e 	mov.w	r0, #14
     e40:	f7ff fddc 	bl	9fc <spiWrite>
    spiWrite(0x08);
     e44:	f04f 0008 	mov.w	r0, #8
     e48:	f7ff fdd8 	bl	9fc <spiWrite>
    spiWrite(0x4E);
     e4c:	f04f 004e 	mov.w	r0, #78	; 0x4e
     e50:	f7ff fdd4 	bl	9fc <spiWrite>
    spiWrite(0xF1);
     e54:	f04f 00f1 	mov.w	r0, #241	; 0xf1
     e58:	f7ff fdd0 	bl	9fc <spiWrite>
    spiWrite(0x37);
     e5c:	f04f 0037 	mov.w	r0, #55	; 0x37
     e60:	f7ff fdcc 	bl	9fc <spiWrite>
    spiWrite(0x07);
     e64:	f04f 0007 	mov.w	r0, #7
     e68:	f7ff fdc8 	bl	9fc <spiWrite>
    spiWrite(0x10);
     e6c:	f04f 0010 	mov.w	r0, #16
     e70:	f7ff fdc4 	bl	9fc <spiWrite>
    spiWrite(0x03);
     e74:	f04f 0003 	mov.w	r0, #3
     e78:	f7ff fdc0 	bl	9fc <spiWrite>
    spiWrite(0x0E);
     e7c:	f04f 000e 	mov.w	r0, #14
     e80:	f7ff fdbc 	bl	9fc <spiWrite>
    spiWrite(0x09);
     e84:	f04f 0009 	mov.w	r0, #9
     e88:	f7ff fdb8 	bl	9fc <spiWrite>
    spiWrite(0x00);
     e8c:	f04f 0000 	mov.w	r0, #0
     e90:	f7ff fdb4 	bl	9fc <spiWrite>

    writeCommand(ILI9341_GMCTRN1);    //Set Gamma
     e94:	f04f 00e1 	mov.w	r0, #225	; 0xe1
     e98:	f7ff fddc 	bl	a54 <writeCommand>
    spiWrite(0x00);
     e9c:	f04f 0000 	mov.w	r0, #0
     ea0:	f7ff fdac 	bl	9fc <spiWrite>
    spiWrite(0x0E);
     ea4:	f04f 000e 	mov.w	r0, #14
     ea8:	f7ff fda8 	bl	9fc <spiWrite>
    spiWrite(0x14);
     eac:	f04f 0014 	mov.w	r0, #20
     eb0:	f7ff fda4 	bl	9fc <spiWrite>
    spiWrite(0x03);
     eb4:	f04f 0003 	mov.w	r0, #3
     eb8:	f7ff fda0 	bl	9fc <spiWrite>
    spiWrite(0x11);
     ebc:	f04f 0011 	mov.w	r0, #17
     ec0:	f7ff fd9c 	bl	9fc <spiWrite>
    spiWrite(0x07);
     ec4:	f04f 0007 	mov.w	r0, #7
     ec8:	f7ff fd98 	bl	9fc <spiWrite>
    spiWrite(0x31);
     ecc:	f04f 0031 	mov.w	r0, #49	; 0x31
     ed0:	f7ff fd94 	bl	9fc <spiWrite>
    spiWrite(0xC1);
     ed4:	f04f 00c1 	mov.w	r0, #193	; 0xc1
     ed8:	f7ff fd90 	bl	9fc <spiWrite>
    spiWrite(0x48);
     edc:	f04f 0048 	mov.w	r0, #72	; 0x48
     ee0:	f7ff fd8c 	bl	9fc <spiWrite>
    spiWrite(0x08);
     ee4:	f04f 0008 	mov.w	r0, #8
     ee8:	f7ff fd88 	bl	9fc <spiWrite>
    spiWrite(0x0F);
     eec:	f04f 000f 	mov.w	r0, #15
     ef0:	f7ff fd84 	bl	9fc <spiWrite>
    spiWrite(0x0C);
     ef4:	f04f 000c 	mov.w	r0, #12
     ef8:	f7ff fd80 	bl	9fc <spiWrite>
    spiWrite(0x31);
     efc:	f04f 0031 	mov.w	r0, #49	; 0x31
     f00:	f7ff fd7c 	bl	9fc <spiWrite>
    spiWrite(0x36);
     f04:	f04f 0036 	mov.w	r0, #54	; 0x36
     f08:	f7ff fd78 	bl	9fc <spiWrite>
    spiWrite(0x0F);
     f0c:	f04f 000f 	mov.w	r0, #15
     f10:	f7ff fd74 	bl	9fc <spiWrite>

    writeCommand(ILI9341_SLPOUT);    //Exit Sleep
     f14:	f04f 0011 	mov.w	r0, #17
     f18:	f7ff fd9c 	bl	a54 <writeCommand>
    delay(120);
     f1c:	f04f 0078 	mov.w	r0, #120	; 0x78
     f20:	f7ff fe96 	bl	c50 <delay>
    writeCommand(ILI9341_DISPON);    //Display on
     f24:	f04f 0029 	mov.w	r0, #41	; 0x29
     f28:	f7ff fd94 	bl	a54 <writeCommand>
    delay(120);
     f2c:	f04f 0078 	mov.w	r0, #120	; 0x78
     f30:	f7ff fe8e 	bl	c50 <delay>

    print->widthe = ILI9341_TFTWIDTH;
     f34:	f04f 03f0 	mov.w	r3, #240	; 0xf0
     f38:	80a3      	strh	r3, [r4, #4]
    print->heighte = ILI9341_TFTHEIGHT;
     f3a:	f44f 73a0 	mov.w	r3, #320	; 0x140
     f3e:	80e3      	strh	r3, [r4, #6]
}
     f40:	bd10      	pop	{r4, pc}
     f42:	bf00      	nop

00000f44 <map>:
boolean N64ControlOn = false;

#define min(a,b) (((a)<(b))?(a):(b))

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
     f44:	b410      	push	{r4}
     f46:	9c01      	ldr	r4, [sp, #4]
     f48:	ebc3 0c04 	rsb	ip, r3, r4
     f4c:	ebc1 0000 	rsb	r0, r1, r0
     f50:	fb00 fc0c 	mul.w	ip, r0, ip
     f54:	ebc1 0102 	rsb	r1, r1, r2
     f58:	fb9c fcf1 	sdiv	ip, ip, r1
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}
     f5c:	eb0c 0003 	add.w	r0, ip, r3
     f60:	bc10      	pop	{r4}
     f62:	4770      	bx	lr

00000f64 <change_endianness>:
	free(ts);
	return 0;
}


int8_t change_endianness(int8_t old) {
     f64:	f04f 0300 	mov.w	r3, #0
     f68:	461a      	mov	r2, r3
	int8_t new = 0;
	int i;
	for(i = 0; i < 8; i++) {
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
     f6a:	f1c3 0107 	rsb	r1, r3, #7
     f6e:	fa40 f101 	asr.w	r1, r0, r1
     f72:	f001 0101 	and.w	r1, r1, #1
     f76:	fa01 f103 	lsl.w	r1, r1, r3
     f7a:	440a      	add	r2, r1
     f7c:	b2d2      	uxtb	r2, r2


int8_t change_endianness(int8_t old) {
	int8_t new = 0;
	int i;
	for(i = 0; i < 8; i++) {
     f7e:	f103 0301 	add.w	r3, r3, #1
     f82:	2b08      	cmp	r3, #8
     f84:	d1f1      	bne.n	f6a <change_endianness+0x6>
		new = new + ((0b00000001 &(old>>(7-i)))<< i);
	}
	return new;
}
     f86:	b250      	sxtb	r0, r2
     f88:	4770      	bx	lr
     f8a:	bf00      	nop

00000f8c <calc_speed_percent_stick>:

float calc_speed_percent_stick(uint8_t abs_x, uint8_t abs_y) {
     f8c:	b510      	push	{r4, lr}
	float speed_percentage;
	if(abs_x >= max_axis_thres && abs_y >= max_axis_thres) {
     f8e:	287e      	cmp	r0, #126	; 0x7e
     f90:	bf94      	ite	ls
     f92:	2300      	movls	r3, #0
     f94:	2301      	movhi	r3, #1
     f96:	297e      	cmp	r1, #126	; 0x7e
     f98:	bf94      	ite	ls
     f9a:	2200      	movls	r2, #0
     f9c:	2201      	movhi	r2, #1
     f9e:	4213      	tst	r3, r2
     fa0:	bf18      	it	ne
     fa2:	f04f 547e 	movne.w	r4, #1065353216	; 0x3f800000
     fa6:	d138      	bne.n	101a <PROCESS_STACK_SIZE+0x1a>
		speed_percentage =  max_speed_percent;
	}
	else{
		if(abs_x >= max_axis_thres && abs_y < zero_thres) {
     fa8:	2913      	cmp	r1, #19
     faa:	bf8c      	ite	hi
     fac:	2300      	movhi	r3, #0
     fae:	f003 0301 	andls.w	r3, r3, #1
     fb2:	b18b      	cbz	r3, fd8 <calc_speed_percent_stick+0x4c>

			speed_percentage = (float)abs_y/max_axis_thres;
     fb4:	4608      	mov	r0, r1
     fb6:	f004 f9cb 	bl	5350 <__aeabi_ui2f>
     fba:	f240 0100 	movw	r1, #0
     fbe:	f2c4 21fe 	movt	r1, #17150	; 0x42fe
     fc2:	f004 fad1 	bl	5568 <__aeabi_fdiv>
     fc6:	4604      	mov	r4, r0
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
     fc8:	f04f 0100 	mov.w	r1, #0
     fcc:	f004 fbd4 	bl	5778 <__aeabi_fcmpgt>
     fd0:	bb18      	cbnz	r0, 101a <PROCESS_STACK_SIZE+0x1a>
     fd2:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
     fd6:	e020      	b.n	101a <PROCESS_STACK_SIZE+0x1a>
		}
		else if(abs_y >= max_axis_thres && abs_x < zero_thres) {
     fd8:	2813      	cmp	r0, #19
     fda:	bf8c      	ite	hi
     fdc:	2200      	movhi	r2, #0
     fde:	f002 0201 	andls.w	r2, r2, #1
     fe2:	b182      	cbz	r2, 1006 <PROCESS_STACK_SIZE+0x6>
			speed_percentage = (float)abs_x/max_axis_thres;
     fe4:	f004 f9b4 	bl	5350 <__aeabi_ui2f>
     fe8:	f240 0100 	movw	r1, #0
     fec:	f2c4 21fe 	movt	r1, #17150	; 0x42fe
     ff0:	f004 faba 	bl	5568 <__aeabi_fdiv>
     ff4:	4604      	mov	r4, r0
			speed_percentage = (speed_percentage > 0) ? speed_percentage : max_speed_percent;
     ff6:	f04f 0100 	mov.w	r1, #0
     ffa:	f004 fbbd 	bl	5778 <__aeabi_fcmpgt>
     ffe:	b960      	cbnz	r0, 101a <PROCESS_STACK_SIZE+0x1a>
    1000:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
    1004:	e009      	b.n	101a <PROCESS_STACK_SIZE+0x1a>
		}
		else {
			speed_percentage = (float)(abs_x + abs_y)/(2*max_axis_thres);
    1006:	4408      	add	r0, r1
    1008:	f004 f9a6 	bl	5358 <__aeabi_i2f>
    100c:	f240 0100 	movw	r1, #0
    1010:	f2c4 317e 	movt	r1, #17278	; 0x437e
    1014:	f004 faa8 	bl	5568 <__aeabi_fdiv>
    1018:	4604      	mov	r4, r0
		}
	}
	return speed_percentage;
}
    101a:	4620      	mov	r0, r4
    101c:	bd10      	pop	{r4, pc}
    101e:	bf00      	nop

00001020 <parse_controller_data>:
		speed_percentage = 0.0;
	}
	return speed_percentage;
}

void parse_controller_data(uint32_t controller_data_local, uint8_t dpad_buff[4], int8_t axis_buff[2]) {
    1020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1022:	4604      	mov	r4, r0
    1024:	460e      	mov	r6, r1
    1026:	4617      	mov	r7, r2
	uint8_t down; //1 or 0
	uint8_t left; //1 or 0
	uint8_t right; //1 or 0

	y_axis = (int8_t)((controller_data_local & y_mask) >> 24);
	y_axis = change_endianness(y_axis);
    1028:	ea4f 6020 	mov.w	r0, r0, asr #24
    102c:	f7ff ff9a 	bl	f64 <change_endianness>
    1030:	b2c5      	uxtb	r5, r0

	x_axis = (int8_t)((controller_data_local & x_mask) >> 16);
	x_axis = change_endianness(x_axis);
    1032:	f344 4007 	sbfx	r0, r4, #16, #8
    1036:	f7ff ff95 	bl	f64 <change_endianness>
	up = (uint8_t)((controller_data_local & up_mask) >> 4);
	down = (uint8_t)((controller_data_local & down_mask) >> 5);
	left = (uint8_t)((controller_data_local & left_mask) >> 6);
	right =(uint8_t)((controller_data_local & right_mask) >> 7);

	axis_buff[0] = y_axis;
    103a:	703d      	strb	r5, [r7, #0]
	axis_buff[1] = x_axis;
    103c:	7078      	strb	r0, [r7, #1]
	dpad_buff[0] = up;
    103e:	f3c4 1300 	ubfx	r3, r4, #4, #1
    1042:	7033      	strb	r3, [r6, #0]
	dpad_buff[1] = down;
    1044:	f3c4 1340 	ubfx	r3, r4, #5, #1
    1048:	7073      	strb	r3, [r6, #1]
	dpad_buff[2] = left;
    104a:	f3c4 1380 	ubfx	r3, r4, #6, #1
    104e:	70b3      	strb	r3, [r6, #2]
	dpad_buff[3] = right;
    1050:	f3c4 14c0 	ubfx	r4, r4, #7, #1
    1054:	70f4      	strb	r4, [r6, #3]

}
    1056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001058 <calc_wheel_direction_stick>:
	}
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_wheel_direction_stick(int8_t y_axis, int8_t x_axis) {
	if(y_axis > 0) {
    1058:	2800      	cmp	r0, #0
    105a:	dd02      	ble.n	1062 <calc_wheel_direction_stick+0xa>
    105c:	f04f 0001 	mov.w	r0, #1
    1060:	4770      	bx	lr
		return 1;
	}
	else if(y_axis < 0) {
    1062:	2800      	cmp	r0, #0
    1064:	da02      	bge.n	106c <calc_wheel_direction_stick+0x14>
    1066:	f04f 0002 	mov.w	r0, #2
    106a:	4770      	bx	lr
    106c:	1e08      	subs	r0, r1, #0
    106e:	bf18      	it	ne
    1070:	2001      	movne	r0, #1
		return 1;
	}
	else{
		return 0;
	}
}
    1072:	4770      	bx	lr

00001074 <calc_wheel_direction_dpad>:

uint8_t calc_wheel_direction_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
    1074:	b410      	push	{r4}
	if((up && !down) || (left && !right && !down) || (right && !left)){
    1076:	468c      	mov	ip, r1
    1078:	f1d1 0101 	rsbs	r1, r1, #1
    107c:	bf38      	it	cc
    107e:	2100      	movcc	r1, #0
    1080:	4604      	mov	r4, r0
    1082:	2800      	cmp	r0, #0
    1084:	bf0c      	ite	eq
    1086:	2000      	moveq	r0, #0
    1088:	f001 0001 	andne.w	r0, r1, #1
    108c:	bb10      	cbnz	r0, 10d4 <calc_wheel_direction_dpad+0x60>
    108e:	f1d3 0001 	rsbs	r0, r3, #1
    1092:	bf38      	it	cc
    1094:	2000      	movcc	r0, #0
    1096:	2a00      	cmp	r2, #0
    1098:	bf0c      	ite	eq
    109a:	2000      	moveq	r0, #0
    109c:	f000 0001 	andne.w	r0, r0, #1
    10a0:	b100      	cbz	r0, 10a4 <calc_wheel_direction_dpad+0x30>
    10a2:	b9b9      	cbnz	r1, 10d4 <calc_wheel_direction_dpad+0x60>
    10a4:	f1d2 0201 	rsbs	r2, r2, #1
    10a8:	bf38      	it	cc
    10aa:	2200      	movcc	r2, #0
    10ac:	2b00      	cmp	r3, #0
    10ae:	bf0c      	ite	eq
    10b0:	2300      	moveq	r3, #0
    10b2:	f002 0301 	andne.w	r3, r2, #1
    10b6:	b96b      	cbnz	r3, 10d4 <calc_wheel_direction_dpad+0x60>
		return 1;
	}
	else if ((down && !up)){
    10b8:	f1d4 0401 	rsbs	r4, r4, #1
    10bc:	bf38      	it	cc
    10be:	2400      	movcc	r4, #0
    10c0:	f1bc 0f00 	cmp.w	ip, #0
    10c4:	bf0c      	ite	eq
    10c6:	f04f 0c00 	moveq.w	ip, #0
    10ca:	f004 0c01 	andne.w	ip, r4, #1
    10ce:	ea4f 004c 	mov.w	r0, ip, lsl #1
    10d2:	e001      	b.n	10d8 <calc_wheel_direction_dpad+0x64>
    10d4:	f04f 0001 	mov.w	r0, #1
		return 2;
	}
	else return 0;
}
    10d8:	bc10      	pop	{r4}
    10da:	4770      	bx	lr

000010dc <calc_right_wheel_duty_cycle_dpad>:
		duty_cycle = 0;
	}
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_right_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right) {
    10dc:	b570      	push	{r4, r5, r6, lr}
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
    10de:	469c      	mov	ip, r3
    10e0:	3b00      	subs	r3, #0
    10e2:	bf18      	it	ne
    10e4:	2301      	movne	r3, #1
    10e6:	4696      	mov	lr, r2
    10e8:	2a00      	cmp	r2, #0
    10ea:	bf14      	ite	ne
    10ec:	2200      	movne	r2, #0
    10ee:	f003 0201 	andeq.w	r2, r3, #1
    10f2:	b162      	cbz	r2, 110e <calc_right_wheel_duty_cycle_dpad+0x32>
    10f4:	ea51 0200 	orrs.w	r2, r1, r0
    10f8:	d066      	beq.n	11c8 <calc_right_wheel_duty_cycle_dpad+0xec>
    10fa:	1e0a      	subs	r2, r1, #0
    10fc:	bf18      	it	ne
    10fe:	2201      	movne	r2, #1
    1100:	2800      	cmp	r0, #0
    1102:	bf0c      	ite	eq
    1104:	2200      	moveq	r2, #0
    1106:	f002 0201 	andne.w	r2, r2, #1
    110a:	2a00      	cmp	r2, #0
    110c:	d15c      	bne.n	11c8 <calc_right_wheel_duty_cycle_dpad+0xec>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
    110e:	f1be 0200 	subs.w	r2, lr, #0
    1112:	bf18      	it	ne
    1114:	2201      	movne	r2, #1
    1116:	f1bc 0f00 	cmp.w	ip, #0
    111a:	bf14      	ite	ne
    111c:	2400      	movne	r4, #0
    111e:	f002 0401 	andeq.w	r4, r2, #1
    1122:	b164      	cbz	r4, 113e <calc_right_wheel_duty_cycle_dpad+0x62>
    1124:	ea51 0400 	orrs.w	r4, r1, r0
    1128:	d053      	beq.n	11d2 <calc_right_wheel_duty_cycle_dpad+0xf6>
    112a:	1e0c      	subs	r4, r1, #0
    112c:	bf18      	it	ne
    112e:	2401      	movne	r4, #1
    1130:	2800      	cmp	r0, #0
    1132:	bf0c      	ite	eq
    1134:	2400      	moveq	r4, #0
    1136:	f004 0401 	andne.w	r4, r4, #1
    113a:	2c00      	cmp	r4, #0
    113c:	d149      	bne.n	11d2 <calc_right_wheel_duty_cycle_dpad+0xf6>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
    113e:	1e04      	subs	r4, r0, #0
    1140:	bf18      	it	ne
    1142:	2401      	movne	r4, #1
    1144:	ea5c 0c0e 	orrs.w	ip, ip, lr
    1148:	bf14      	ite	ne
    114a:	2500      	movne	r5, #0
    114c:	f004 0501 	andeq.w	r5, r4, #1
    1150:	b10d      	cbz	r5, 1156 <calc_right_wheel_duty_cycle_dpad+0x7a>
    1152:	2900      	cmp	r1, #0
    1154:	d042      	beq.n	11dc <calc_right_wheel_duty_cycle_dpad+0x100>
    1156:	ea13 0602 	ands.w	r6, r3, r2
    115a:	d006      	beq.n	116a <calc_right_wheel_duty_cycle_dpad+0x8e>
    115c:	2900      	cmp	r1, #0
    115e:	bf14      	ite	ne
    1160:	2500      	movne	r5, #0
    1162:	f004 0501 	andeq.w	r5, r4, #1
    1166:	2d00      	cmp	r5, #0
    1168:	d138      	bne.n	11dc <calc_right_wheel_duty_cycle_dpad+0x100>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
    116a:	3900      	subs	r1, #0
    116c:	bf18      	it	ne
    116e:	2101      	movne	r1, #1
    1170:	ea5c 0c00 	orrs.w	ip, ip, r0
    1174:	bf14      	ite	ne
    1176:	2500      	movne	r5, #0
    1178:	f001 0501 	andeq.w	r5, r1, #1
    117c:	2d00      	cmp	r5, #0
    117e:	d132      	bne.n	11e6 <calc_right_wheel_duty_cycle_dpad+0x10a>
    1180:	b12e      	cbz	r6, 118e <calc_right_wheel_duty_cycle_dpad+0xb2>
    1182:	2800      	cmp	r0, #0
    1184:	bf14      	ite	ne
    1186:	2000      	movne	r0, #0
    1188:	f001 0001 	andeq.w	r0, r1, #1
    118c:	bb58      	cbnz	r0, 11e6 <calc_right_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
    118e:	420b      	tst	r3, r1
    1190:	bf1c      	itt	ne
    1192:	f649 109a 	movwne	r0, #39322	; 0x999a
    1196:	f6c3 6099 	movtne	r0, #16025	; 0x3e99
    119a:	d128      	bne.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
		duty_cycle = min_duty_cycle;
	}
	else if(down && left) { //down left
    119c:	420a      	tst	r2, r1
    119e:	bf1c      	itt	ne
    11a0:	f649 109a 	movwne	r0, #39322	; 0x999a
    11a4:	f6c3 7019 	movtne	r0, #16153	; 0x3f19
    11a8:	d121      	bne.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && left) { //up left
    11aa:	4222      	tst	r2, r4
    11ac:	bf1c      	itt	ne
    11ae:	f649 109a 	movwne	r0, #39322	; 0x999a
    11b2:	f6c3 7019 	movtne	r0, #16153	; 0x3f19
    11b6:	d11a      	bne.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
		duty_cycle = mid_duty_cycle;
	}
	else if(up && right) { //up right
    11b8:	4223      	tst	r3, r4
    11ba:	bf0e      	itee	eq
    11bc:	2000      	moveq	r0, #0
    11be:	f649 109a 	movwne	r0, #39322	; 0x999a
    11c2:	f6c3 6099 	movtne	r0, #16025	; 0x3e99
    11c6:	e012      	b.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
    11c8:	f649 109a 	movw	r0, #39322	; 0x999a
    11cc:	f6c3 6099 	movt	r0, #16025	; 0x3e99
    11d0:	e00d      	b.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
    11d2:	f246 6066 	movw	r0, #26214	; 0x6666
    11d6:	f6c3 7066 	movt	r0, #16230	; 0x3f66
    11da:	e008      	b.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
    11dc:	f246 6066 	movw	r0, #26214	; 0x6666
    11e0:	f6c3 7066 	movt	r0, #16230	; 0x3f66
    11e4:	e003      	b.n	11ee <calc_right_wheel_duty_cycle_dpad+0x112>
    11e6:	f246 6066 	movw	r0, #26214	; 0x6666
    11ea:	f6c3 7066 	movt	r0, #16230	; 0x3f66
		duty_cycle = min_duty_cycle;
	}
	else {
		duty_cycle = 0;
	}
	return (uint8_t) floor(duty_cycle*100);
    11ee:	f240 0100 	movw	r1, #0
    11f2:	f2c4 21c8 	movt	r1, #17096	; 0x42c8
    11f6:	f004 f903 	bl	5400 <__aeabi_fmul>
    11fa:	f003 fc95 	bl	4b28 <__aeabi_f2d>
    11fe:	f00a f84f 	bl	b2a0 <floor>
    1202:	f003 ff7f 	bl	5104 <__aeabi_d2uiz>
}
    1206:	b2c0      	uxtb	r0, r0
    1208:	bd70      	pop	{r4, r5, r6, pc}
    120a:	bf00      	nop

0000120c <calc_left_wheel_duty_cycle_dpad>:
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
	}
	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_left_wheel_duty_cycle_dpad(uint8_t up, uint8_t down, uint8_t left, uint8_t right){
    120c:	b570      	push	{r4, r5, r6, lr}
	float duty_cycle;
	if((right && !left && !up && !down) || (right && !left && up && down)) { //net of right only
    120e:	469c      	mov	ip, r3
    1210:	3b00      	subs	r3, #0
    1212:	bf18      	it	ne
    1214:	2301      	movne	r3, #1
    1216:	4696      	mov	lr, r2
    1218:	2a00      	cmp	r2, #0
    121a:	bf14      	ite	ne
    121c:	2200      	movne	r2, #0
    121e:	f003 0201 	andeq.w	r2, r3, #1
    1222:	b162      	cbz	r2, 123e <calc_left_wheel_duty_cycle_dpad+0x32>
    1224:	ea51 0200 	orrs.w	r2, r1, r0
    1228:	d066      	beq.n	12f8 <calc_left_wheel_duty_cycle_dpad+0xec>
    122a:	1e0a      	subs	r2, r1, #0
    122c:	bf18      	it	ne
    122e:	2201      	movne	r2, #1
    1230:	2800      	cmp	r0, #0
    1232:	bf0c      	ite	eq
    1234:	2200      	moveq	r2, #0
    1236:	f002 0201 	andne.w	r2, r2, #1
    123a:	2a00      	cmp	r2, #0
    123c:	d15c      	bne.n	12f8 <calc_left_wheel_duty_cycle_dpad+0xec>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && left && !up && !down) || (!right && left && up && down)){ //net left only
    123e:	f1be 0200 	subs.w	r2, lr, #0
    1242:	bf18      	it	ne
    1244:	2201      	movne	r2, #1
    1246:	f1bc 0f00 	cmp.w	ip, #0
    124a:	bf14      	ite	ne
    124c:	2400      	movne	r4, #0
    124e:	f002 0401 	andeq.w	r4, r2, #1
    1252:	b164      	cbz	r4, 126e <calc_left_wheel_duty_cycle_dpad+0x62>
    1254:	ea51 0400 	orrs.w	r4, r1, r0
    1258:	d053      	beq.n	1302 <calc_left_wheel_duty_cycle_dpad+0xf6>
    125a:	1e0c      	subs	r4, r1, #0
    125c:	bf18      	it	ne
    125e:	2401      	movne	r4, #1
    1260:	2800      	cmp	r0, #0
    1262:	bf0c      	ite	eq
    1264:	2400      	moveq	r4, #0
    1266:	f004 0401 	andne.w	r4, r4, #1
    126a:	2c00      	cmp	r4, #0
    126c:	d149      	bne.n	1302 <calc_left_wheel_duty_cycle_dpad+0xf6>
		duty_cycle = min_duty_cycle;
	}
	else if((!right && !left && up && !down) || (right && left && up && !down)){ //net up only
    126e:	1e04      	subs	r4, r0, #0
    1270:	bf18      	it	ne
    1272:	2401      	movne	r4, #1
    1274:	ea5c 0c0e 	orrs.w	ip, ip, lr
    1278:	bf14      	ite	ne
    127a:	2500      	movne	r5, #0
    127c:	f004 0501 	andeq.w	r5, r4, #1
    1280:	b10d      	cbz	r5, 1286 <calc_left_wheel_duty_cycle_dpad+0x7a>
    1282:	2900      	cmp	r1, #0
    1284:	d042      	beq.n	130c <calc_left_wheel_duty_cycle_dpad+0x100>
    1286:	ea13 0602 	ands.w	r6, r3, r2
    128a:	d006      	beq.n	129a <calc_left_wheel_duty_cycle_dpad+0x8e>
    128c:	2900      	cmp	r1, #0
    128e:	bf14      	ite	ne
    1290:	2500      	movne	r5, #0
    1292:	f004 0501 	andeq.w	r5, r4, #1
    1296:	2d00      	cmp	r5, #0
    1298:	d138      	bne.n	130c <calc_left_wheel_duty_cycle_dpad+0x100>
		duty_cycle = max_duty_cycle;
	}
	else if((!right && !left && !up && down) || (right && left && !up && down)){ //net down only
    129a:	3900      	subs	r1, #0
    129c:	bf18      	it	ne
    129e:	2101      	movne	r1, #1
    12a0:	ea5c 0c00 	orrs.w	ip, ip, r0
    12a4:	bf14      	ite	ne
    12a6:	2500      	movne	r5, #0
    12a8:	f001 0501 	andeq.w	r5, r1, #1
    12ac:	2d00      	cmp	r5, #0
    12ae:	d132      	bne.n	1316 <calc_left_wheel_duty_cycle_dpad+0x10a>
    12b0:	b12e      	cbz	r6, 12be <calc_left_wheel_duty_cycle_dpad+0xb2>
    12b2:	2800      	cmp	r0, #0
    12b4:	bf14      	ite	ne
    12b6:	2000      	movne	r0, #0
    12b8:	f001 0001 	andeq.w	r0, r1, #1
    12bc:	bb58      	cbnz	r0, 1316 <calc_left_wheel_duty_cycle_dpad+0x10a>
		duty_cycle = max_duty_cycle;
	}
	else if(down && right) { //down right
    12be:	420b      	tst	r3, r1
    12c0:	bf1c      	itt	ne
    12c2:	f649 109a 	movwne	r0, #39322	; 0x999a
    12c6:	f6c3 7019 	movtne	r0, #16153	; 0x3f19
    12ca:	d128      	bne.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
		duty_cycle = mid_duty_cycle;
	}
	else if(down && left) { //down left
    12cc:	420a      	tst	r2, r1
    12ce:	bf1c      	itt	ne
    12d0:	f649 109a 	movwne	r0, #39322	; 0x999a
    12d4:	f6c3 6099 	movtne	r0, #16025	; 0x3e99
    12d8:	d121      	bne.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
		duty_cycle = min_duty_cycle;
	}
	else if(up && left) { //up left
    12da:	4222      	tst	r2, r4
    12dc:	bf1c      	itt	ne
    12de:	f649 109a 	movwne	r0, #39322	; 0x999a
    12e2:	f6c3 6099 	movtne	r0, #16025	; 0x3e99
    12e6:	d11a      	bne.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
		duty_cycle = min_duty_cycle;
	}
	else if(up && right) { //up right
    12e8:	4223      	tst	r3, r4
    12ea:	bf0e      	itee	eq
    12ec:	2000      	moveq	r0, #0
    12ee:	f649 109a 	movwne	r0, #39322	; 0x999a
    12f2:	f6c3 7019 	movtne	r0, #16153	; 0x3f19
    12f6:	e012      	b.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
    12f8:	f246 6066 	movw	r0, #26214	; 0x6666
    12fc:	f6c3 7066 	movt	r0, #16230	; 0x3f66
    1300:	e00d      	b.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
    1302:	f649 109a 	movw	r0, #39322	; 0x999a
    1306:	f6c3 6099 	movt	r0, #16025	; 0x3e99
    130a:	e008      	b.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
    130c:	f246 6066 	movw	r0, #26214	; 0x6666
    1310:	f6c3 7066 	movt	r0, #16230	; 0x3f66
    1314:	e003      	b.n	131e <calc_left_wheel_duty_cycle_dpad+0x112>
    1316:	f246 6066 	movw	r0, #26214	; 0x6666
    131a:	f6c3 7066 	movt	r0, #16230	; 0x3f66
		duty_cycle = mid_duty_cycle;
	}
	else {
		duty_cycle = 0;
	}
	return (uint8_t) floor(duty_cycle*100);
    131e:	f240 0100 	movw	r1, #0
    1322:	f2c4 21c8 	movt	r1, #17096	; 0x42c8
    1326:	f004 f86b 	bl	5400 <__aeabi_fmul>
    132a:	f003 fbfd 	bl	4b28 <__aeabi_f2d>
    132e:	f009 ffb7 	bl	b2a0 <floor>
    1332:	f003 fee7 	bl	5104 <__aeabi_d2uiz>
}
    1336:	b2c0      	uxtb	r0, r0
    1338:	bd70      	pop	{r4, r5, r6, pc}
    133a:	bf00      	nop
    133c:	0000      	lsls	r0, r0, #0
	...

00001340 <calc_right_wheel_duty_cycle_stick>:
	}

	return (uint8_t) floor(duty_cycle*100);
}

uint8_t calc_right_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
    1340:	b510      	push	{r4, lr}
    1342:	4614      	mov	r4, r2
	float duty_cycle;
	if(x_axis < 0) {
    1344:	2800      	cmp	r0, #0
    1346:	da1b      	bge.n	1380 <calc_right_wheel_duty_cycle_stick+0x40>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
    1348:	2800      	cmp	r0, #0
    134a:	bfb8      	it	lt
    134c:	4240      	neglt	r0, r0
    134e:	f004 f803 	bl	5358 <__aeabi_i2f>
    1352:	4621      	mov	r1, r4
    1354:	f004 f854 	bl	5400 <__aeabi_fmul>
    1358:	f240 0100 	movw	r1, #0
    135c:	f2c4 21fe 	movt	r1, #17150	; 0x42fe
    1360:	f004 f902 	bl	5568 <__aeabi_fdiv>
    1364:	4604      	mov	r4, r0
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
    1366:	f003 fbdf 	bl	4b28 <__aeabi_f2d>
    136a:	a31b      	add	r3, pc, #108	; (adr r3, 13d8 <calc_right_wheel_duty_cycle_stick+0x98>)
    136c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1370:	f003 febe 	bl	50f0 <__aeabi_dcmpgt>
    1374:	bb00      	cbnz	r0, 13b8 <calc_right_wheel_duty_cycle_stick+0x78>
    1376:	f649 149a 	movw	r4, #39322	; 0x999a
    137a:	f6c3 6499 	movt	r4, #16025	; 0x3e99
    137e:	e01b      	b.n	13b8 <calc_right_wheel_duty_cycle_stick+0x78>
	}
	else if(x_axis > 0) {
    1380:	2800      	cmp	r0, #0
    1382:	dd0a      	ble.n	139a <calc_right_wheel_duty_cycle_stick+0x5a>
		if(y_axis > 0) {
    1384:	2900      	cmp	r1, #0
    1386:	bfd9      	ittee	le
    1388:	f649 149a 	movwle	r4, #39322	; 0x999a
    138c:	f6c3 6499 	movtle	r4, #16025	; 0x3e99
    1390:	f649 149a 	movwgt	r4, #39322	; 0x999a
    1394:	f6c3 7419 	movtgt	r4, #16153	; 0x3f19
    1398:	e00e      	b.n	13b8 <calc_right_wheel_duty_cycle_stick+0x78>
		}else {
			duty_cycle = min_duty_cycle;
		}
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
    139a:	b911      	cbnz	r1, 13a2 <calc_right_wheel_duty_cycle_stick+0x62>
    139c:	f04f 0400 	mov.w	r4, #0
    13a0:	e00a      	b.n	13b8 <calc_right_wheel_duty_cycle_stick+0x78>
    13a2:	4610      	mov	r0, r2
    13a4:	f003 fbc0 	bl	4b28 <__aeabi_f2d>
    13a8:	a30d      	add	r3, pc, #52	; (adr r3, 13e0 <calc_right_wheel_duty_cycle_stick+0xa0>)
    13aa:	e9d3 2300 	ldrd	r2, r3, [r3]
    13ae:	f003 fc0f 	bl	4bd0 <__aeabi_dmul>
    13b2:	f003 fec7 	bl	5144 <__aeabi_d2f>
    13b6:	4604      	mov	r4, r0
	}
	return (uint8_t) floor(duty_cycle*100);
    13b8:	4620      	mov	r0, r4
    13ba:	f240 0100 	movw	r1, #0
    13be:	f2c4 21c8 	movt	r1, #17096	; 0x42c8
    13c2:	f004 f81d 	bl	5400 <__aeabi_fmul>
    13c6:	f003 fbaf 	bl	4b28 <__aeabi_f2d>
    13ca:	f009 ff69 	bl	b2a0 <floor>
    13ce:	f003 fe99 	bl	5104 <__aeabi_d2uiz>
}
    13d2:	b2c0      	uxtb	r0, r0
    13d4:	bd10      	pop	{r4, pc}
    13d6:	bf00      	nop
    13d8:	33333333 	.word	0x33333333
    13dc:	3fd33333 	.word	0x3fd33333
    13e0:	cccccccd 	.word	0xcccccccd
    13e4:	3feccccc 	.word	0x3feccccc

000013e8 <calc_left_wheel_duty_cycle_stick>:
	dpad_buff[2] = left;
	dpad_buff[3] = right;

}

uint8_t calc_left_wheel_duty_cycle_stick(int8_t x_axis, int8_t y_axis, float speed_percentage) {
    13e8:	b510      	push	{r4, lr}
    13ea:	4614      	mov	r4, r2
	float duty_cycle;
	if(x_axis > 0) {
    13ec:	2800      	cmp	r0, #0
    13ee:	dd1b      	ble.n	1428 <calc_left_wheel_duty_cycle_stick+0x40>
		duty_cycle = speed_percentage * abs(x_axis)/max_axis_thres;
    13f0:	2800      	cmp	r0, #0
    13f2:	bfb8      	it	lt
    13f4:	4240      	neglt	r0, r0
    13f6:	f003 ffaf 	bl	5358 <__aeabi_i2f>
    13fa:	4621      	mov	r1, r4
    13fc:	f004 f800 	bl	5400 <__aeabi_fmul>
    1400:	f240 0100 	movw	r1, #0
    1404:	f2c4 21fe 	movt	r1, #17150	; 0x42fe
    1408:	f004 f8ae 	bl	5568 <__aeabi_fdiv>
    140c:	4604      	mov	r4, r0
		duty_cycle = (duty_cycle > min_duty_cycle) ? duty_cycle : min_duty_cycle;
    140e:	f003 fb8b 	bl	4b28 <__aeabi_f2d>
    1412:	a31b      	add	r3, pc, #108	; (adr r3, 1480 <calc_left_wheel_duty_cycle_stick+0x98>)
    1414:	e9d3 2300 	ldrd	r2, r3, [r3]
    1418:	f003 fe6a 	bl	50f0 <__aeabi_dcmpgt>
    141c:	bb00      	cbnz	r0, 1460 <calc_left_wheel_duty_cycle_stick+0x78>
    141e:	f649 149a 	movw	r4, #39322	; 0x999a
    1422:	f6c3 6499 	movt	r4, #16025	; 0x3e99
    1426:	e01b      	b.n	1460 <calc_left_wheel_duty_cycle_stick+0x78>
	}
	else if(x_axis <0) {
    1428:	2800      	cmp	r0, #0
    142a:	da0a      	bge.n	1442 <calc_left_wheel_duty_cycle_stick+0x5a>
		if(y_axis > 0) {
    142c:	2900      	cmp	r1, #0
    142e:	bfd9      	ittee	le
    1430:	f649 149a 	movwle	r4, #39322	; 0x999a
    1434:	f6c3 6499 	movtle	r4, #16025	; 0x3e99
    1438:	f649 149a 	movwgt	r4, #39322	; 0x999a
    143c:	f6c3 7419 	movtgt	r4, #16153	; 0x3f19
    1440:	e00e      	b.n	1460 <calc_left_wheel_duty_cycle_stick+0x78>
		}else {
			duty_cycle = min_duty_cycle;
		}
	}
	else {
		duty_cycle = (y_axis == 0) ? 0 : speed_percentage * max_duty_cycle;
    1442:	b911      	cbnz	r1, 144a <calc_left_wheel_duty_cycle_stick+0x62>
    1444:	f04f 0400 	mov.w	r4, #0
    1448:	e00a      	b.n	1460 <calc_left_wheel_duty_cycle_stick+0x78>
    144a:	4610      	mov	r0, r2
    144c:	f003 fb6c 	bl	4b28 <__aeabi_f2d>
    1450:	a30d      	add	r3, pc, #52	; (adr r3, 1488 <calc_left_wheel_duty_cycle_stick+0xa0>)
    1452:	e9d3 2300 	ldrd	r2, r3, [r3]
    1456:	f003 fbbb 	bl	4bd0 <__aeabi_dmul>
    145a:	f003 fe73 	bl	5144 <__aeabi_d2f>
    145e:	4604      	mov	r4, r0
	}

	return (uint8_t) floor(duty_cycle*100);
    1460:	4620      	mov	r0, r4
    1462:	f240 0100 	movw	r1, #0
    1466:	f2c4 21c8 	movt	r1, #17096	; 0x42c8
    146a:	f003 ffc9 	bl	5400 <__aeabi_fmul>
    146e:	f003 fb5b 	bl	4b28 <__aeabi_f2d>
    1472:	f009 ff15 	bl	b2a0 <floor>
    1476:	f003 fe45 	bl	5104 <__aeabi_d2uiz>
}
    147a:	b2c0      	uxtb	r0, r0
    147c:	bd10      	pop	{r4, pc}
    147e:	bf00      	nop
    1480:	33333333 	.word	0x33333333
    1484:	3fd33333 	.word	0x3fd33333
    1488:	cccccccd 	.word	0xcccccccd
    148c:	3feccccc 	.word	0x3feccccc

00001490 <config_spi>:
			}
		free(p);
	}
}

void config_spi(void) {
    1490:	b530      	push	{r4, r5, lr}
    1492:	b083      	sub	sp, #12
	MSS_SPI_init( &g_mss_spi1 );
    1494:	f240 54cc 	movw	r4, #1484	; 0x5cc
    1498:	f2c2 0400 	movt	r4, #8192	; 0x2000
    149c:	4620      	mov	r0, r4
    149e:	f002 f8c5 	bl	362c <MSS_SPI_init>
		MSS_SPI_configure_master_mode
    14a2:	f04f 0508 	mov.w	r5, #8
    14a6:	9500      	str	r5, [sp, #0]
    14a8:	4620      	mov	r0, r4
    14aa:	f04f 0100 	mov.w	r1, #0
    14ae:	460a      	mov	r2, r1
    14b0:	f04f 0302 	mov.w	r3, #2
    14b4:	f001 fa6e 	bl	2994 <MSS_SPI_configure_master_mode>
		    MSS_SPI_SLAVE_0,
		    MSS_SPI_MODE0,
		    MSS_SPI_PCLK_DIV_8,
		    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
		);
		MSS_SPI_configure_master_mode
    14b8:	9500      	str	r5, [sp, #0]
    14ba:	4620      	mov	r0, r4
    14bc:	f04f 0101 	mov.w	r1, #1
    14c0:	f04f 0200 	mov.w	r2, #0
    14c4:	f04f 0302 	mov.w	r3, #2
    14c8:	f001 fa64 	bl	2994 <MSS_SPI_configure_master_mode>
			    MSS_SPI_MODE0,
			    MSS_SPI_PCLK_DIV_8,
			    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
			);

}
    14cc:	b003      	add	sp, #12
    14ce:	bd30      	pop	{r4, r5, pc}

000014d0 <n64button>:

	N64ControlOn = false;
	}

void n64button(struct Print * print)
{
    14d0:	b570      	push	{r4, r5, r6, lr}
    14d2:	b084      	sub	sp, #16
    14d4:	4606      	mov	r6, r0
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) , N64BUTTON_Y + (N64BUTTON_H/5), 'L', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    14d6:	f647 34ef 	movw	r4, #31727	; 0x7bef
    14da:	9400      	str	r4, [sp, #0]
    14dc:	9401      	str	r4, [sp, #4]
    14de:	f04f 0504 	mov.w	r5, #4
    14e2:	9502      	str	r5, [sp, #8]
    14e4:	f04f 0126 	mov.w	r1, #38	; 0x26
    14e8:	f04f 0218 	mov.w	r2, #24
    14ec:	f04f 034c 	mov.w	r3, #76	; 0x4c
    14f0:	f7ff f8c8 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 25 , N64BUTTON_Y + (N64BUTTON_H/5), 'I', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    14f4:	9400      	str	r4, [sp, #0]
    14f6:	9401      	str	r4, [sp, #4]
    14f8:	9502      	str	r5, [sp, #8]
    14fa:	4630      	mov	r0, r6
    14fc:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1500:	f04f 0218 	mov.w	r2, #24
    1504:	f04f 0349 	mov.w	r3, #73	; 0x49
    1508:	f7ff f8bc 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 50 , N64BUTTON_Y + (N64BUTTON_H/5), 'N', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    150c:	9400      	str	r4, [sp, #0]
    150e:	9401      	str	r4, [sp, #4]
    1510:	9502      	str	r5, [sp, #8]
    1512:	4630      	mov	r0, r6
    1514:	f04f 0158 	mov.w	r1, #88	; 0x58
    1518:	f04f 0218 	mov.w	r2, #24
    151c:	f04f 034e 	mov.w	r3, #78	; 0x4e
    1520:	f7ff f8b0 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 75 , N64BUTTON_Y + (N64BUTTON_H/5), 'E', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    1524:	9400      	str	r4, [sp, #0]
    1526:	9401      	str	r4, [sp, #4]
    1528:	9502      	str	r5, [sp, #8]
    152a:	4630      	mov	r0, r6
    152c:	f04f 0171 	mov.w	r1, #113	; 0x71
    1530:	f04f 0218 	mov.w	r2, #24
    1534:	f04f 0345 	mov.w	r3, #69	; 0x45
    1538:	f7ff f8a4 	bl	684 <drawChar>

	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) , N64BUTTON_Y + (N64BUTTON_H*3/5), 'F', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    153c:	9400      	str	r4, [sp, #0]
    153e:	9401      	str	r4, [sp, #4]
    1540:	9502      	str	r5, [sp, #8]
    1542:	4630      	mov	r0, r6
    1544:	f04f 0118 	mov.w	r1, #24
    1548:	f04f 0248 	mov.w	r2, #72	; 0x48
    154c:	f04f 0346 	mov.w	r3, #70	; 0x46
    1550:	f7ff f898 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 25 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    1554:	9400      	str	r4, [sp, #0]
    1556:	9401      	str	r4, [sp, #4]
    1558:	9502      	str	r5, [sp, #8]
    155a:	4630      	mov	r0, r6
    155c:	f04f 0131 	mov.w	r1, #49	; 0x31
    1560:	f04f 0248 	mov.w	r2, #72	; 0x48
    1564:	f04f 034f 	mov.w	r3, #79	; 0x4f
    1568:	f7ff f88c 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 50 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    156c:	9400      	str	r4, [sp, #0]
    156e:	9401      	str	r4, [sp, #4]
    1570:	9502      	str	r5, [sp, #8]
    1572:	4630      	mov	r0, r6
    1574:	f04f 014a 	mov.w	r1, #74	; 0x4a
    1578:	f04f 0248 	mov.w	r2, #72	; 0x48
    157c:	f04f 034c 	mov.w	r3, #76	; 0x4c
    1580:	f7ff f880 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 75 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    1584:	9400      	str	r4, [sp, #0]
    1586:	9401      	str	r4, [sp, #4]
    1588:	9502      	str	r5, [sp, #8]
    158a:	4630      	mov	r0, r6
    158c:	f04f 0163 	mov.w	r1, #99	; 0x63
    1590:	f04f 0248 	mov.w	r2, #72	; 0x48
    1594:	f04f 034c 	mov.w	r3, #76	; 0x4c
    1598:	f7ff f874 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 100 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    159c:	9400      	str	r4, [sp, #0]
    159e:	9401      	str	r4, [sp, #4]
    15a0:	9502      	str	r5, [sp, #8]
    15a2:	4630      	mov	r0, r6
    15a4:	f04f 017c 	mov.w	r1, #124	; 0x7c
    15a8:	f04f 0248 	mov.w	r2, #72	; 0x48
    15ac:	f04f 034f 	mov.w	r3, #79	; 0x4f
    15b0:	f7ff f868 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 125 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'W', ILI9341_DARKGREY,ILI9341_DARKGREY, 4 );
    15b4:	9400      	str	r4, [sp, #0]
    15b6:	9401      	str	r4, [sp, #4]
    15b8:	9502      	str	r5, [sp, #8]
    15ba:	4630      	mov	r0, r6
    15bc:	f04f 0195 	mov.w	r1, #149	; 0x95
    15c0:	f04f 0248 	mov.w	r2, #72	; 0x48
    15c4:	f04f 0357 	mov.w	r3, #87	; 0x57
    15c8:	f7ff f85c 	bl	684 <drawChar>

	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4, LINEBUTTON_Y + (LINEBUTTON_H/2.5), 'N', ILI9341_WHITE,ILI9341_WHITE, 4);
    15cc:	f64f 74ff 	movw	r4, #65535	; 0xffff
    15d0:	9400      	str	r4, [sp, #0]
    15d2:	9401      	str	r4, [sp, #4]
    15d4:	9502      	str	r5, [sp, #8]
    15d6:	4630      	mov	r0, r6
    15d8:	f04f 012d 	mov.w	r1, #45	; 0x2d
    15dc:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    15e0:	f04f 034e 	mov.w	r3, #78	; 0x4e
    15e4:	f7ff f84e 	bl	684 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 25 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '6', ILI9341_WHITE,ILI9341_WHITE, 4);
    15e8:	9400      	str	r4, [sp, #0]
    15ea:	9401      	str	r4, [sp, #4]
    15ec:	9502      	str	r5, [sp, #8]
    15ee:	4630      	mov	r0, r6
    15f0:	f04f 0146 	mov.w	r1, #70	; 0x46
    15f4:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    15f8:	f04f 0336 	mov.w	r3, #54	; 0x36
    15fc:	f7ff f842 	bl	684 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 50 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '4', ILI9341_WHITE,ILI9341_WHITE, 4);
    1600:	9400      	str	r4, [sp, #0]
    1602:	9401      	str	r4, [sp, #4]
    1604:	9502      	str	r5, [sp, #8]
    1606:	4630      	mov	r0, r6
    1608:	f04f 015f 	mov.w	r1, #95	; 0x5f
    160c:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    1610:	f04f 0334 	mov.w	r3, #52	; 0x34
    1614:	f7ff f836 	bl	684 <drawChar>

	N64ControlOn = true;
    1618:	f240 532c 	movw	r3, #1324	; 0x52c
    161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1620:	f04f 0201 	mov.w	r2, #1
    1624:	601a      	str	r2, [r3, #0]
}
    1626:	b004      	add	sp, #16
    1628:	bd70      	pop	{r4, r5, r6, pc}
    162a:	bf00      	nop

0000162c <linebutton>:
  MovementOn = true;
}


void linebutton(struct Print * print)
{
    162c:	b570      	push	{r4, r5, r6, lr}
    162e:	b084      	sub	sp, #16
    1630:	4606      	mov	r6, r0
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) , N64BUTTON_Y + (N64BUTTON_H/5), 'L', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1632:	f64f 74ff 	movw	r4, #65535	; 0xffff
    1636:	9400      	str	r4, [sp, #0]
    1638:	9401      	str	r4, [sp, #4]
    163a:	f04f 0504 	mov.w	r5, #4
    163e:	9502      	str	r5, [sp, #8]
    1640:	f04f 0126 	mov.w	r1, #38	; 0x26
    1644:	f04f 0218 	mov.w	r2, #24
    1648:	f04f 034c 	mov.w	r3, #76	; 0x4c
    164c:	f7ff f81a 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 25 , N64BUTTON_Y + (N64BUTTON_H/5), 'I', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1650:	9400      	str	r4, [sp, #0]
    1652:	9401      	str	r4, [sp, #4]
    1654:	9502      	str	r5, [sp, #8]
    1656:	4630      	mov	r0, r6
    1658:	f04f 013f 	mov.w	r1, #63	; 0x3f
    165c:	f04f 0218 	mov.w	r2, #24
    1660:	f04f 0349 	mov.w	r3, #73	; 0x49
    1664:	f7ff f80e 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 50 , N64BUTTON_Y + (N64BUTTON_H/5), 'N', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1668:	9400      	str	r4, [sp, #0]
    166a:	9401      	str	r4, [sp, #4]
    166c:	9502      	str	r5, [sp, #8]
    166e:	4630      	mov	r0, r6
    1670:	f04f 0158 	mov.w	r1, #88	; 0x58
    1674:	f04f 0218 	mov.w	r2, #24
    1678:	f04f 034e 	mov.w	r3, #78	; 0x4e
    167c:	f7ff f802 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/5) + 75 , N64BUTTON_Y + (N64BUTTON_H/5), 'E', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1680:	9400      	str	r4, [sp, #0]
    1682:	9401      	str	r4, [sp, #4]
    1684:	9502      	str	r5, [sp, #8]
    1686:	4630      	mov	r0, r6
    1688:	f04f 0171 	mov.w	r1, #113	; 0x71
    168c:	f04f 0218 	mov.w	r2, #24
    1690:	f04f 0345 	mov.w	r3, #69	; 0x45
    1694:	f7fe fff6 	bl	684 <drawChar>

	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) , N64BUTTON_Y + (N64BUTTON_H*3/5), 'F', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1698:	9400      	str	r4, [sp, #0]
    169a:	9401      	str	r4, [sp, #4]
    169c:	9502      	str	r5, [sp, #8]
    169e:	4630      	mov	r0, r6
    16a0:	f04f 0118 	mov.w	r1, #24
    16a4:	f04f 0248 	mov.w	r2, #72	; 0x48
    16a8:	f04f 0346 	mov.w	r3, #70	; 0x46
    16ac:	f7fe ffea 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 25 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4 );
    16b0:	9400      	str	r4, [sp, #0]
    16b2:	9401      	str	r4, [sp, #4]
    16b4:	9502      	str	r5, [sp, #8]
    16b6:	4630      	mov	r0, r6
    16b8:	f04f 0131 	mov.w	r1, #49	; 0x31
    16bc:	f04f 0248 	mov.w	r2, #72	; 0x48
    16c0:	f04f 034f 	mov.w	r3, #79	; 0x4f
    16c4:	f7fe ffde 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 50 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_WHITE,ILI9341_WHITE, 4 );
    16c8:	9400      	str	r4, [sp, #0]
    16ca:	9401      	str	r4, [sp, #4]
    16cc:	9502      	str	r5, [sp, #8]
    16ce:	4630      	mov	r0, r6
    16d0:	f04f 014a 	mov.w	r1, #74	; 0x4a
    16d4:	f04f 0248 	mov.w	r2, #72	; 0x48
    16d8:	f04f 034c 	mov.w	r3, #76	; 0x4c
    16dc:	f7fe ffd2 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 75 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'L', ILI9341_WHITE,ILI9341_WHITE, 4 );
    16e0:	9400      	str	r4, [sp, #0]
    16e2:	9401      	str	r4, [sp, #4]
    16e4:	9502      	str	r5, [sp, #8]
    16e6:	4630      	mov	r0, r6
    16e8:	f04f 0163 	mov.w	r1, #99	; 0x63
    16ec:	f04f 0248 	mov.w	r2, #72	; 0x48
    16f0:	f04f 034c 	mov.w	r3, #76	; 0x4c
    16f4:	f7fe ffc6 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 100 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4 );
    16f8:	9400      	str	r4, [sp, #0]
    16fa:	9401      	str	r4, [sp, #4]
    16fc:	9502      	str	r5, [sp, #8]
    16fe:	4630      	mov	r0, r6
    1700:	f04f 017c 	mov.w	r1, #124	; 0x7c
    1704:	f04f 0248 	mov.w	r2, #72	; 0x48
    1708:	f04f 034f 	mov.w	r3, #79	; 0x4f
    170c:	f7fe ffba 	bl	684 <drawChar>
	drawChar(print, N64BUTTON_X +(N64BUTTON_W/10) + 125 , N64BUTTON_Y + (N64BUTTON_H*3/5), 'W', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1710:	9400      	str	r4, [sp, #0]
    1712:	9401      	str	r4, [sp, #4]
    1714:	9502      	str	r5, [sp, #8]
    1716:	4630      	mov	r0, r6
    1718:	f04f 0195 	mov.w	r1, #149	; 0x95
    171c:	f04f 0248 	mov.w	r2, #72	; 0x48
    1720:	f04f 0357 	mov.w	r3, #87	; 0x57
    1724:	f7fe ffae 	bl	684 <drawChar>

	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4, LINEBUTTON_Y + (LINEBUTTON_H/2.5), 'N', ILI9341_DARKGREY,ILI9341_DARKGREY, 4);
    1728:	f647 34ef 	movw	r4, #31727	; 0x7bef
    172c:	9400      	str	r4, [sp, #0]
    172e:	9401      	str	r4, [sp, #4]
    1730:	9502      	str	r5, [sp, #8]
    1732:	4630      	mov	r0, r6
    1734:	f04f 012d 	mov.w	r1, #45	; 0x2d
    1738:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    173c:	f04f 034e 	mov.w	r3, #78	; 0x4e
    1740:	f7fe ffa0 	bl	684 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 25 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '6', ILI9341_DARKGREY,ILI9341_DARKGREY, 4);
    1744:	9400      	str	r4, [sp, #0]
    1746:	9401      	str	r4, [sp, #4]
    1748:	9502      	str	r5, [sp, #8]
    174a:	4630      	mov	r0, r6
    174c:	f04f 0146 	mov.w	r1, #70	; 0x46
    1750:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    1754:	f04f 0336 	mov.w	r3, #54	; 0x36
    1758:	f7fe ff94 	bl	684 <drawChar>
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 50 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '4', ILI9341_DARKGREY,ILI9341_DARKGREY, 4);
    175c:	9400      	str	r4, [sp, #0]
    175e:	9401      	str	r4, [sp, #4]
    1760:	9502      	str	r5, [sp, #8]
    1762:	4630      	mov	r0, r6
    1764:	f04f 015f 	mov.w	r1, #95	; 0x5f
    1768:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    176c:	f04f 0334 	mov.w	r3, #52	; 0x34
    1770:	f7fe ff88 	bl	684 <drawChar>

	N64ControlOn = false;
    1774:	f240 532c 	movw	r3, #1324	; 0x52c
    1778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177c:	f04f 0200 	mov.w	r2, #0
    1780:	601a      	str	r2, [r3, #0]
	}
    1782:	b004      	add	sp, #16
    1784:	bd70      	pop	{r4, r5, r6, pc}
    1786:	bf00      	nop

00001788 <mode_buttons>:
		free(p);
	}

}

void mode_buttons(struct Adafruit_FT6206 * ts) {
    1788:	b530      	push	{r4, r5, lr}
    178a:	b083      	sub	sp, #12
    178c:	4604      	mov	r4, r0
	if (touched(ts)){
    178e:	f7fe feeb 	bl	568 <touched>
    1792:	2800      	cmp	r0, #0
    1794:	d05b      	beq.n	184e <mode_buttons+0xc6>
		struct TS_Point * p;
		//p = (struct TS_Point *) malloc(sizeof(struct TS_Point));
		p = getPoint(ts);
    1796:	4620      	mov	r0, r4
    1798:	f7fe ff5a 	bl	650 <getPoint>
    179c:	4604      	mov	r4, r0

		p->x = map(p->x, 0, 240, 240, 0);
    179e:	f9b0 0000 	ldrsh.w	r0, [r0]
    17a2:	f04f 0500 	mov.w	r5, #0
    17a6:	9500      	str	r5, [sp, #0]
    17a8:	4629      	mov	r1, r5
    17aa:	f04f 02f0 	mov.w	r2, #240	; 0xf0
    17ae:	4613      	mov	r3, r2
    17b0:	f7ff fbc8 	bl	f44 <map>
    17b4:	8020      	strh	r0, [r4, #0]
		p->y = map(p->y, 0, 320, 320, 0);
    17b6:	f9b4 0002 	ldrsh.w	r0, [r4, #2]
    17ba:	9500      	str	r5, [sp, #0]
    17bc:	4629      	mov	r1, r5
    17be:	f44f 72a0 	mov.w	r2, #320	; 0x140
    17c2:	4613      	mov	r3, r2
    17c4:	f7ff fbbe 	bl	f44 <map>
    17c8:	8060      	strh	r0, [r4, #2]
//			int y =  height(print) - p->x;;
//			int x = p->y;
		int y = height(print) - p->x;
    17ca:	f240 5374 	movw	r3, #1396	; 0x574
    17ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d2:	6818      	ldr	r0, [r3, #0]
    17d4:	f7fe ff52 	bl	67c <height>
    17d8:	b200      	sxth	r0, r0
    17da:	f9b4 3000 	ldrsh.w	r3, [r4]
    17de:	ebc3 0000 	rsb	r0, r3, r0
		int x = p->y;
    17e2:	f9b4 2002 	ldrsh.w	r2, [r4, #2]

		if (N64ControlOn)
    17e6:	f240 532c 	movw	r3, #1324	; 0x52c
    17ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ee:	681b      	ldr	r3, [r3, #0]
    17f0:	b1ab      	cbz	r3, 181e <mode_buttons+0x96>
			{
			  if((x > LINEBUTTON_X) && (x < (LINEBUTTON_X + LINEBUTTON_W))) {
    17f2:	f1a2 020b 	sub.w	r2, r2, #11
    17f6:	2a8a      	cmp	r2, #138	; 0x8a
    17f8:	d826      	bhi.n	1848 <mode_buttons+0xc0>
				if ((y > LINEBUTTON_Y) && (y <= (LINEBUTTON_Y + LINEBUTTON_H))) {
    17fa:	f1a0 0079 	sub.w	r0, r0, #121	; 0x79
    17fe:	2877      	cmp	r0, #119	; 0x77
    1800:	d822      	bhi.n	1848 <mode_buttons+0xc0>
					printf("LINE BUTTON HIT\n\r");
    1802:	f64b 00c8 	movw	r0, #47304	; 0xb8c8
    1806:	f2c0 0000 	movt	r0, #0
    180a:	f004 fb53 	bl	5eb4 <printf>
				  linebutton(print);
    180e:	f240 5374 	movw	r3, #1396	; 0x574
    1812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1816:	6818      	ldr	r0, [r3, #0]
    1818:	f7ff ff08 	bl	162c <linebutton>
    181c:	e014      	b.n	1848 <mode_buttons+0xc0>
				}
			  }
			}
			else //Record is off (MovementOn == false)
			{
			  if((x > N64BUTTON_X) && (x < (N64BUTTON_X + N64BUTTON_W))) {
    181e:	f1a2 020b 	sub.w	r2, r2, #11
    1822:	2a8a      	cmp	r2, #138	; 0x8a
    1824:	d810      	bhi.n	1848 <mode_buttons+0xc0>
				if ((y > N64BUTTON_Y) && (y <= (N64BUTTON_Y + N64BUTTON_H))) {
    1826:	f100 30ff 	add.w	r0, r0, #4294967295
    182a:	2877      	cmp	r0, #119	; 0x77
    182c:	d80c      	bhi.n	1848 <mode_buttons+0xc0>
					printf("N64 BUTTON HIT\n\r");
    182e:	f64b 00dc 	movw	r0, #47324	; 0xb8dc
    1832:	f2c0 0000 	movt	r0, #0
    1836:	f004 fb3d 	bl	5eb4 <printf>
				  n64button(print);
    183a:	f240 5374 	movw	r3, #1396	; 0x574
    183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1842:	6818      	ldr	r0, [r3, #0]
    1844:	f7ff fe44 	bl	14d0 <n64button>
				}
			  }
			}
		free(p);
    1848:	4620      	mov	r0, r4
    184a:	f003 ffe3 	bl	5814 <free>
	}
}
    184e:	b003      	add	sp, #12
    1850:	bd30      	pop	{r4, r5, pc}
    1852:	bf00      	nop

00001854 <greenBtn>:
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 50 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_DARKGREY,ILI9341_RED, 4);
  MovementOn = false;
}

void greenBtn(struct Print * print)
{
    1854:	b5f0      	push	{r4, r5, r6, r7, lr}
    1856:	b085      	sub	sp, #20
    1858:	4606      	mov	r6, r0
	//fillRoundRect(print, GREENBUTTON_X, GREENBUTTON_Y, GREENBUTTON_W, GREENBUTTON_H, GREENBUTTON_W/8, ILI9341_GREEN);
	  drawChar(print, GREENBUTTON_X+(GREENBUTTON_W/3) , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'O', ILI9341_DARKGREY,ILI9341_GREEN, 4 );
    185a:	f647 34ef 	movw	r4, #31727	; 0x7bef
    185e:	9400      	str	r4, [sp, #0]
    1860:	f44f 67fc 	mov.w	r7, #2016	; 0x7e0
    1864:	9701      	str	r7, [sp, #4]
    1866:	f04f 0504 	mov.w	r5, #4
    186a:	9502      	str	r5, [sp, #8]
    186c:	f04f 01e2 	mov.w	r1, #226	; 0xe2
    1870:	f04f 0230 	mov.w	r2, #48	; 0x30
    1874:	f04f 034f 	mov.w	r3, #79	; 0x4f
    1878:	f7fe ff04 	bl	684 <drawChar>
	  drawChar(print, GREENBUTTON_X +(GREENBUTTON_W/3) + 25 , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'N', ILI9341_DARKGREY,ILI9341_GREEN, 4 );
    187c:	9400      	str	r4, [sp, #0]
    187e:	9701      	str	r7, [sp, #4]
    1880:	9502      	str	r5, [sp, #8]
    1882:	4630      	mov	r0, r6
    1884:	f04f 01fb 	mov.w	r1, #251	; 0xfb
    1888:	f04f 0230 	mov.w	r2, #48	; 0x30
    188c:	f04f 034e 	mov.w	r3, #78	; 0x4e
    1890:	f7fe fef8 	bl	684 <drawChar>
	//fillRoundRect(print, REDBUTTON_X, REDBUTTON_Y, REDBUTTON_W, REDBUTTON_H,REDBUTTON_W/8, ILI9341_RED);
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4, REDBUTTON_Y + (REDBUTTON_H/2.5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4);
    1894:	f64f 74ff 	movw	r4, #65535	; 0xffff
    1898:	9400      	str	r4, [sp, #0]
    189a:	9401      	str	r4, [sp, #4]
    189c:	9502      	str	r5, [sp, #8]
    189e:	4630      	mov	r0, r6
    18a0:	f04f 01d7 	mov.w	r1, #215	; 0xd7
    18a4:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    18a8:	f04f 034f 	mov.w	r3, #79	; 0x4f
    18ac:	f7fe feea 	bl	684 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 25 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_WHITE,ILI9341_WHITE, 4);
    18b0:	9400      	str	r4, [sp, #0]
    18b2:	9401      	str	r4, [sp, #4]
    18b4:	9502      	str	r5, [sp, #8]
    18b6:	4630      	mov	r0, r6
    18b8:	f04f 01f0 	mov.w	r1, #240	; 0xf0
    18bc:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    18c0:	f04f 0346 	mov.w	r3, #70	; 0x46
    18c4:	f7fe fede 	bl	684 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 50 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_WHITE,ILI9341_WHITE, 4);
    18c8:	9400      	str	r4, [sp, #0]
    18ca:	9401      	str	r4, [sp, #4]
    18cc:	9502      	str	r5, [sp, #8]
    18ce:	4630      	mov	r0, r6
    18d0:	f240 1109 	movw	r1, #265	; 0x109
    18d4:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    18d8:	f04f 0346 	mov.w	r3, #70	; 0x46
    18dc:	f7fe fed2 	bl	684 <drawChar>



  MovementOn = true;
    18e0:	f240 5330 	movw	r3, #1328	; 0x530
    18e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18e8:	f04f 0201 	mov.w	r2, #1
    18ec:	601a      	str	r2, [r3, #0]
}
    18ee:	b005      	add	sp, #20
    18f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18f2:	bf00      	nop

000018f4 <redBtn>:
{
  drawRect(print, FRAME_X, FRAME_Y, FRAME_W, FRAME_H, ILI9341_BLACK);
}

void redBtn(struct Print * print)
{
    18f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    18f6:	b085      	sub	sp, #20
    18f8:	4606      	mov	r6, r0
	//fillRoundRect(print, REDBUTTON_X, REDBUTTON_Y, REDBUTTON_W, REDBUTTON_H, REDBUTTON_W/8, ILI9341_RED);
	//fillRoundRect(print, GREENBUTTON_X, GREENBUTTON_Y, GREENBUTTON_W, GREENBUTTON_H, GREENBUTTON_W/8, ILI9341_GREEN);
  drawChar(print, GREENBUTTON_X+(GREENBUTTON_W/3) , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'O', ILI9341_WHITE,ILI9341_WHITE, 4 );
    18fa:	f64f 75ff 	movw	r5, #65535	; 0xffff
    18fe:	9500      	str	r5, [sp, #0]
    1900:	9501      	str	r5, [sp, #4]
    1902:	f04f 0404 	mov.w	r4, #4
    1906:	9402      	str	r4, [sp, #8]
    1908:	f04f 01e2 	mov.w	r1, #226	; 0xe2
    190c:	f04f 0230 	mov.w	r2, #48	; 0x30
    1910:	f04f 034f 	mov.w	r3, #79	; 0x4f
    1914:	f7fe feb6 	bl	684 <drawChar>
  drawChar(print, GREENBUTTON_X +(GREENBUTTON_W/3) + 25 , GREENBUTTON_Y + (GREENBUTTON_H/2.5), 'N', ILI9341_WHITE,ILI9341_WHITE, 4 );
    1918:	9500      	str	r5, [sp, #0]
    191a:	9501      	str	r5, [sp, #4]
    191c:	9402      	str	r4, [sp, #8]
    191e:	4630      	mov	r0, r6
    1920:	f04f 01fb 	mov.w	r1, #251	; 0xfb
    1924:	f04f 0230 	mov.w	r2, #48	; 0x30
    1928:	f04f 034e 	mov.w	r3, #78	; 0x4e
    192c:	f7fe feaa 	bl	684 <drawChar>

  drawChar(print, REDBUTTON_X + REDBUTTON_W/4, REDBUTTON_Y + (REDBUTTON_H/2.5), 'O', ILI9341_DARKGREY,ILI9341_RED, 4);
    1930:	f647 35ef 	movw	r5, #31727	; 0x7bef
    1934:	9500      	str	r5, [sp, #0]
    1936:	f44f 4778 	mov.w	r7, #63488	; 0xf800
    193a:	9701      	str	r7, [sp, #4]
    193c:	9402      	str	r4, [sp, #8]
    193e:	4630      	mov	r0, r6
    1940:	f04f 01d7 	mov.w	r1, #215	; 0xd7
    1944:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    1948:	f04f 034f 	mov.w	r3, #79	; 0x4f
    194c:	f7fe fe9a 	bl	684 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 25 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_DARKGREY,ILI9341_RED, 4);
    1950:	9500      	str	r5, [sp, #0]
    1952:	9701      	str	r7, [sp, #4]
    1954:	9402      	str	r4, [sp, #8]
    1956:	4630      	mov	r0, r6
    1958:	f04f 01f0 	mov.w	r1, #240	; 0xf0
    195c:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    1960:	f04f 0346 	mov.w	r3, #70	; 0x46
    1964:	f7fe fe8e 	bl	684 <drawChar>
  drawChar(print, REDBUTTON_X + REDBUTTON_W/4 + 50 , REDBUTTON_Y + (REDBUTTON_H/2.5), 'F', ILI9341_DARKGREY,ILI9341_RED, 4);
    1968:	9500      	str	r5, [sp, #0]
    196a:	9701      	str	r7, [sp, #4]
    196c:	9402      	str	r4, [sp, #8]
    196e:	4630      	mov	r0, r6
    1970:	f240 1109 	movw	r1, #265	; 0x109
    1974:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    1978:	f04f 0346 	mov.w	r3, #70	; 0x46
    197c:	f7fe fe82 	bl	684 <drawChar>
  MovementOn = false;
    1980:	f240 5330 	movw	r3, #1328	; 0x530
    1984:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1988:	f04f 0200 	mov.w	r2, #0
    198c:	601a      	str	r2, [r3, #0]
}
    198e:	b005      	add	sp, #20
    1990:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1992:	bf00      	nop

00001994 <setup_screen>:
			    MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
			);

}

void setup_screen(struct Print * print, struct Adafruit_FT6206 * ts) {
    1994:	b570      	push	{r4, r5, r6, lr}
    1996:	b084      	sub	sp, #16
    1998:	4604      	mov	r4, r0
    199a:	460d      	mov	r5, r1
	begin(print);
    199c:	f7ff f95c 	bl	c58 <begin>
	ts_begin(ts, FT6206_DEFAULT_THRESSHOLD);
    19a0:	4628      	mov	r0, r5
    19a2:	f04f 0180 	mov.w	r1, #128	; 0x80
    19a6:	f7fe fdaf 	bl	508 <ts_begin>
	fillScreen(print, ILI9341_BLACK);
    19aa:	4620      	mov	r0, r4
    19ac:	f04f 0100 	mov.w	r1, #0
    19b0:	f7ff f800 	bl	9b4 <fillScreen>
	setRotation(print, 1);
    19b4:	4620      	mov	r0, r4
    19b6:	f04f 0101 	mov.w	r1, #1
    19ba:	f7ff f913 	bl	be4 <setRotation>

	fillRoundRect(print, GREENBUTTON_X, GREENBUTTON_Y, GREENBUTTON_W, GREENBUTTON_H, GREENBUTTON_W/8, ILI9341_GREEN);
    19be:	f04f 0578 	mov.w	r5, #120	; 0x78
    19c2:	9500      	str	r5, [sp, #0]
    19c4:	f04f 0611 	mov.w	r6, #17
    19c8:	9601      	str	r6, [sp, #4]
    19ca:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
    19ce:	9302      	str	r3, [sp, #8]
    19d0:	4620      	mov	r0, r4
    19d2:	f04f 01b4 	mov.w	r1, #180	; 0xb4
    19d6:	f04f 0200 	mov.w	r2, #0
    19da:	f04f 038c 	mov.w	r3, #140	; 0x8c
    19de:	f7fe ffa1 	bl	924 <fillRoundRect>
	fillRoundRect(print, REDBUTTON_X, REDBUTTON_Y, REDBUTTON_W, REDBUTTON_H,REDBUTTON_W/8, ILI9341_RED);
    19e2:	9500      	str	r5, [sp, #0]
    19e4:	9601      	str	r6, [sp, #4]
    19e6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
    19ea:	9302      	str	r3, [sp, #8]
    19ec:	4620      	mov	r0, r4
    19ee:	f04f 01b4 	mov.w	r1, #180	; 0xb4
    19f2:	462a      	mov	r2, r5
    19f4:	f04f 038c 	mov.w	r3, #140	; 0x8c
    19f8:	f7fe ff94 	bl	924 <fillRoundRect>
	//fillRoundRect(print, N64BUTTON_X, N64BUTTON_Y, N64BUTTON_W, N64BUTTON_H,N64BUTTON_W/8, ILI9341_BLUE);
	//fillRoundRect(print, LINEBUTTON_X, LINEBUTTON_Y, LINEBUTTON_W, LINEBUTTON_H,LINEBUTTON_W/8, ILI9341_MAGENTA);
	redBtn(print);
    19fc:	4620      	mov	r0, r4
    19fe:	f7ff ff79 	bl	18f4 <redBtn>
	n64button(print);
    1a02:	4620      	mov	r0, r4
    1a04:	f7ff fd64 	bl	14d0 <n64button>
}
    1a08:	b004      	add	sp, #16
    1a0a:	bd70      	pop	{r4, r5, r6, pc}

00001a0c <start_stop_buttons>:
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 25 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '6', ILI9341_WHITE,ILI9341_WHITE, 4);
	drawChar(print, LINEBUTTON_X + LINEBUTTON_W/4 + 50 , LINEBUTTON_Y + (LINEBUTTON_H/2.5), '4', ILI9341_WHITE,ILI9341_WHITE, 4);

	N64ControlOn = true;
}
void start_stop_buttons(struct Adafruit_FT6206 * ts) {
    1a0c:	b530      	push	{r4, r5, lr}
    1a0e:	b083      	sub	sp, #12
    1a10:	4604      	mov	r4, r0
	if (touched(ts)){
    1a12:	f7fe fda9 	bl	568 <touched>
    1a16:	2800      	cmp	r0, #0
    1a18:	d05f      	beq.n	1ada <start_stop_buttons+0xce>
		struct TS_Point * p;
		p = (struct TS_Point *) malloc(sizeof(struct TS_Point));
    1a1a:	f04f 0006 	mov.w	r0, #6
    1a1e:	f003 ff01 	bl	5824 <malloc>
		p = getPoint(ts);
    1a22:	4620      	mov	r0, r4
    1a24:	f7fe fe14 	bl	650 <getPoint>
    1a28:	4604      	mov	r4, r0

		p->x = map(p->x, 0, 240, 240, 0);
    1a2a:	f9b0 0000 	ldrsh.w	r0, [r0]
    1a2e:	f04f 0500 	mov.w	r5, #0
    1a32:	9500      	str	r5, [sp, #0]
    1a34:	4629      	mov	r1, r5
    1a36:	f04f 02f0 	mov.w	r2, #240	; 0xf0
    1a3a:	4613      	mov	r3, r2
    1a3c:	f7ff fa82 	bl	f44 <map>
    1a40:	8020      	strh	r0, [r4, #0]
		p->y = map(p->y, 0, 320, 320, 0);
    1a42:	f9b4 0002 	ldrsh.w	r0, [r4, #2]
    1a46:	9500      	str	r5, [sp, #0]
    1a48:	4629      	mov	r1, r5
    1a4a:	f44f 72a0 	mov.w	r2, #320	; 0x140
    1a4e:	4613      	mov	r3, r2
    1a50:	f7ff fa78 	bl	f44 <map>
    1a54:	8060      	strh	r0, [r4, #2]
//			int y =  height(print) - p->x;;
//			int x = p->y;
		int y = height(print) - p->x;
    1a56:	f240 5374 	movw	r3, #1396	; 0x574
    1a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a5e:	6818      	ldr	r0, [r3, #0]
    1a60:	f7fe fe0c 	bl	67c <height>
    1a64:	b200      	sxth	r0, r0
    1a66:	f9b4 3000 	ldrsh.w	r3, [r4]
    1a6a:	ebc3 0000 	rsb	r0, r3, r0
		int x = p->y;
    1a6e:	f9b4 2002 	ldrsh.w	r2, [r4, #2]

		if (MovementOn)
    1a72:	f240 5330 	movw	r3, #1328	; 0x530
    1a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a7a:	681b      	ldr	r3, [r3, #0]
    1a7c:	b1ab      	cbz	r3, 1aaa <start_stop_buttons+0x9e>
			{
			  if((x > REDBUTTON_X) && (x < (REDBUTTON_X + REDBUTTON_W))) {
    1a7e:	f1a2 02b5 	sub.w	r2, r2, #181	; 0xb5
    1a82:	2a8a      	cmp	r2, #138	; 0x8a
    1a84:	d826      	bhi.n	1ad4 <start_stop_buttons+0xc8>
				if ((y > REDBUTTON_Y) && (y <= (REDBUTTON_Y + REDBUTTON_H))) {
    1a86:	f1a0 0079 	sub.w	r0, r0, #121	; 0x79
    1a8a:	2877      	cmp	r0, #119	; 0x77
    1a8c:	d822      	bhi.n	1ad4 <start_stop_buttons+0xc8>
					printf("RED BUTTON HIT\n\r");
    1a8e:	f64b 00f0 	movw	r0, #47344	; 0xb8f0
    1a92:	f2c0 0000 	movt	r0, #0
    1a96:	f004 fa0d 	bl	5eb4 <printf>
				  redBtn(print);
    1a9a:	f240 5374 	movw	r3, #1396	; 0x574
    1a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aa2:	6818      	ldr	r0, [r3, #0]
    1aa4:	f7ff ff26 	bl	18f4 <redBtn>
    1aa8:	e014      	b.n	1ad4 <start_stop_buttons+0xc8>
				}
			  }
			}
			else //Record is off (MovementOn == false)
			{
			  if((x > GREENBUTTON_X) && (x < (GREENBUTTON_X + GREENBUTTON_W))) {
    1aaa:	f1a2 02b5 	sub.w	r2, r2, #181	; 0xb5
    1aae:	2a8a      	cmp	r2, #138	; 0x8a
    1ab0:	d810      	bhi.n	1ad4 <start_stop_buttons+0xc8>
				if ((y > GREENBUTTON_Y) && (y <= (GREENBUTTON_Y + GREENBUTTON_H))) {
    1ab2:	f100 30ff 	add.w	r0, r0, #4294967295
    1ab6:	2877      	cmp	r0, #119	; 0x77
    1ab8:	d80c      	bhi.n	1ad4 <start_stop_buttons+0xc8>
					printf("GREEN BUTTON HIT\n\r");
    1aba:	f64b 1004 	movw	r0, #47364	; 0xb904
    1abe:	f2c0 0000 	movt	r0, #0
    1ac2:	f004 f9f7 	bl	5eb4 <printf>
				  greenBtn(print);
    1ac6:	f240 5374 	movw	r3, #1396	; 0x574
    1aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ace:	6818      	ldr	r0, [r3, #0]
    1ad0:	f7ff fec0 	bl	1854 <greenBtn>
				}
			  }
			}
		free(p);
    1ad4:	4620      	mov	r0, r4
    1ad6:	f003 fe9d 	bl	5814 <free>
	}

}
    1ada:	b003      	add	sp, #12
    1adc:	bd30      	pop	{r4, r5, pc}
    1ade:	bf00      	nop

00001ae0 <main>:
	redBtn(print);
	n64button(print);
}

int main(void)
{
    1ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1ae4:	b089      	sub	sp, #36	; 0x24
    1ae6:	af00      	add	r7, sp, #0
	int8_t axis_buff[2];
	uint8_t mode = 1; //1 = N64 control

	uint8_t sync_byte = 0xef;

	uint8_t tx_buff[relevant_data_bytes];
    1ae8:	b084      	sub	sp, #16
    1aea:	466d      	mov	r5, sp

	MSS_UART_init(
    1aec:	f240 507c 	movw	r0, #1404	; 0x57c
    1af0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1af4:	f44f 5116 	mov.w	r1, #9600	; 0x2580
    1af8:	f04f 0203 	mov.w	r2, #3
    1afc:	f000 fdce 	bl	269c <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_9600_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);

	print = (struct Print *) malloc(sizeof(struct Print));
    1b00:	f04f 0020 	mov.w	r0, #32
    1b04:	f003 fe8e 	bl	5824 <malloc>
    1b08:	f240 5674 	movw	r6, #1396	; 0x574
    1b0c:	f2c2 0600 	movt	r6, #8192	; 0x2000
    1b10:	6030      	str	r0, [r6, #0]
	print->HEIGHT = ILI9341_TFTHEIGHT;
    1b12:	f44f 72a0 	mov.w	r2, #320	; 0x140
    1b16:	8042      	strh	r2, [r0, #2]
	print->WIDTH = ILI9341_TFTWIDTH;
    1b18:	f04f 03f0 	mov.w	r3, #240	; 0xf0
    1b1c:	8003      	strh	r3, [r0, #0]

	ts = (struct Adafruit_FT6206 *) malloc(sizeof(struct Adafruit_FT6206));
    1b1e:	f04f 000e 	mov.w	r0, #14
    1b22:	f003 fe7f 	bl	5824 <malloc>
    1b26:	f240 5478 	movw	r4, #1400	; 0x578
    1b2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1b2e:	6020      	str	r0, [r4, #0]

	config_spi();
    1b30:	f7ff fcae 	bl	1490 <config_spi>
	setup_screen(print, ts);
    1b34:	6830      	ldr	r0, [r6, #0]
    1b36:	6821      	ldr	r1, [r4, #0]
    1b38:	f7ff ff2c 	bl	1994 <setup_screen>

	MSS_GPIO_init();
    1b3c:	f002 fcca 	bl	44d4 <MSS_GPIO_init>
	MSS_GPIO_config( MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    1b40:	f04f 0000 	mov.w	r0, #0
    1b44:	f04f 0105 	mov.w	r1, #5
    1b48:	f002 fcf4 	bl	4534 <MSS_GPIO_config>


		printf("%d\n\r", tx_buff[2]);


		MSS_UART_polled_tx(&g_mss_uart1, tx_buff, sizeof(tx_buff));
    1b4c:	f8c7 d004 	str.w	sp, [r7, #4]
	MSS_GPIO_init();
	MSS_GPIO_config( MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);

	while( 1 )
	{
		controller_data = *CONTROLLER_DATA_REG;
    1b50:	f240 0b00 	movw	fp, #0
    1b54:	f2c4 0b05 	movt	fp, #16389	; 0x4005
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		start_stop_buttons(ts);
    1b58:	f240 5478 	movw	r4, #1400	; 0x578
    1b5c:	f2c2 0400 	movt	r4, #8192	; 0x2000
		uint8_t startStop = MovementOn ? 1:0; //1 -> on (go), 0 -> off (stop)
    1b60:	f240 5230 	movw	r2, #1328	; 0x530
    1b64:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1b68:	617a      	str	r2, [r7, #20]
		mode_buttons(ts);
		uint8_t mode = !N64ControlOn ? 1: 0; //1->N64, 0 -> line following
    1b6a:	f240 532c 	movw	r3, #1324	; 0x52c
    1b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b72:	613b      	str	r3, [r7, #16]
//				tx_buff[5] = 1;//startStop ? mode : 1;
//				tx_buff[6] = 128; //garbage
//				tx_buff[7] = 99; //garbage


		printf("%d\n\r", tx_buff[2]);
    1b74:	f64b 1218 	movw	r2, #47384	; 0xb918
    1b78:	f2c0 0200 	movt	r2, #0
    1b7c:	60fa      	str	r2, [r7, #12]


		MSS_UART_polled_tx(&g_mss_uart1, tx_buff, sizeof(tx_buff));
    1b7e:	f240 537c 	movw	r3, #1404	; 0x57c
    1b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b86:	60bb      	str	r3, [r7, #8]
	while( 1 )
	{
		controller_data = *CONTROLLER_DATA_REG;
		//printf("Controller Data: %" PRIu32 "\n\r",controller_data);

		parse_controller_data(controller_data, dpad_buff, axis_buff); //fills in controller_buff with data from buttons/stick
    1b88:	f8db 0000 	ldr.w	r0, [fp]
    1b8c:	f107 011c 	add.w	r1, r7, #28
    1b90:	f107 0218 	add.w	r2, r7, #24
    1b94:	f7ff fa44 	bl	1020 <parse_controller_data>

		uint8_t use_stick = !dpad_buff[0] && !dpad_buff[1] && !dpad_buff[2] && !dpad_buff[3];
    1b98:	7f38      	ldrb	r0, [r7, #28]
    1b9a:	2800      	cmp	r0, #0
    1b9c:	d167      	bne.n	1c6e <main+0x18e>
    1b9e:	7f7b      	ldrb	r3, [r7, #29]
    1ba0:	2b00      	cmp	r3, #0
    1ba2:	d164      	bne.n	1c6e <main+0x18e>
    1ba4:	7fbb      	ldrb	r3, [r7, #30]
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	d161      	bne.n	1c6e <main+0x18e>
    1baa:	7ffb      	ldrb	r3, [r7, #31]
    1bac:	2b00      	cmp	r3, #0
    1bae:	d15e      	bne.n	1c6e <main+0x18e>

		//calc speed percentage
		//check if Dpad is pressed -> if no, use analog stick coordinates, otherwise 100% for dPad
		speed_percent = (use_stick) ?
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
    1bb0:	f997 6019 	ldrsb.w	r6, [r7, #25]
    1bb4:	ea86 70e6 	eor.w	r0, r6, r6, asr #31
    1bb8:	eba0 70e6 	sub.w	r0, r0, r6, asr #31
    1bbc:	f997 8018 	ldrsb.w	r8, [r7, #24]
    1bc0:	ea88 71e8 	eor.w	r1, r8, r8, asr #31
    1bc4:	eba1 71e8 	sub.w	r1, r1, r8, asr #31
    1bc8:	b2c0      	uxtb	r0, r0
    1bca:	b2c9      	uxtb	r1, r1
    1bcc:	f7ff f9de 	bl	f8c <calc_speed_percent_stick>
    1bd0:	4682      	mov	sl, r0
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
    1bd2:	4630      	mov	r0, r6
    1bd4:	4641      	mov	r1, r8
    1bd6:	4652      	mov	r2, sl
    1bd8:	f7ff fbb2 	bl	1340 <calc_right_wheel_duty_cycle_stick>
    1bdc:	4680      	mov	r8, r0
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_duty_cycle = (use_stick) ?
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
    1bde:	f997 0019 	ldrsb.w	r0, [r7, #25]
    1be2:	f997 1018 	ldrsb.w	r1, [r7, #24]
    1be6:	4652      	mov	r2, sl
    1be8:	f7ff fbfe 	bl	13e8 <calc_left_wheel_duty_cycle_stick>
    1bec:	4682      	mov	sl, r0
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
    1bee:	f997 0018 	ldrsb.w	r0, [r7, #24]
    1bf2:	f997 1019 	ldrsb.w	r1, [r7, #25]
    1bf6:	f7ff fa2f 	bl	1058 <calc_wheel_direction_stick>
    1bfa:	4681      	mov	r9, r0
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
		left_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		start_stop_buttons(ts);
    1bfc:	6820      	ldr	r0, [r4, #0]
    1bfe:	f7ff ff05 	bl	1a0c <start_stop_buttons>
		uint8_t startStop = MovementOn ? 1:0; //1 -> on (go), 0 -> off (stop)
    1c02:	697a      	ldr	r2, [r7, #20]
    1c04:	6816      	ldr	r6, [r2, #0]
		mode_buttons(ts);
    1c06:	6820      	ldr	r0, [r4, #0]
    1c08:	f7ff fdbe 	bl	1788 <mode_buttons>
		uint8_t mode = !N64ControlOn ? 1: 0; //1->N64, 0 -> line following
    1c0c:	693a      	ldr	r2, [r7, #16]
    1c0e:	6813      	ldr	r3, [r2, #0]


		tx_buff[0] = sync_byte;
    1c10:	f06f 0210 	mvn.w	r2, #16
    1c14:	702a      	strb	r2, [r5, #0]
		tx_buff[1] = startStop ? right_wheel_duty_cycle : 0;
    1c16:	2e00      	cmp	r6, #0
    1c18:	d03e      	beq.n	1c98 <main+0x1b8>
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		start_stop_buttons(ts);
		uint8_t startStop = MovementOn ? 1:0; //1 -> on (go), 0 -> off (stop)
		mode_buttons(ts);
		uint8_t mode = !N64ControlOn ? 1: 0; //1->N64, 0 -> line following
    1c1a:	f1d3 0301 	rsbs	r3, r3, #1
    1c1e:	bf38      	it	cc
    1c20:	2300      	movcc	r3, #0


		tx_buff[0] = sync_byte;
		tx_buff[1] = startStop ? right_wheel_duty_cycle : 0;
    1c22:	f885 8001 	strb.w	r8, [r5, #1]
		if(startStop){
			if(mode==1){
    1c26:	b133      	cbz	r3, 1c36 <main+0x156>
				tx_buff[2] = right_wheel_direction;
    1c28:	f885 9002 	strb.w	r9, [r5, #2]
		}
		else{
			tx_buff[2] = 0;
		}
		//tx_buff[2] = startStop ? ((mode) ? right_wheel_direction:1) : 0;
		tx_buff[3] = startStop ? left_wheel_duty_cycle : 0;
    1c2c:	f885 a003 	strb.w	sl, [r5, #3]
		if(startStop){
			if(mode==1){
				tx_buff[4] = right_wheel_direction;
    1c30:	f885 9004 	strb.w	r9, [r5, #4]
    1c34:	e009      	b.n	1c4a <main+0x16a>
		tx_buff[1] = startStop ? right_wheel_duty_cycle : 0;
		if(startStop){
			if(mode==1){
				tx_buff[2] = right_wheel_direction;
			}
			else if (mode ==0){
    1c36:	b913      	cbnz	r3, 1c3e <main+0x15e>
				tx_buff[2] = 1;
    1c38:	f04f 0201 	mov.w	r2, #1
    1c3c:	70aa      	strb	r2, [r5, #2]
		}
		else{
			tx_buff[2] = 0;
		}
		//tx_buff[2] = startStop ? ((mode) ? right_wheel_direction:1) : 0;
		tx_buff[3] = startStop ? left_wheel_duty_cycle : 0;
    1c3e:	f885 a003 	strb.w	sl, [r5, #3]
		if(startStop){
			if(mode==1){
				tx_buff[4] = right_wheel_direction;
			}
			else if (mode ==0){
    1c42:	b913      	cbnz	r3, 1c4a <main+0x16a>
				tx_buff[4] = 1;
    1c44:	f04f 0201 	mov.w	r2, #1
    1c48:	712a      	strb	r2, [r5, #4]
		}
		else{
			tx_buff[4] = 0;
		}
		//tx_buff[4] = startStop ? ((mode)? left_wheel_direction:1) : 0;
		tx_buff[5] = startStop ? mode : 1;
    1c4a:	716b      	strb	r3, [r5, #5]
		tx_buff[6] = 128; //garbage
    1c4c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
    1c50:	71ab      	strb	r3, [r5, #6]
		tx_buff[7] = 99; //garbage
    1c52:	f04f 0363 	mov.w	r3, #99	; 0x63
    1c56:	71eb      	strb	r3, [r5, #7]
//				tx_buff[5] = 1;//startStop ? mode : 1;
//				tx_buff[6] = 128; //garbage
//				tx_buff[7] = 99; //garbage


		printf("%d\n\r", tx_buff[2]);
    1c58:	68f8      	ldr	r0, [r7, #12]
    1c5a:	78a9      	ldrb	r1, [r5, #2]
    1c5c:	f004 f92a 	bl	5eb4 <printf>


		MSS_UART_polled_tx(&g_mss_uart1, tx_buff, sizeof(tx_buff));
    1c60:	68b8      	ldr	r0, [r7, #8]
    1c62:	6879      	ldr	r1, [r7, #4]
    1c64:	f04f 0208 	mov.w	r2, #8
    1c68:	f000 f8dc 	bl	1e24 <MSS_UART_polled_tx>

	}
    1c6c:	e78c      	b.n	1b88 <main+0xa8>
				calc_speed_percent_stick(abs(axis_buff[1]), abs(axis_buff[0])) :
				calc_speed_percent_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);

		right_wheel_duty_cycle = (use_stick) ?
				calc_right_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
				calc_right_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
    1c6e:	7f79      	ldrb	r1, [r7, #29]
    1c70:	7fba      	ldrb	r2, [r7, #30]
    1c72:	7ffb      	ldrb	r3, [r7, #31]
    1c74:	f7ff fa32 	bl	10dc <calc_right_wheel_duty_cycle_dpad>
    1c78:	4680      	mov	r8, r0
		left_wheel_duty_cycle = (use_stick) ?
						calc_left_wheel_duty_cycle_stick(axis_buff[1], axis_buff[0], speed_percent) :
						calc_left_wheel_duty_cycle_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
    1c7a:	7f38      	ldrb	r0, [r7, #28]
    1c7c:	7f79      	ldrb	r1, [r7, #29]
    1c7e:	7fba      	ldrb	r2, [r7, #30]
    1c80:	7ffb      	ldrb	r3, [r7, #31]
    1c82:	f7ff fac3 	bl	120c <calc_left_wheel_duty_cycle_dpad>
    1c86:	4682      	mov	sl, r0

		right_wheel_direction = (use_stick) ?
				calc_wheel_direction_stick(axis_buff[0], axis_buff[1]) :
				calc_wheel_direction_dpad(dpad_buff[0], dpad_buff[1], dpad_buff[2], dpad_buff[3]);
    1c88:	7f38      	ldrb	r0, [r7, #28]
    1c8a:	7f79      	ldrb	r1, [r7, #29]
    1c8c:	7fba      	ldrb	r2, [r7, #30]
    1c8e:	7ffb      	ldrb	r3, [r7, #31]
    1c90:	f7ff f9f0 	bl	1074 <calc_wheel_direction_dpad>
    1c94:	4681      	mov	r9, r0
    1c96:	e7b1      	b.n	1bfc <main+0x11c>
		mode_buttons(ts);
		uint8_t mode = !N64ControlOn ? 1: 0; //1->N64, 0 -> line following


		tx_buff[0] = sync_byte;
		tx_buff[1] = startStop ? right_wheel_duty_cycle : 0;
    1c98:	f04f 0300 	mov.w	r3, #0
    1c9c:	706b      	strb	r3, [r5, #1]
			else if (mode ==0){
				tx_buff[2] = 1;
			}
		}
		else{
			tx_buff[2] = 0;
    1c9e:	70ab      	strb	r3, [r5, #2]
		}
		//tx_buff[2] = startStop ? ((mode) ? right_wheel_direction:1) : 0;
		tx_buff[3] = startStop ? left_wheel_duty_cycle : 0;
    1ca0:	70eb      	strb	r3, [r5, #3]
			else if (mode ==0){
				tx_buff[4] = 1;
			}
		}
		else{
			tx_buff[4] = 0;
    1ca2:	712b      	strb	r3, [r5, #4]
    1ca4:	f04f 0301 	mov.w	r3, #1
    1ca8:	e7cf      	b.n	1c4a <main+0x16a>
    1caa:	bf00      	nop

00001cac <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
    1cac:	f04f 30ff 	mov.w	r0, #4294967295
    1cb0:	4770      	bx	lr
    1cb2:	bf00      	nop

00001cb4 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
    1cb4:	e7fe      	b.n	1cb4 <_exit>
    1cb6:	bf00      	nop

00001cb8 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1cb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1cbc:	604b      	str	r3, [r1, #4]
    return 0;
}
    1cbe:	f04f 0000 	mov.w	r0, #0
    1cc2:	4770      	bx	lr

00001cc4 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
    1cc4:	f04f 0001 	mov.w	r0, #1
    1cc8:	4770      	bx	lr
    1cca:	bf00      	nop

00001ccc <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
    1ccc:	f04f 0001 	mov.w	r0, #1
    1cd0:	4770      	bx	lr
    1cd2:	bf00      	nop

00001cd4 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
    1cd4:	f04f 0000 	mov.w	r0, #0
    1cd8:	4770      	bx	lr
    1cda:	bf00      	nop

00001cdc <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
    1cdc:	f04f 30ff 	mov.w	r0, #4294967295
    1ce0:	4770      	bx	lr
    1ce2:	bf00      	nop

00001ce4 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
    1ce4:	f04f 0000 	mov.w	r0, #0
    1ce8:	4770      	bx	lr
    1cea:	bf00      	nop

00001cec <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1cec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1cf0:	604b      	str	r3, [r1, #4]
    return 0;
}
    1cf2:	f04f 0000 	mov.w	r0, #0
    1cf6:	4770      	bx	lr

00001cf8 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
    1cf8:	f04f 30ff 	mov.w	r0, #4294967295
    1cfc:	4770      	bx	lr
    1cfe:	bf00      	nop

00001d00 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    1d00:	b508      	push	{r3, lr}
    errno = ECHILD;
    1d02:	f003 fd59 	bl	57b8 <__errno>
    1d06:	f04f 030a 	mov.w	r3, #10
    1d0a:	6003      	str	r3, [r0, #0]
    return -1;
}
    1d0c:	f04f 30ff 	mov.w	r0, #4294967295
    1d10:	bd08      	pop	{r3, pc}
    1d12:	bf00      	nop

00001d14 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    1d14:	b508      	push	{r3, lr}
    errno = ENOENT;
    1d16:	f003 fd4f 	bl	57b8 <__errno>
    1d1a:	f04f 0302 	mov.w	r3, #2
    1d1e:	6003      	str	r3, [r0, #0]
    return -1;
}
    1d20:	f04f 30ff 	mov.w	r0, #4294967295
    1d24:	bd08      	pop	{r3, pc}
    1d26:	bf00      	nop

00001d28 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    1d28:	b508      	push	{r3, lr}
    errno = EMLINK;
    1d2a:	f003 fd45 	bl	57b8 <__errno>
    1d2e:	f04f 031f 	mov.w	r3, #31
    1d32:	6003      	str	r3, [r0, #0]
    return -1;
}
    1d34:	f04f 30ff 	mov.w	r0, #4294967295
    1d38:	bd08      	pop	{r3, pc}
    1d3a:	bf00      	nop

00001d3c <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    1d3c:	b508      	push	{r3, lr}
    errno = EINVAL;
    1d3e:	f003 fd3b 	bl	57b8 <__errno>
    1d42:	f04f 0316 	mov.w	r3, #22
    1d46:	6003      	str	r3, [r0, #0]
    return -1;
}
    1d48:	f04f 30ff 	mov.w	r0, #4294967295
    1d4c:	bd08      	pop	{r3, pc}
    1d4e:	bf00      	nop

00001d50 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    1d50:	b508      	push	{r3, lr}
    errno = EAGAIN;
    1d52:	f003 fd31 	bl	57b8 <__errno>
    1d56:	f04f 030b 	mov.w	r3, #11
    1d5a:	6003      	str	r3, [r0, #0]
    return -1;
}
    1d5c:	f04f 30ff 	mov.w	r0, #4294967295
    1d60:	bd08      	pop	{r3, pc}
    1d62:	bf00      	nop

00001d64 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    1d64:	b508      	push	{r3, lr}
    errno = ENOMEM;
    1d66:	f003 fd27 	bl	57b8 <__errno>
    1d6a:	f04f 030c 	mov.w	r3, #12
    1d6e:	6003      	str	r3, [r0, #0]
    return -1;
}
    1d70:	f04f 30ff 	mov.w	r0, #4294967295
    1d74:	bd08      	pop	{r3, pc}
    1d76:	bf00      	nop

00001d78 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1d78:	b538      	push	{r3, r4, r5, lr}
    1d7a:	4615      	mov	r5, r2
    1d7c:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    1d7e:	f240 5334 	movw	r3, #1332	; 0x534
    1d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d86:	681b      	ldr	r3, [r3, #0]
    1d88:	b983      	cbnz	r3, 1dac <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    1d8a:	f240 50a4 	movw	r0, #1444	; 0x5a4
    1d8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1d92:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1d96:	f04f 0203 	mov.w	r2, #3
    1d9a:	f000 fc7f 	bl	269c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1d9e:	f240 5334 	movw	r3, #1332	; 0x534
    1da2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1da6:	f04f 0201 	mov.w	r2, #1
    1daa:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    1dac:	f240 50a4 	movw	r0, #1444	; 0x5a4
    1db0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1db4:	4629      	mov	r1, r5
    1db6:	4622      	mov	r2, r4
    1db8:	f000 f834 	bl	1e24 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1dbc:	4620      	mov	r0, r4
    1dbe:	bd38      	pop	{r3, r4, r5, pc}

00001dc0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    1dc0:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1dc2:	f240 5334 	movw	r3, #1332	; 0x534
    1dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dca:	685b      	ldr	r3, [r3, #4]
    1dcc:	b943      	cbnz	r3, 1de0 <_sbrk+0x20>
    {
      heap_end = &_end;
    1dce:	f240 5334 	movw	r3, #1332	; 0x534
    1dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd6:	f240 72c0 	movw	r2, #1984	; 0x7c0
    1dda:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1dde:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
    1de0:	f240 5334 	movw	r3, #1332	; 0x534
    1de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de8:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1dea:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
    1dee:	4410      	add	r0, r2
    1df0:	4283      	cmp	r3, r0
    1df2:	d20f      	bcs.n	1e14 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1df4:	f04f 0000 	mov.w	r0, #0
    1df8:	f04f 0101 	mov.w	r1, #1
    1dfc:	f64b 1220 	movw	r2, #47392	; 0xb920
    1e00:	f2c0 0200 	movt	r2, #0
    1e04:	f04f 0319 	mov.w	r3, #25
    1e08:	f7ff ffb6 	bl	1d78 <_write_r>
      _exit (1);
    1e0c:	f04f 0001 	mov.w	r0, #1
    1e10:	f7ff ff50 	bl	1cb4 <_exit>
    }
  
    heap_end += incr;
    1e14:	f240 5334 	movw	r3, #1332	; 0x534
    1e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e1c:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
    1e1e:	4610      	mov	r0, r2
    1e20:	bd08      	pop	{r3, pc}
    1e22:	bf00      	nop

00001e24 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1e24:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1e28:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e30:	4298      	cmp	r0, r3
    1e32:	d006      	beq.n	1e42 <MSS_UART_polled_tx+0x1e>
    1e34:	f240 537c 	movw	r3, #1404	; 0x57c
    1e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e3c:	4298      	cmp	r0, r3
    1e3e:	d000      	beq.n	1e42 <MSS_UART_polled_tx+0x1e>
    1e40:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1e42:	b901      	cbnz	r1, 1e46 <MSS_UART_polled_tx+0x22>
    1e44:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1e46:	b902      	cbnz	r2, 1e4a <MSS_UART_polled_tx+0x26>
    1e48:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1e4a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1e4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e52:	4298      	cmp	r0, r3
    1e54:	d005      	beq.n	1e62 <MSS_UART_polled_tx+0x3e>
    1e56:	f240 537c 	movw	r3, #1404	; 0x57c
    1e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e5e:	4298      	cmp	r0, r3
    1e60:	d133      	bne.n	1eca <MSS_UART_polled_tx+0xa6>
    1e62:	1e13      	subs	r3, r2, #0
    1e64:	bf18      	it	ne
    1e66:	2301      	movne	r3, #1
    1e68:	2900      	cmp	r1, #0
    1e6a:	bf0c      	ite	eq
    1e6c:	2300      	moveq	r3, #0
    1e6e:	f003 0301 	andne.w	r3, r3, #1
    1e72:	2b00      	cmp	r3, #0
    1e74:	d029      	beq.n	1eca <MSS_UART_polled_tx+0xa6>
    1e76:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1e7a:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1e7c:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1e80:	6803      	ldr	r3, [r0, #0]
    1e82:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
    1e84:	f890 c00a 	ldrb.w	ip, [r0, #10]
    1e88:	ea43 0c0c 	orr.w	ip, r3, ip
    1e8c:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1e90:	f013 0f20 	tst.w	r3, #32
    1e94:	d017      	beq.n	1ec6 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1e96:	2a0f      	cmp	r2, #15
    1e98:	d904      	bls.n	1ea4 <MSS_UART_polled_tx+0x80>
    1e9a:	4656      	mov	r6, sl
    1e9c:	46bc      	mov	ip, r7
    1e9e:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1ea0:	440f      	add	r7, r1
    1ea2:	e004      	b.n	1eae <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1ea4:	b90a      	cbnz	r2, 1eaa <MSS_UART_polled_tx+0x86>
    1ea6:	4643      	mov	r3, r8
    1ea8:	e00b      	b.n	1ec2 <MSS_UART_polled_tx+0x9e>
    1eaa:	4616      	mov	r6, r2
    1eac:	e7f6      	b.n	1e9c <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1eae:	6804      	ldr	r4, [r0, #0]
    1eb0:	5cfd      	ldrb	r5, [r7, r3]
    1eb2:	7025      	strb	r5, [r4, #0]
    1eb4:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1eb8:	f103 0301 	add.w	r3, r3, #1
    1ebc:	429e      	cmp	r6, r3
    1ebe:	d8f6      	bhi.n	1eae <MSS_UART_polled_tx+0x8a>
    1ec0:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1ec2:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
    1ec6:	2a00      	cmp	r2, #0
    1ec8:	d1da      	bne.n	1e80 <MSS_UART_polled_tx+0x5c>
    }
}
    1eca:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
    1ece:	4770      	bx	lr

00001ed0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1ed0:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ed2:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eda:	4298      	cmp	r0, r3
    1edc:	d006      	beq.n	1eec <MSS_UART_polled_tx_string+0x1c>
    1ede:	f240 537c 	movw	r3, #1404	; 0x57c
    1ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee6:	4298      	cmp	r0, r3
    1ee8:	d000      	beq.n	1eec <MSS_UART_polled_tx_string+0x1c>
    1eea:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1eec:	b901      	cbnz	r1, 1ef0 <MSS_UART_polled_tx_string+0x20>
    1eee:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1ef0:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef8:	4298      	cmp	r0, r3
    1efa:	d005      	beq.n	1f08 <MSS_UART_polled_tx_string+0x38>
    1efc:	f240 537c 	movw	r3, #1404	; 0x57c
    1f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f04:	4298      	cmp	r0, r3
    1f06:	d128      	bne.n	1f5a <MSS_UART_polled_tx_string+0x8a>
    1f08:	b339      	cbz	r1, 1f5a <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1f0a:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1f0c:	b32d      	cbz	r5, 1f5a <MSS_UART_polled_tx_string+0x8a>
    1f0e:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f12:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1f14:	6804      	ldr	r4, [r0, #0]
    1f16:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
    1f18:	7a82      	ldrb	r2, [r0, #10]
    1f1a:	ea43 0202 	orr.w	r2, r3, r2
    1f1e:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1f20:	f013 0f20 	tst.w	r3, #32
    1f24:	d0f7      	beq.n	1f16 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f26:	b1c5      	cbz	r5, 1f5a <MSS_UART_polled_tx_string+0x8a>
    1f28:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1f2a:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1f2e:	6802      	ldr	r2, [r0, #0]
    1f30:	b2ed      	uxtb	r5, r5
    1f32:	7015      	strb	r5, [r2, #0]
                ++fill_size;
    1f34:	f103 0301 	add.w	r3, r3, #1
    1f38:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1f3c:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f3e:	2b0f      	cmp	r3, #15
    1f40:	bf8c      	ite	hi
    1f42:	2200      	movhi	r2, #0
    1f44:	2201      	movls	r2, #1
    1f46:	2d00      	cmp	r5, #0
    1f48:	bf0c      	ite	eq
    1f4a:	2200      	moveq	r2, #0
    1f4c:	f002 0201 	andne.w	r2, r2, #1
    1f50:	2a00      	cmp	r2, #0
    1f52:	d1ec      	bne.n	1f2e <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1f54:	b10d      	cbz	r5, 1f5a <MSS_UART_polled_tx_string+0x8a>
    1f56:	46a4      	mov	ip, r4
    1f58:	e7dc      	b.n	1f14 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1f5a:	bcf0      	pop	{r4, r5, r6, r7}
    1f5c:	4770      	bx	lr
    1f5e:	bf00      	nop

00001f60 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1f60:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1f62:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f6a:	4298      	cmp	r0, r3
    1f6c:	d006      	beq.n	1f7c <MSS_UART_irq_tx+0x1c>
    1f6e:	f240 537c 	movw	r3, #1404	; 0x57c
    1f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f76:	4298      	cmp	r0, r3
    1f78:	d000      	beq.n	1f7c <MSS_UART_irq_tx+0x1c>
    1f7a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1f7c:	b901      	cbnz	r1, 1f80 <MSS_UART_irq_tx+0x20>
    1f7e:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1f80:	b90a      	cbnz	r2, 1f86 <MSS_UART_irq_tx+0x26>
    1f82:	be00      	bkpt	0x0000
    1f84:	e036      	b.n	1ff4 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1f86:	2900      	cmp	r1, #0
    1f88:	d034      	beq.n	1ff4 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1f8a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f92:	4298      	cmp	r0, r3
    1f94:	d005      	beq.n	1fa2 <MSS_UART_irq_tx+0x42>
    1f96:	f240 537c 	movw	r3, #1404	; 0x57c
    1f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f9e:	4298      	cmp	r0, r3
    1fa0:	d128      	bne.n	1ff4 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1fa2:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
    1fa4:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
    1fa6:	f04f 0300 	mov.w	r3, #0
    1faa:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1fac:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1fae:	b219      	sxth	r1, r3
    1fb0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1fb4:	f003 031f 	and.w	r3, r3, #31
    1fb8:	f04f 0201 	mov.w	r2, #1
    1fbc:	fa02 f403 	lsl.w	r4, r2, r3
    1fc0:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fc4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fc8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1fcc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    1fd0:	f242 2109 	movw	r1, #8713	; 0x2209
    1fd4:	f2c0 0100 	movt	r1, #0
    1fd8:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1fda:	6841      	ldr	r1, [r0, #4]
    1fdc:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1fe0:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1fe2:	b208      	sxth	r0, r1
    1fe4:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1fe8:	f001 011f 	and.w	r1, r1, #31
    1fec:	fa02 f201 	lsl.w	r2, r2, r1
    1ff0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1ff4:	bc10      	pop	{r4}
    1ff6:	4770      	bx	lr

00001ff8 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ff8:	f240 53a4 	movw	r3, #1444	; 0x5a4
    1ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2000:	4298      	cmp	r0, r3
    2002:	d009      	beq.n	2018 <MAIN_STACK_SIZE+0x18>
    2004:	f240 537c 	movw	r3, #1404	; 0x57c
    2008:	f2c2 0300 	movt	r3, #8192	; 0x2000
    200c:	4298      	cmp	r0, r3
    200e:	d003      	beq.n	2018 <MAIN_STACK_SIZE+0x18>
    2010:	be00      	bkpt	0x0000
    2012:	f04f 0000 	mov.w	r0, #0
    2016:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2018:	6803      	ldr	r3, [r0, #0]
    201a:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    201c:	7a82      	ldrb	r2, [r0, #10]
    201e:	ea43 0202 	orr.w	r2, r3, r2
    2022:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    2024:	6902      	ldr	r2, [r0, #16]
    2026:	b112      	cbz	r2, 202e <MAIN_STACK_SIZE+0x2e>
    2028:	f04f 0000 	mov.w	r0, #0
    202c:	4770      	bx	lr
    202e:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
    2032:	4770      	bx	lr

00002034 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2034:	b410      	push	{r4}
    2036:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2038:	f240 50a4 	movw	r0, #1444	; 0x5a4
    203c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2040:	4283      	cmp	r3, r0
    2042:	d006      	beq.n	2052 <MSS_UART_get_rx+0x1e>
    2044:	f240 507c 	movw	r0, #1404	; 0x57c
    2048:	f2c2 0000 	movt	r0, #8192	; 0x2000
    204c:	4283      	cmp	r3, r0
    204e:	d000      	beq.n	2052 <MSS_UART_get_rx+0x1e>
    2050:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    2052:	b901      	cbnz	r1, 2056 <MSS_UART_get_rx+0x22>
    2054:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2056:	b902      	cbnz	r2, 205a <MSS_UART_get_rx+0x26>
    2058:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    205a:	f240 50a4 	movw	r0, #1444	; 0x5a4
    205e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2062:	4283      	cmp	r3, r0
    2064:	d005      	beq.n	2072 <MSS_UART_get_rx+0x3e>
    2066:	f240 507c 	movw	r0, #1404	; 0x57c
    206a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    206e:	4283      	cmp	r3, r0
    2070:	d12a      	bne.n	20c8 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    2072:	1e10      	subs	r0, r2, #0
    2074:	bf18      	it	ne
    2076:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2078:	2900      	cmp	r1, #0
    207a:	bf0c      	ite	eq
    207c:	2400      	moveq	r4, #0
    207e:	f000 0401 	andne.w	r4, r0, #1
    2082:	b30c      	cbz	r4, 20c8 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    2084:	681c      	ldr	r4, [r3, #0]
    2086:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    208a:	7a9c      	ldrb	r4, [r3, #10]
    208c:	ea4c 0404 	orr.w	r4, ip, r4
    2090:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2092:	ea1c 0f00 	tst.w	ip, r0
    2096:	d017      	beq.n	20c8 <MSS_UART_get_rx+0x94>
    2098:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    209c:	681c      	ldr	r4, [r3, #0]
    209e:	f894 c000 	ldrb.w	ip, [r4]
    20a2:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    20a6:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    20aa:	681c      	ldr	r4, [r3, #0]
    20ac:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    20b0:	7a9c      	ldrb	r4, [r3, #10]
    20b2:	ea4c 0404 	orr.w	r4, ip, r4
    20b6:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    20b8:	4282      	cmp	r2, r0
    20ba:	bf94      	ite	ls
    20bc:	2400      	movls	r4, #0
    20be:	f00c 0401 	andhi.w	r4, ip, #1
    20c2:	2c00      	cmp	r4, #0
    20c4:	d1ea      	bne.n	209c <MSS_UART_get_rx+0x68>
    20c6:	e001      	b.n	20cc <MSS_UART_get_rx+0x98>
    20c8:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    20cc:	bc10      	pop	{r4}
    20ce:	4770      	bx	lr

000020d0 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    20d0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20d2:	f240 53a4 	movw	r3, #1444	; 0x5a4
    20d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20da:	4298      	cmp	r0, r3
    20dc:	d007      	beq.n	20ee <MSS_UART_enable_irq+0x1e>
    20de:	f240 537c 	movw	r3, #1404	; 0x57c
    20e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20e6:	4298      	cmp	r0, r3
    20e8:	d001      	beq.n	20ee <MSS_UART_enable_irq+0x1e>
    20ea:	be00      	bkpt	0x0000
    20ec:	e022      	b.n	2134 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    20ee:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    20f0:	fa0f fc83 	sxth.w	ip, r3
    20f4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    20f8:	f003 031f 	and.w	r3, r3, #31
    20fc:	f04f 0201 	mov.w	r2, #1
    2100:	fa02 f403 	lsl.w	r4, r2, r3
    2104:	f24e 1300 	movw	r3, #57600	; 0xe100
    2108:	f2ce 0300 	movt	r3, #57344	; 0xe000
    210c:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    2110:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2114:	6804      	ldr	r4, [r0, #0]
    2116:	f894 c004 	ldrb.w	ip, [r4, #4]
    211a:	ea41 010c 	orr.w	r1, r1, ip
    211e:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2120:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2122:	b208      	sxth	r0, r1
    2124:	ea4f 1050 	mov.w	r0, r0, lsr #5
    2128:	f001 011f 	and.w	r1, r1, #31
    212c:	fa02 f201 	lsl.w	r2, r2, r1
    2130:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    2134:	bc10      	pop	{r4}
    2136:	4770      	bx	lr

00002138 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2138:	f240 53a4 	movw	r3, #1444	; 0x5a4
    213c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2140:	4298      	cmp	r0, r3
    2142:	d007      	beq.n	2154 <MSS_UART_disable_irq+0x1c>
    2144:	f240 537c 	movw	r3, #1404	; 0x57c
    2148:	f2c2 0300 	movt	r3, #8192	; 0x2000
    214c:	4298      	cmp	r0, r3
    214e:	d001      	beq.n	2154 <MSS_UART_disable_irq+0x1c>
    2150:	be00      	bkpt	0x0000
    2152:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    2154:	6803      	ldr	r3, [r0, #0]
    2156:	791a      	ldrb	r2, [r3, #4]
    2158:	ea22 0201 	bic.w	r2, r2, r1
    215c:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    215e:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2160:	b218      	sxth	r0, r3
    2162:	ea4f 1050 	mov.w	r0, r0, lsr #5
    2166:	f003 031f 	and.w	r3, r3, #31
    216a:	f04f 0201 	mov.w	r2, #1
    216e:	fa02 f203 	lsl.w	r2, r2, r3
    2172:	f24e 1300 	movw	r3, #57600	; 0xe100
    2176:	f2ce 0300 	movt	r3, #57344	; 0xe000
    217a:	f100 0c60 	add.w	ip, r0, #96	; 0x60
    217e:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
    2182:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2184:	bf01      	itttt	eq
    2186:	f24e 1300 	movweq	r3, #57600	; 0xe100
    218a:	f2ce 0300 	movteq	r3, #57344	; 0xe000
    218e:	3020      	addeq	r0, #32
    2190:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
    2194:	4770      	bx	lr
    2196:	bf00      	nop

00002198 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2198:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    219a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    219e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a2:	4298      	cmp	r0, r3
    21a4:	d007      	beq.n	21b6 <MSS_UART_isr+0x1e>
    21a6:	f240 537c 	movw	r3, #1404	; 0x57c
    21aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ae:	4298      	cmp	r0, r3
    21b0:	d001      	beq.n	21b6 <MSS_UART_isr+0x1e>
    21b2:	be00      	bkpt	0x0000
    21b4:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    21b6:	6803      	ldr	r3, [r0, #0]
    21b8:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    21ba:	f003 030f 	and.w	r3, r3, #15
    21be:	2b0c      	cmp	r3, #12
    21c0:	d820      	bhi.n	2204 <MSS_UART_isr+0x6c>
    21c2:	e8df f003 	tbb	[pc, r3]
    21c6:	1f07      	.short	0x1f07
    21c8:	1f131f0d 	.word	0x1f131f0d
    21cc:	1f1f1f19 	.word	0x1f1f1f19
    21d0:	1f1f      	.short	0x1f1f
    21d2:	13          	.byte	0x13
    21d3:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    21d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
    21d6:	b90b      	cbnz	r3, 21dc <MSS_UART_isr+0x44>
    21d8:	be00      	bkpt	0x0000
    21da:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    21dc:	4798      	blx	r3
    21de:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    21e0:	6a03      	ldr	r3, [r0, #32]
    21e2:	b90b      	cbnz	r3, 21e8 <MSS_UART_isr+0x50>
    21e4:	be00      	bkpt	0x0000
    21e6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    21e8:	4798      	blx	r3
    21ea:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    21ec:	69c3      	ldr	r3, [r0, #28]
    21ee:	b90b      	cbnz	r3, 21f4 <MSS_UART_isr+0x5c>
    21f0:	be00      	bkpt	0x0000
    21f2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    21f4:	4798      	blx	r3
    21f6:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    21f8:	6983      	ldr	r3, [r0, #24]
    21fa:	b90b      	cbnz	r3, 2200 <MSS_UART_isr+0x68>
    21fc:	be00      	bkpt	0x0000
    21fe:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    2200:	4798      	blx	r3
    2202:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2204:	be00      	bkpt	0x0000
    2206:	bd08      	pop	{r3, pc}

00002208 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2208:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    220a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    220e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2212:	4298      	cmp	r0, r3
    2214:	d006      	beq.n	2224 <default_tx_handler+0x1c>
    2216:	f240 537c 	movw	r3, #1404	; 0x57c
    221a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    221e:	4298      	cmp	r0, r3
    2220:	d000      	beq.n	2224 <default_tx_handler+0x1c>
    2222:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2224:	68c2      	ldr	r2, [r0, #12]
    2226:	b902      	cbnz	r2, 222a <default_tx_handler+0x22>
    2228:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    222a:	6901      	ldr	r1, [r0, #16]
    222c:	b901      	cbnz	r1, 2230 <default_tx_handler+0x28>
    222e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2230:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2238:	4298      	cmp	r0, r3
    223a:	d005      	beq.n	2248 <default_tx_handler+0x40>
    223c:	f240 537c 	movw	r3, #1404	; 0x57c
    2240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2244:	4298      	cmp	r0, r3
    2246:	d130      	bne.n	22aa <default_tx_handler+0xa2>
    2248:	2a00      	cmp	r2, #0
    224a:	d02e      	beq.n	22aa <default_tx_handler+0xa2>
    224c:	2900      	cmp	r1, #0
    224e:	d02c      	beq.n	22aa <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2250:	6803      	ldr	r3, [r0, #0]
    2252:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    2254:	7a82      	ldrb	r2, [r0, #10]
    2256:	ea43 0202 	orr.w	r2, r3, r2
    225a:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    225c:	f013 0f20 	tst.w	r3, #32
    2260:	d01a      	beq.n	2298 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2262:	6902      	ldr	r2, [r0, #16]
    2264:	6943      	ldr	r3, [r0, #20]
    2266:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    226a:	2b0f      	cmp	r3, #15
    226c:	d904      	bls.n	2278 <default_tx_handler+0x70>
    226e:	f04f 0c10 	mov.w	ip, #16
    2272:	f04f 0300 	mov.w	r3, #0
    2276:	e002      	b.n	227e <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2278:	b173      	cbz	r3, 2298 <default_tx_handler+0x90>
    227a:	469c      	mov	ip, r3
    227c:	e7f9      	b.n	2272 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    227e:	6802      	ldr	r2, [r0, #0]
    2280:	68c4      	ldr	r4, [r0, #12]
    2282:	6941      	ldr	r1, [r0, #20]
    2284:	5c61      	ldrb	r1, [r4, r1]
    2286:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    2288:	6942      	ldr	r2, [r0, #20]
    228a:	f102 0201 	add.w	r2, r2, #1
    228e:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2290:	f103 0301 	add.w	r3, r3, #1
    2294:	4563      	cmp	r3, ip
    2296:	d3f2      	bcc.n	227e <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2298:	6942      	ldr	r2, [r0, #20]
    229a:	6903      	ldr	r3, [r0, #16]
    229c:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    229e:	bf01      	itttt	eq
    22a0:	2300      	moveq	r3, #0
    22a2:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    22a4:	6842      	ldreq	r2, [r0, #4]
    22a6:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    22aa:	bc10      	pop	{r4}
    22ac:	4770      	bx	lr
    22ae:	bf00      	nop

000022b0 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    22b0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22b2:	f240 53a4 	movw	r3, #1444	; 0x5a4
    22b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ba:	4298      	cmp	r0, r3
    22bc:	d006      	beq.n	22cc <MSS_UART_set_rx_handler+0x1c>
    22be:	f240 537c 	movw	r3, #1404	; 0x57c
    22c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22c6:	4298      	cmp	r0, r3
    22c8:	d000      	beq.n	22cc <MSS_UART_set_rx_handler+0x1c>
    22ca:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    22cc:	b901      	cbnz	r1, 22d0 <MSS_UART_set_rx_handler+0x20>
    22ce:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    22d0:	2ac0      	cmp	r2, #192	; 0xc0
    22d2:	d900      	bls.n	22d6 <MSS_UART_set_rx_handler+0x26>
    22d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    22d6:	f240 53a4 	movw	r3, #1444	; 0x5a4
    22da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22de:	4298      	cmp	r0, r3
    22e0:	d005      	beq.n	22ee <MSS_UART_set_rx_handler+0x3e>
    22e2:	f240 537c 	movw	r3, #1404	; 0x57c
    22e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ea:	4298      	cmp	r0, r3
    22ec:	d12f      	bne.n	234e <MSS_UART_set_rx_handler+0x9e>
    22ee:	2ac0      	cmp	r2, #192	; 0xc0
    22f0:	bf8c      	ite	hi
    22f2:	2300      	movhi	r3, #0
    22f4:	2301      	movls	r3, #1
    22f6:	2900      	cmp	r1, #0
    22f8:	bf0c      	ite	eq
    22fa:	2300      	moveq	r3, #0
    22fc:	f003 0301 	andne.w	r3, r3, #1
    2300:	b32b      	cbz	r3, 234e <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2302:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2304:	6803      	ldr	r3, [r0, #0]
    2306:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    230a:	f042 020a 	orr.w	r2, r2, #10
    230e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2310:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2312:	b219      	sxth	r1, r3
    2314:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2318:	f003 031f 	and.w	r3, r3, #31
    231c:	f04f 0201 	mov.w	r2, #1
    2320:	fa02 f403 	lsl.w	r4, r2, r3
    2324:	f24e 1300 	movw	r3, #57600	; 0xe100
    2328:	f2ce 0300 	movt	r3, #57344	; 0xe000
    232c:	f101 0160 	add.w	r1, r1, #96	; 0x60
    2330:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2334:	6841      	ldr	r1, [r0, #4]
    2336:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    233a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    233c:	b208      	sxth	r0, r1
    233e:	ea4f 1050 	mov.w	r0, r0, lsr #5
    2342:	f001 011f 	and.w	r1, r1, #31
    2346:	fa02 f201 	lsl.w	r2, r2, r1
    234a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    234e:	bc10      	pop	{r4}
    2350:	4770      	bx	lr
    2352:	bf00      	nop

00002354 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2354:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    235c:	4298      	cmp	r0, r3
    235e:	d007      	beq.n	2370 <MSS_UART_set_loopback+0x1c>
    2360:	f240 537c 	movw	r3, #1404	; 0x57c
    2364:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2368:	4298      	cmp	r0, r3
    236a:	d001      	beq.n	2370 <MSS_UART_set_loopback+0x1c>
    236c:	be00      	bkpt	0x0000
    236e:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    2370:	b929      	cbnz	r1, 237e <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2372:	6843      	ldr	r3, [r0, #4]
    2374:	f04f 0200 	mov.w	r2, #0
    2378:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    237c:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    237e:	6843      	ldr	r3, [r0, #4]
    2380:	f04f 0201 	mov.w	r2, #1
    2384:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    2388:	4770      	bx	lr
    238a:	bf00      	nop

0000238c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    238c:	4668      	mov	r0, sp
    238e:	f020 0107 	bic.w	r1, r0, #7
    2392:	468d      	mov	sp, r1
    2394:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    2396:	f240 50a4 	movw	r0, #1444	; 0x5a4
    239a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    239e:	f7ff fefb 	bl	2198 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    23a2:	f24e 1300 	movw	r3, #57600	; 0xe100
    23a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    23aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
    23ae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    23b2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    23b6:	4685      	mov	sp, r0
    23b8:	4770      	bx	lr
    23ba:	bf00      	nop

000023bc <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    23bc:	4668      	mov	r0, sp
    23be:	f020 0107 	bic.w	r1, r0, #7
    23c2:	468d      	mov	sp, r1
    23c4:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    23c6:	f240 507c 	movw	r0, #1404	; 0x57c
    23ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
    23ce:	f7ff fee3 	bl	2198 <MSS_UART_isr>
    23d2:	f24e 1300 	movw	r3, #57600	; 0xe100
    23d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    23da:	f44f 6200 	mov.w	r2, #2048	; 0x800
    23de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    23e2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    23e6:	4685      	mov	sp, r0
    23e8:	4770      	bx	lr
    23ea:	bf00      	nop

000023ec <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    23ec:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23ee:	f240 53a4 	movw	r3, #1444	; 0x5a4
    23f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f6:	4298      	cmp	r0, r3
    23f8:	d006      	beq.n	2408 <MSS_UART_set_rxstatus_handler+0x1c>
    23fa:	f240 537c 	movw	r3, #1404	; 0x57c
    23fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2402:	4298      	cmp	r0, r3
    2404:	d000      	beq.n	2408 <MSS_UART_set_rxstatus_handler+0x1c>
    2406:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2408:	b901      	cbnz	r1, 240c <MSS_UART_set_rxstatus_handler+0x20>
    240a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    240c:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2414:	4298      	cmp	r0, r3
    2416:	d005      	beq.n	2424 <MSS_UART_set_rxstatus_handler+0x38>
    2418:	f240 537c 	movw	r3, #1404	; 0x57c
    241c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2420:	4298      	cmp	r0, r3
    2422:	d120      	bne.n	2466 <MSS_UART_set_rxstatus_handler+0x7a>
    2424:	b1f9      	cbz	r1, 2466 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    2426:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2428:	8903      	ldrh	r3, [r0, #8]
    242a:	b219      	sxth	r1, r3
    242c:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2430:	f003 031f 	and.w	r3, r3, #31
    2434:	f04f 0201 	mov.w	r2, #1
    2438:	fa02 f403 	lsl.w	r4, r2, r3
    243c:	f24e 1300 	movw	r3, #57600	; 0xe100
    2440:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2444:	f101 0160 	add.w	r1, r1, #96	; 0x60
    2448:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    244c:	6841      	ldr	r1, [r0, #4]
    244e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2452:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2454:	b208      	sxth	r0, r1
    2456:	ea4f 1050 	mov.w	r0, r0, lsr #5
    245a:	f001 011f 	and.w	r1, r1, #31
    245e:	fa02 f201 	lsl.w	r2, r2, r1
    2462:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    2466:	bc10      	pop	{r4}
    2468:	4770      	bx	lr
    246a:	bf00      	nop

0000246c <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    246c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    246e:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2476:	4298      	cmp	r0, r3
    2478:	d006      	beq.n	2488 <MSS_UART_set_tx_handler+0x1c>
    247a:	f240 537c 	movw	r3, #1404	; 0x57c
    247e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2482:	4298      	cmp	r0, r3
    2484:	d000      	beq.n	2488 <MSS_UART_set_tx_handler+0x1c>
    2486:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2488:	b901      	cbnz	r1, 248c <MSS_UART_set_tx_handler+0x20>
    248a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    248c:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2494:	4298      	cmp	r0, r3
    2496:	d005      	beq.n	24a4 <MSS_UART_set_tx_handler+0x38>
    2498:	f240 537c 	movw	r3, #1404	; 0x57c
    249c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a0:	4298      	cmp	r0, r3
    24a2:	d124      	bne.n	24ee <MSS_UART_set_tx_handler+0x82>
    24a4:	b319      	cbz	r1, 24ee <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    24a6:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    24a8:	f04f 0300 	mov.w	r3, #0
    24ac:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    24ae:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    24b0:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    24b2:	b219      	sxth	r1, r3
    24b4:	ea4f 1151 	mov.w	r1, r1, lsr #5
    24b8:	f003 031f 	and.w	r3, r3, #31
    24bc:	f04f 0201 	mov.w	r2, #1
    24c0:	fa02 f403 	lsl.w	r4, r2, r3
    24c4:	f24e 1300 	movw	r3, #57600	; 0xe100
    24c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24cc:	f101 0160 	add.w	r1, r1, #96	; 0x60
    24d0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    24d4:	6841      	ldr	r1, [r0, #4]
    24d6:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    24da:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    24dc:	b208      	sxth	r0, r1
    24de:	ea4f 1050 	mov.w	r0, r0, lsr #5
    24e2:	f001 011f 	and.w	r1, r1, #31
    24e6:	fa02 f201 	lsl.w	r2, r2, r1
    24ea:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    24ee:	bc10      	pop	{r4}
    24f0:	4770      	bx	lr
    24f2:	bf00      	nop

000024f4 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    24f4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24f6:	f240 53a4 	movw	r3, #1444	; 0x5a4
    24fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24fe:	4298      	cmp	r0, r3
    2500:	d006      	beq.n	2510 <MSS_UART_set_modemstatus_handler+0x1c>
    2502:	f240 537c 	movw	r3, #1404	; 0x57c
    2506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    250a:	4298      	cmp	r0, r3
    250c:	d000      	beq.n	2510 <MSS_UART_set_modemstatus_handler+0x1c>
    250e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2510:	b901      	cbnz	r1, 2514 <MSS_UART_set_modemstatus_handler+0x20>
    2512:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2514:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2518:	f2c2 0300 	movt	r3, #8192	; 0x2000
    251c:	4298      	cmp	r0, r3
    251e:	d005      	beq.n	252c <MSS_UART_set_modemstatus_handler+0x38>
    2520:	f240 537c 	movw	r3, #1404	; 0x57c
    2524:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2528:	4298      	cmp	r0, r3
    252a:	d120      	bne.n	256e <MSS_UART_set_modemstatus_handler+0x7a>
    252c:	b1f9      	cbz	r1, 256e <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    252e:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2530:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2532:	b219      	sxth	r1, r3
    2534:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2538:	f003 031f 	and.w	r3, r3, #31
    253c:	f04f 0201 	mov.w	r2, #1
    2540:	fa02 f403 	lsl.w	r4, r2, r3
    2544:	f24e 1300 	movw	r3, #57600	; 0xe100
    2548:	f2ce 0300 	movt	r3, #57344	; 0xe000
    254c:	f101 0160 	add.w	r1, r1, #96	; 0x60
    2550:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2554:	6841      	ldr	r1, [r0, #4]
    2556:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    255a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    255c:	b208      	sxth	r0, r1
    255e:	ea4f 1050 	mov.w	r0, r0, lsr #5
    2562:	f001 011f 	and.w	r1, r1, #31
    2566:	fa02 f201 	lsl.w	r2, r2, r1
    256a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    256e:	bc10      	pop	{r4}
    2570:	4770      	bx	lr
    2572:	bf00      	nop

00002574 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2574:	b410      	push	{r4}
    2576:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2578:	f240 50a4 	movw	r0, #1444	; 0x5a4
    257c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2580:	4283      	cmp	r3, r0
    2582:	d006      	beq.n	2592 <MSS_UART_fill_tx_fifo+0x1e>
    2584:	f240 507c 	movw	r0, #1404	; 0x57c
    2588:	f2c2 0000 	movt	r0, #8192	; 0x2000
    258c:	4283      	cmp	r3, r0
    258e:	d000      	beq.n	2592 <MSS_UART_fill_tx_fifo+0x1e>
    2590:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2592:	b901      	cbnz	r1, 2596 <MSS_UART_fill_tx_fifo+0x22>
    2594:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2596:	b902      	cbnz	r2, 259a <MSS_UART_fill_tx_fifo+0x26>
    2598:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    259a:	f240 50a4 	movw	r0, #1444	; 0x5a4
    259e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25a2:	4283      	cmp	r3, r0
    25a4:	d005      	beq.n	25b2 <MSS_UART_fill_tx_fifo+0x3e>
    25a6:	f240 507c 	movw	r0, #1404	; 0x57c
    25aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    25ae:	4283      	cmp	r3, r0
    25b0:	d126      	bne.n	2600 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    25b2:	1e10      	subs	r0, r2, #0
    25b4:	bf18      	it	ne
    25b6:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    25b8:	2900      	cmp	r1, #0
    25ba:	bf0c      	ite	eq
    25bc:	2400      	moveq	r4, #0
    25be:	f000 0401 	andne.w	r4, r0, #1
    25c2:	b1ec      	cbz	r4, 2600 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    25c4:	681c      	ldr	r4, [r3, #0]
    25c6:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    25ca:	7a9c      	ldrb	r4, [r3, #10]
    25cc:	ea4c 0404 	orr.w	r4, ip, r4
    25d0:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    25d2:	f01c 0f20 	tst.w	ip, #32
    25d6:	d013      	beq.n	2600 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    25d8:	2a0f      	cmp	r2, #15
    25da:	d904      	bls.n	25e6 <MSS_UART_fill_tx_fifo+0x72>
    25dc:	f04f 0410 	mov.w	r4, #16
    25e0:	f04f 0000 	mov.w	r0, #0
    25e4:	e002      	b.n	25ec <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    25e6:	b158      	cbz	r0, 2600 <MSS_UART_fill_tx_fifo+0x8c>
    25e8:	4614      	mov	r4, r2
    25ea:	e7f9      	b.n	25e0 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    25ec:	681a      	ldr	r2, [r3, #0]
    25ee:	f811 c000 	ldrb.w	ip, [r1, r0]
    25f2:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    25f6:	f100 0001 	add.w	r0, r0, #1
    25fa:	42a0      	cmp	r0, r4
    25fc:	d3f6      	bcc.n	25ec <MSS_UART_fill_tx_fifo+0x78>
    25fe:	e001      	b.n	2604 <MSS_UART_fill_tx_fifo+0x90>
    2600:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    2604:	bc10      	pop	{r4}
    2606:	4770      	bx	lr

00002608 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2608:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    260a:	f240 53a4 	movw	r3, #1444	; 0x5a4
    260e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2612:	4298      	cmp	r0, r3
    2614:	d009      	beq.n	262a <MSS_UART_get_rx_status+0x22>
    2616:	f240 537c 	movw	r3, #1404	; 0x57c
    261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    261e:	4298      	cmp	r0, r3
    2620:	d003      	beq.n	262a <MSS_UART_get_rx_status+0x22>
    2622:	be00      	bkpt	0x0000
    2624:	f04f 00ff 	mov.w	r0, #255	; 0xff
    2628:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    262a:	6813      	ldr	r3, [r2, #0]
    262c:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
    262e:	7a93      	ldrb	r3, [r2, #10]
    2630:	ea40 0003 	orr.w	r0, r0, r3
    2634:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2638:	f04f 0300 	mov.w	r3, #0
    263c:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
    263e:	4770      	bx	lr

00002640 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2640:	f240 53a4 	movw	r3, #1444	; 0x5a4
    2644:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2648:	4298      	cmp	r0, r3
    264a:	d009      	beq.n	2660 <MSS_UART_get_modem_status+0x20>
    264c:	f240 537c 	movw	r3, #1404	; 0x57c
    2650:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2654:	4298      	cmp	r0, r3
    2656:	d003      	beq.n	2660 <MSS_UART_get_modem_status+0x20>
    2658:	be00      	bkpt	0x0000
    265a:	f04f 00ff 	mov.w	r0, #255	; 0xff
    265e:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2660:	6803      	ldr	r3, [r0, #0]
    2662:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
    2664:	4770      	bx	lr
    2666:	bf00      	nop

00002668 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2668:	f240 53a4 	movw	r3, #1444	; 0x5a4
    266c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2670:	4298      	cmp	r0, r3
    2672:	d009      	beq.n	2688 <MSS_UART_get_tx_status+0x20>
    2674:	f240 537c 	movw	r3, #1404	; 0x57c
    2678:	f2c2 0300 	movt	r3, #8192	; 0x2000
    267c:	4298      	cmp	r0, r3
    267e:	d003      	beq.n	2688 <MSS_UART_get_tx_status+0x20>
    2680:	be00      	bkpt	0x0000
    2682:	f04f 0000 	mov.w	r0, #0
    2686:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2688:	6803      	ldr	r3, [r0, #0]
    268a:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    268c:	7a82      	ldrb	r2, [r0, #10]
    268e:	ea43 0202 	orr.w	r2, r3, r2
    2692:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2694:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
    2698:	4770      	bx	lr
    269a:	bf00      	nop

0000269c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    269c:	b570      	push	{r4, r5, r6, lr}
    269e:	4604      	mov	r4, r0
    26a0:	460d      	mov	r5, r1
    26a2:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26a4:	f240 53a4 	movw	r3, #1444	; 0x5a4
    26a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ac:	4298      	cmp	r0, r3
    26ae:	d006      	beq.n	26be <MSS_UART_init+0x22>
    26b0:	f240 537c 	movw	r3, #1404	; 0x57c
    26b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26b8:	4298      	cmp	r0, r3
    26ba:	d000      	beq.n	26be <MSS_UART_init+0x22>
    26bc:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    26be:	b905      	cbnz	r5, 26c2 <MSS_UART_init+0x26>
    26c0:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    26c2:	f002 f849 	bl	4758 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    26c6:	f240 53a4 	movw	r3, #1444	; 0x5a4
    26ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26ce:	429c      	cmp	r4, r3
    26d0:	d126      	bne.n	2720 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    26d2:	f240 53a4 	movw	r3, #1444	; 0x5a4
    26d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    26de:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    26e0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    26e4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    26e6:	f04f 020a 	mov.w	r2, #10
    26ea:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    26ec:	f240 0310 	movw	r3, #16
    26f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f4:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    26f6:	f242 0300 	movw	r3, #8192	; 0x2000
    26fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    26fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2700:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    2704:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2706:	f24e 1200 	movw	r2, #57600	; 0xe100
    270a:	f2ce 0200 	movt	r2, #57344	; 0xe000
    270e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    2712:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    2716:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2718:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    271c:	631a      	str	r2, [r3, #48]	; 0x30
    271e:	e025      	b.n	276c <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    2720:	f240 0300 	movw	r3, #0
    2724:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2728:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    272a:	f240 0300 	movw	r3, #0
    272e:	f2c4 2320 	movt	r3, #16928	; 0x4220
    2732:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    2734:	f04f 030b 	mov.w	r3, #11
    2738:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    273a:	f240 0314 	movw	r3, #20
    273e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2742:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    2744:	f242 0300 	movw	r3, #8192	; 0x2000
    2748:	f2ce 0304 	movt	r3, #57348	; 0xe004
    274c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    274e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    2752:	631a      	str	r2, [r3, #48]	; 0x30
    2754:	f24e 1200 	movw	r2, #57600	; 0xe100
    2758:	f2ce 0200 	movt	r2, #57344	; 0xe000
    275c:	f44f 6100 	mov.w	r1, #2048	; 0x800
    2760:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2766:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    276a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    276c:	6823      	ldr	r3, [r4, #0]
    276e:	f04f 0200 	mov.w	r2, #0
    2772:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    2774:	b915      	cbnz	r5, 277c <MSS_UART_init+0xe0>
    2776:	f04f 0501 	mov.w	r5, #1
    277a:	e00f      	b.n	279c <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    277c:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    2780:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2784:	ea4f 1515 	mov.w	r5, r5, lsr #4
    2788:	bf18      	it	ne
    278a:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    278c:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    2790:	bf38      	it	cc
    2792:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2794:	d302      	bcc.n	279c <MSS_UART_init+0x100>
    2796:	be00      	bkpt	0x0000
    2798:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    279c:	6863      	ldr	r3, [r4, #4]
    279e:	f04f 0201 	mov.w	r2, #1
    27a2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    27a6:	6823      	ldr	r3, [r4, #0]
    27a8:	ea4f 2215 	mov.w	r2, r5, lsr #8
    27ac:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    27ae:	6823      	ldr	r3, [r4, #0]
    27b0:	b2ed      	uxtb	r5, r5
    27b2:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    27b4:	6862      	ldr	r2, [r4, #4]
    27b6:	f04f 0300 	mov.w	r3, #0
    27ba:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    27be:	6822      	ldr	r2, [r4, #0]
    27c0:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    27c2:	6822      	ldr	r2, [r4, #0]
    27c4:	f04f 010e 	mov.w	r1, #14
    27c8:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    27ca:	6862      	ldr	r2, [r4, #4]
    27cc:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    27d0:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    27d2:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    27d4:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    27d6:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    27d8:	f242 2209 	movw	r2, #8713	; 0x2209
    27dc:	f2c0 0200 	movt	r2, #0
    27e0:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    27e2:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    27e4:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    27e6:	72a3      	strb	r3, [r4, #10]
}
    27e8:	bd70      	pop	{r4, r5, r6, pc}
    27ea:	bf00      	nop

000027ec <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    27ec:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    27f0:	6803      	ldr	r3, [r0, #0]
    27f2:	f8d3 8000 	ldr.w	r8, [r3]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    27f6:	f8d3 c018 	ldr.w	ip, [r3, #24]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    27fa:	685f      	ldr	r7, [r3, #4]
    control2 = this_spi->hw_reg->CONTROL2;
    27fc:	6a9e      	ldr	r6, [r3, #40]	; 0x28
    packet_size = this_spi->hw_reg->PKTSIZE;
    27fe:	6b1d      	ldr	r5, [r3, #48]	; 0x30
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2800:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    2802:	f8d3 a01c 	ldr.w	sl, [r3, #28]
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2806:	f240 6350 	movw	r3, #1616	; 0x650
    280a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280e:	4298      	cmp	r0, r3
    2810:	d124      	bne.n	285c <recover_from_rx_overflow+0x70>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    2812:	f240 6350 	movw	r3, #1616	; 0x650
    2816:	f2c2 0300 	movt	r3, #8192	; 0x2000
    281a:	f241 0200 	movw	r2, #4096	; 0x1000
    281e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    2822:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
    2824:	f04f 010c 	mov.w	r1, #12
    2828:	8099      	strh	r1, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    282a:	f242 0300 	movw	r3, #8192	; 0x2000
    282e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2832:	6b19      	ldr	r1, [r3, #48]	; 0x30
    2834:	f441 7100 	orr.w	r1, r1, #512	; 0x200
    2838:	6319      	str	r1, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    283a:	f24e 1100 	movw	r1, #57600	; 0xe100
    283e:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2842:	f44f 5980 	mov.w	r9, #4096	; 0x1000
    2846:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    284a:	6b19      	ldr	r1, [r3, #48]	; 0x30
    284c:	f421 7100 	bic.w	r1, r1, #512	; 0x200
    2850:	6319      	str	r1, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2852:	6813      	ldr	r3, [r2, #0]
    2854:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    2858:	6013      	str	r3, [r2, #0]
    285a:	e01f      	b.n	289c <recover_from_rx_overflow+0xb0>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    285c:	f241 0200 	movw	r2, #4096	; 0x1000
    2860:	f2c4 0201 	movt	r2, #16385	; 0x4001
    2864:	6002      	str	r2, [r0, #0]
        this_spi->irqn = SPI1_IRQn;
    2866:	f04f 030d 	mov.w	r3, #13
    286a:	8083      	strh	r3, [r0, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    286c:	f242 0300 	movw	r3, #8192	; 0x2000
    2870:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2874:	6b19      	ldr	r1, [r3, #48]	; 0x30
    2876:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
    287a:	6319      	str	r1, [r3, #48]	; 0x30
    287c:	f24e 1100 	movw	r1, #57600	; 0xe100
    2880:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2884:	f44f 5900 	mov.w	r9, #8192	; 0x2000
    2888:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    288c:	6b19      	ldr	r1, [r3, #48]	; 0x30
    288e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
    2892:	6319      	str	r1, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2894:	6813      	ldr	r3, [r2, #0]
    2896:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    289a:	6013      	str	r3, [r2, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    289c:	f028 0201 	bic.w	r2, r8, #1
    this_spi->hw_reg->CONTROL = control_reg;
    28a0:	6803      	ldr	r3, [r0, #0]
    28a2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    28a4:	6803      	ldr	r3, [r0, #0]
    28a6:	f8c3 c018 	str.w	ip, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    28aa:	6803      	ldr	r3, [r0, #0]
    28ac:	605f      	str	r7, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    28ae:	6803      	ldr	r3, [r0, #0]
    28b0:	681a      	ldr	r2, [r3, #0]
    28b2:	f042 0201 	orr.w	r2, r2, #1
    28b6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    28b8:	6803      	ldr	r3, [r0, #0]
    28ba:	629e      	str	r6, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    28bc:	6803      	ldr	r3, [r0, #0]
    28be:	631d      	str	r5, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    28c0:	6803      	ldr	r3, [r0, #0]
    28c2:	635c      	str	r4, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    28c4:	6803      	ldr	r3, [r0, #0]
    28c6:	f8c3 a01c 	str.w	sl, [r3, #28]
}
    28ca:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    28ce:	4770      	bx	lr

000028d0 <MSS_SPI_configure_slave_mode>:
    mss_spi_instance_t * this_spi,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t clk_rate,
    uint8_t frame_bit_length
)
{
    28d0:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    28d2:	f240 6c50 	movw	ip, #1616	; 0x650
    28d6:	f2c2 0c00 	movt	ip, #8192	; 0x2000
    28da:	4560      	cmp	r0, ip
    28dc:	d006      	beq.n	28ec <MSS_SPI_configure_slave_mode+0x1c>
    28de:	f240 5ccc 	movw	ip, #1484	; 0x5cc
    28e2:	f2c2 0c00 	movt	ip, #8192	; 0x2000
    28e6:	4560      	cmp	r0, ip
    28e8:	d000      	beq.n	28ec <MSS_SPI_configure_slave_mode+0x1c>
    28ea:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    28ec:	2b20      	cmp	r3, #32
    28ee:	d900      	bls.n	28f2 <MSS_SPI_configure_slave_mode+0x22>
    28f0:	be00      	bkpt	0x0000
    ASSERT(protocol_mode != MSS_SPI_NSC_MODE);
    28f2:	2908      	cmp	r1, #8
    28f4:	d100      	bne.n	28f8 <MSS_SPI_configure_slave_mode+0x28>
    28f6:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    28f8:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    28fc:	fa0f f68c 	sxth.w	r6, ip
    2900:	ea4f 1656 	mov.w	r6, r6, lsr #5
    2904:	f00c 0c1f 	and.w	ip, ip, #31
    2908:	f04f 0501 	mov.w	r5, #1
    290c:	fa05 f70c 	lsl.w	r7, r5, ip
    2910:	f24e 1400 	movw	r4, #57600	; 0xe100
    2914:	f2ce 0400 	movt	r4, #57344	; 0xe000
    2918:	f106 0620 	add.w	r6, r6, #32
    291c:	f844 7026 	str.w	r7, [r4, r6, lsl #2]

    /* Don't yet know what slave transfer mode will be used */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    2920:	f04f 0c00 	mov.w	ip, #0
    2924:	f880 c080 	strb.w	ip, [r0, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_MASTER_MASK;
    2928:	6806      	ldr	r6, [r0, #0]
    292a:	6837      	ldr	r7, [r6, #0]
    292c:	f027 0702 	bic.w	r7, r7, #2
    2930:	6037      	str	r7, [r6, #0]

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2932:	6806      	ldr	r6, [r0, #0]
    2934:	6837      	ldr	r7, [r6, #0]
    2936:	f027 0701 	bic.w	r7, r7, #1
    293a:	6037      	str	r7, [r6, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
    293c:	6806      	ldr	r6, [r0, #0]
    293e:	6837      	ldr	r7, [r6, #0]
    2940:	f027 7c40 	bic.w	ip, r7, #50331648	; 0x3000000
    2944:	f02c 0c0c 	bic.w	ip, ip, #12
    2948:	f04c 5c00 	orr.w	ip, ip, #536870912	; 0x20000000
    294c:	ea4c 0101 	orr.w	r1, ip, r1
    2950:	6031      	str	r1, [r6, #0]
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    2952:	6801      	ldr	r1, [r0, #0]
    2954:	618a      	str	r2, [r1, #24]
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
    2956:	6801      	ldr	r1, [r0, #0]
    2958:	680e      	ldr	r6, [r1, #0]
    295a:	f240 02ff 	movw	r2, #255	; 0xff
    295e:	f6cf 7200 	movt	r2, #65280	; 0xff00
    2962:	ea06 0202 	and.w	r2, r6, r2
    2966:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    296a:	600a      	str	r2, [r1, #0]
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    296c:	6802      	ldr	r2, [r0, #0]
    296e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2970:	6803      	ldr	r3, [r0, #0]
    2972:	681a      	ldr	r2, [r3, #0]
    2974:	ea42 0205 	orr.w	r2, r2, r5
    2978:	601a      	str	r2, [r3, #0]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    297a:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    297c:	b21a      	sxth	r2, r3
    297e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2982:	f003 031f 	and.w	r3, r3, #31
    2986:	fa05 f503 	lsl.w	r5, r5, r3
    298a:	f844 5022 	str.w	r5, [r4, r2, lsl #2]
}
    298e:	bcf0      	pop	{r4, r5, r6, r7}
    2990:	4770      	bx	lr
    2992:	bf00      	nop

00002994 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    2994:	b4f0      	push	{r4, r5, r6, r7}
    2996:	f89d 5010 	ldrb.w	r5, [sp, #16]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    299a:	f240 6c50 	movw	ip, #1616	; 0x650
    299e:	f2c2 0c00 	movt	ip, #8192	; 0x2000
    29a2:	4560      	cmp	r0, ip
    29a4:	d006      	beq.n	29b4 <MSS_SPI_configure_master_mode+0x20>
    29a6:	f240 5ccc 	movw	ip, #1484	; 0x5cc
    29aa:	f2c2 0c00 	movt	ip, #8192	; 0x2000
    29ae:	4560      	cmp	r0, ip
    29b0:	d000      	beq.n	29b4 <MSS_SPI_configure_master_mode+0x20>
    29b2:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    29b4:	2907      	cmp	r1, #7
    29b6:	d900      	bls.n	29ba <MSS_SPI_configure_master_mode+0x26>
    29b8:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    29ba:	2d20      	cmp	r5, #32
    29bc:	d900      	bls.n	29c0 <MSS_SPI_configure_master_mode+0x2c>
    29be:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    29c0:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    29c4:	fa0f f68c 	sxth.w	r6, ip
    29c8:	ea4f 1656 	mov.w	r6, r6, lsr #5
    29cc:	f00c 0c1f 	and.w	ip, ip, #31
    29d0:	f04f 0701 	mov.w	r7, #1
    29d4:	fa07 f70c 	lsl.w	r7, r7, ip
    29d8:	f24e 1400 	movw	r4, #57600	; 0xe100
    29dc:	f2ce 0400 	movt	r4, #57344	; 0xe000
    29e0:	f106 0620 	add.w	r6, r6, #32
    29e4:	f844 7026 	str.w	r7, [r4, r6, lsl #2]

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    29e8:	f04f 0c00 	mov.w	ip, #0
    29ec:	f880 c080 	strb.w	ip, [r0, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    29f0:	6804      	ldr	r4, [r0, #0]
    29f2:	6826      	ldr	r6, [r4, #0]
    29f4:	f026 0601 	bic.w	r6, r6, #1
    29f8:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    29fa:	6804      	ldr	r4, [r0, #0]
    29fc:	6826      	ldr	r6, [r4, #0]
    29fe:	f046 0602 	orr.w	r6, r6, #2
    2a02:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2a04:	6804      	ldr	r4, [r0, #0]
    2a06:	6826      	ldr	r6, [r4, #0]
    2a08:	f046 0601 	orr.w	r6, r6, #1
    2a0c:	6026      	str	r6, [r4, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    2a0e:	2907      	cmp	r1, #7
    2a10:	d82d      	bhi.n	2a6e <MSS_SPI_configure_master_mode+0xda>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2a12:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
    2a16:	bf14      	ite	ne
    2a18:	2400      	movne	r4, #0
    2a1a:	2401      	moveq	r4, #1
    2a1c:	4562      	cmp	r2, ip
    2a1e:	bf08      	it	eq
    2a20:	f044 0401 	orreq.w	r4, r4, #1
    2a24:	b954      	cbnz	r4, 2a3c <MSS_SPI_configure_master_mode+0xa8>
    2a26:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
    2a2a:	bf14      	ite	ne
    2a2c:	2400      	movne	r4, #0
    2a2e:	2401      	moveq	r4, #1
    2a30:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
    2a34:	bf08      	it	eq
    2a36:	f044 0401 	orreq.w	r4, r4, #1
    2a3a:	b14c      	cbz	r4, 2a50 <MSS_SPI_configure_master_mode+0xbc>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    2a3c:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    2a40:	f240 1c02 	movw	ip, #258	; 0x102
    2a44:	f2c2 4c00 	movt	ip, #9216	; 0x2400
    2a48:	ea42 020c 	orr.w	r2, r2, ip
    2a4c:	6362      	str	r2, [r4, #52]	; 0x34
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2a4e:	e008      	b.n	2a62 <MSS_SPI_configure_master_mode+0xce>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    2a50:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    2a54:	f240 1c02 	movw	ip, #258	; 0x102
    2a58:	f2c2 0c00 	movt	ip, #8192	; 0x2000
    2a5c:	ea42 020c 	orr.w	r2, r2, ip
    2a60:	6362      	str	r2, [r4, #52]	; 0x34
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2a62:	f101 0106 	add.w	r1, r1, #6
    2a66:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    2a6a:	720d      	strb	r5, [r1, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2a6c:	724b      	strb	r3, [r1, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2a6e:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2a70:	b21a      	sxth	r2, r3
    2a72:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a76:	f003 031f 	and.w	r3, r3, #31
    2a7a:	f04f 0101 	mov.w	r1, #1
    2a7e:	fa01 f103 	lsl.w	r1, r1, r3
    2a82:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a86:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a8e:	bcf0      	pop	{r4, r5, r6, r7}
    2a90:	4770      	bx	lr
    2a92:	bf00      	nop

00002a94 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2a94:	b538      	push	{r3, r4, r5, lr}
    2a96:	4604      	mov	r4, r0
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a98:	f240 6350 	movw	r3, #1616	; 0x650
    2a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aa0:	4298      	cmp	r0, r3
    2aa2:	d006      	beq.n	2ab2 <MSS_SPI_set_slave_select+0x1e>
    2aa4:	f240 53cc 	movw	r3, #1484	; 0x5cc
    2aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aac:	4298      	cmp	r0, r3
    2aae:	d000      	beq.n	2ab2 <MSS_SPI_set_slave_select+0x1e>
    2ab0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2ab2:	6822      	ldr	r2, [r4, #0]
    2ab4:	6813      	ldr	r3, [r2, #0]
    2ab6:	f013 0f02 	tst.w	r3, #2
    2aba:	d100      	bne.n	2abe <MSS_SPI_set_slave_select+0x2a>
    2abc:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    2abe:	460d      	mov	r5, r1
    2ac0:	eb04 03c1 	add.w	r3, r4, r1, lsl #3
    2ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
    2aca:	d100      	bne.n	2ace <MSS_SPI_set_slave_select+0x3a>
    2acc:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2ace:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2ad0:	b219      	sxth	r1, r3
    2ad2:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2ad6:	f003 031f 	and.w	r3, r3, #31
    2ada:	f04f 0001 	mov.w	r0, #1
    2ade:	fa00 f003 	lsl.w	r0, r0, r3
    2ae2:	f24e 1300 	movw	r3, #57600	; 0xe100
    2ae6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2aea:	f101 0120 	add.w	r1, r1, #32
    2aee:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2af2:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
    2af4:	f013 0f04 	tst.w	r3, #4
    2af8:	d002      	beq.n	2b00 <MSS_SPI_set_slave_select+0x6c>
    {
         recover_from_rx_overflow(this_spi);
    2afa:	4620      	mov	r0, r4
    2afc:	f7ff fe76 	bl	27ec <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2b00:	6823      	ldr	r3, [r4, #0]
    2b02:	681a      	ldr	r2, [r3, #0]
    2b04:	f022 0201 	bic.w	r2, r2, #1
    2b08:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    2b0a:	6822      	ldr	r2, [r4, #0]
    2b0c:	f105 0306 	add.w	r3, r5, #6
    2b10:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
    2b14:	6859      	ldr	r1, [r3, #4]
    2b16:	6011      	str	r1, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    2b18:	6822      	ldr	r2, [r4, #0]
    2b1a:	7a59      	ldrb	r1, [r3, #9]
    2b1c:	6191      	str	r1, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2b1e:	6822      	ldr	r2, [r4, #0]
    2b20:	7a1b      	ldrb	r3, [r3, #8]
    2b22:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2b24:	6823      	ldr	r3, [r4, #0]
    2b26:	681a      	ldr	r2, [r3, #0]
    2b28:	f042 0201 	orr.w	r2, r2, #1
    2b2c:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2b2e:	6822      	ldr	r2, [r4, #0]
    2b30:	69d1      	ldr	r1, [r2, #28]
    2b32:	f04f 0301 	mov.w	r3, #1
    2b36:	fa03 f505 	lsl.w	r5, r3, r5
    2b3a:	ea45 0501 	orr.w	r5, r5, r1
    2b3e:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2b40:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2b42:	b211      	sxth	r1, r2
    2b44:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2b48:	f002 021f 	and.w	r2, r2, #31
    2b4c:	fa03 f202 	lsl.w	r2, r3, r2
    2b50:	f24e 1300 	movw	r3, #57600	; 0xe100
    2b54:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2b58:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
    2b5c:	bd38      	pop	{r3, r4, r5, pc}
    2b5e:	bf00      	nop

00002b60 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2b60:	b538      	push	{r3, r4, r5, lr}
    2b62:	4604      	mov	r4, r0
    2b64:	460d      	mov	r5, r1
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2b66:	f240 6350 	movw	r3, #1616	; 0x650
    2b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b6e:	4298      	cmp	r0, r3
    2b70:	d006      	beq.n	2b80 <MSS_SPI_clear_slave_select+0x20>
    2b72:	f240 53cc 	movw	r3, #1484	; 0x5cc
    2b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b7a:	4298      	cmp	r0, r3
    2b7c:	d000      	beq.n	2b80 <MSS_SPI_clear_slave_select+0x20>
    2b7e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2b80:	6822      	ldr	r2, [r4, #0]
    2b82:	6813      	ldr	r3, [r2, #0]
    2b84:	f013 0f02 	tst.w	r3, #2
    2b88:	d100      	bne.n	2b8c <MSS_SPI_clear_slave_select+0x2c>
    2b8a:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2b8c:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2b8e:	b219      	sxth	r1, r3
    2b90:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2b94:	f003 031f 	and.w	r3, r3, #31
    2b98:	f04f 0001 	mov.w	r0, #1
    2b9c:	fa00 f003 	lsl.w	r0, r0, r3
    2ba0:	f24e 1300 	movw	r3, #57600	; 0xe100
    2ba4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ba8:	f101 0120 	add.w	r1, r1, #32
    2bac:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2bb0:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
    2bb2:	f013 0f04 	tst.w	r3, #4
    2bb6:	d002      	beq.n	2bbe <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2bb8:	4620      	mov	r0, r4
    2bba:	f7ff fe17 	bl	27ec <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    2bbe:	6822      	ldr	r2, [r4, #0]
    2bc0:	69d1      	ldr	r1, [r2, #28]
    2bc2:	f04f 0301 	mov.w	r3, #1
    2bc6:	fa03 f505 	lsl.w	r5, r3, r5
    2bca:	ea21 0505 	bic.w	r5, r1, r5
    2bce:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2bd0:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2bd2:	b211      	sxth	r1, r2
    2bd4:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2bd8:	f002 021f 	and.w	r2, r2, #31
    2bdc:	fa03 f202 	lsl.w	r2, r3, r2
    2be0:	f24e 1300 	movw	r3, #57600	; 0xe100
    2be4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2be8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
    2bec:	bd38      	pop	{r3, r4, r5, pc}
    2bee:	bf00      	nop

00002bf0 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    2bf0:	b410      	push	{r4}
    2bf2:	b083      	sub	sp, #12
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2bf4:	f240 6350 	movw	r3, #1616	; 0x650
    2bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bfc:	4298      	cmp	r0, r3
    2bfe:	d006      	beq.n	2c0e <MSS_SPI_transfer_frame+0x1e>
    2c00:	f240 53cc 	movw	r3, #1484	; 0x5cc
    2c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c08:	4298      	cmp	r0, r3
    2c0a:	d000      	beq.n	2c0e <MSS_SPI_transfer_frame+0x1e>
    2c0c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2c0e:	6803      	ldr	r3, [r0, #0]
    2c10:	681a      	ldr	r2, [r3, #0]
    2c12:	f012 0f02 	tst.w	r2, #2
    2c16:	d100      	bne.n	2c1a <MSS_SPI_transfer_frame+0x2a>
    2c18:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2c1a:	681c      	ldr	r4, [r3, #0]
    2c1c:	f240 02ff 	movw	r2, #255	; 0xff
    2c20:	f6cf 7200 	movt	r2, #65280	; 0xff00
    2c24:	ea04 0202 	and.w	r2, r4, r2
    2c28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    2c2c:	601a      	str	r2, [r3, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2c2e:	6803      	ldr	r3, [r0, #0]
    2c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2c32:	f042 020c 	orr.w	r2, r2, #12
    2c36:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2c38:	6803      	ldr	r3, [r0, #0]
    2c3a:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_fifo_empty)
    2c3c:	f012 0f40 	tst.w	r2, #64	; 0x40
    2c40:	d107      	bne.n	2c52 <MSS_SPI_transfer_frame+0x62>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    2c42:	691a      	ldr	r2, [r3, #16]
    2c44:	9201      	str	r2, [sp, #4]
        dummy = dummy;  /* Prevent Lint warning. */
    2c46:	9a01      	ldr	r2, [sp, #4]
    2c48:	9201      	str	r2, [sp, #4]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2c4a:	689a      	ldr	r2, [r3, #8]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2c4c:	f012 0f40 	tst.w	r2, #64	; 0x40
    2c50:	d0f7      	beq.n	2c42 <MSS_SPI_transfer_frame+0x52>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    2c52:	6159      	str	r1, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2c54:	6803      	ldr	r3, [r0, #0]
    2c56:	689a      	ldr	r2, [r3, #8]
    while(0u == tx_done)
    2c58:	f012 0f01 	tst.w	r2, #1
    2c5c:	d103      	bne.n	2c66 <MSS_SPI_transfer_frame+0x76>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    2c5e:	689a      	ldr	r2, [r3, #8]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    2c60:	f012 0f01 	tst.w	r2, #1
    2c64:	d0fb      	beq.n	2c5e <MSS_SPI_transfer_frame+0x6e>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2c66:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_ready)
    2c68:	f012 0f02 	tst.w	r2, #2
    2c6c:	d103      	bne.n	2c76 <MSS_SPI_transfer_frame+0x86>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    2c6e:	689a      	ldr	r2, [r3, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    2c70:	f012 0f02 	tst.w	r2, #2
    2c74:	d0fb      	beq.n	2c6e <MSS_SPI_transfer_frame+0x7e>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    2c76:	6918      	ldr	r0, [r3, #16]
}
    2c78:	b003      	add	sp, #12
    2c7a:	bc10      	pop	{r4}
    2c7c:	4770      	bx	lr
    2c7e:	bf00      	nop

00002c80 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    2c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2c84:	b083      	sub	sp, #12
    2c86:	4604      	mov	r4, r0
    2c88:	4688      	mov	r8, r1
    2c8a:	4616      	mov	r6, r2
    2c8c:	469a      	mov	sl, r3
    2c8e:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2c92:	f240 6350 	movw	r3, #1616	; 0x650
    2c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c9a:	4298      	cmp	r0, r3
    2c9c:	d006      	beq.n	2cac <MSS_SPI_transfer_block+0x2c>
    2c9e:	f240 53cc 	movw	r3, #1484	; 0x5cc
    2ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ca6:	4298      	cmp	r0, r3
    2ca8:	d000      	beq.n	2cac <MSS_SPI_transfer_block+0x2c>
    2caa:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2cac:	6823      	ldr	r3, [r4, #0]
    2cae:	681a      	ldr	r2, [r3, #0]
    2cb0:	f012 0f02 	tst.w	r2, #2
    2cb4:	d100      	bne.n	2cb8 <MSS_SPI_transfer_block+0x38>
    2cb6:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    2cb8:	eb07 0506 	add.w	r5, r7, r6
    2cbc:	b2ad      	uxth	r5, r5
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    2cbe:	2d00      	cmp	r5, #0
    2cc0:	bf14      	ite	ne
    2cc2:	46a9      	movne	r9, r5
    2cc4:	f04f 0901 	moveq.w	r9, #1
    {
        frame_count = transfer_size;
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2cc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2cca:	f042 020c 	orr.w	r2, r2, #12
    2cce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2cd0:	6823      	ldr	r3, [r4, #0]
    2cd2:	689b      	ldr	r3, [r3, #8]
    if(rx_overflow)
    2cd4:	f013 0f04 	tst.w	r3, #4
    2cd8:	d002      	beq.n	2ce0 <MSS_SPI_transfer_block+0x60>
    {
         recover_from_rx_overflow(this_spi);
    2cda:	4620      	mov	r0, r4
    2cdc:	f7ff fd86 	bl	27ec <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2ce0:	6823      	ldr	r3, [r4, #0]
    2ce2:	681a      	ldr	r2, [r3, #0]
    2ce4:	f022 0201 	bic.w	r2, r2, #1
    2ce8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    2cea:	6822      	ldr	r2, [r4, #0]
    2cec:	6811      	ldr	r1, [r2, #0]
    2cee:	f240 03ff 	movw	r3, #255	; 0xff
    2cf2:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2cf6:	ea01 0303 	and.w	r3, r1, r3
    2cfa:	ea43 2309 	orr.w	r3, r3, r9, lsl #8
    2cfe:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    2d00:	6823      	ldr	r3, [r4, #0]
    2d02:	f04f 0208 	mov.w	r2, #8
    2d06:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2d08:	6823      	ldr	r3, [r4, #0]
    2d0a:	681a      	ldr	r2, [r3, #0]
    2d0c:	f042 0201 	orr.w	r2, r2, #1
    2d10:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2d12:	6823      	ldr	r3, [r4, #0]
    2d14:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_fifo_empty)
    2d16:	f012 0f40 	tst.w	r2, #64	; 0x40
    2d1a:	d105      	bne.n	2d28 <MSS_SPI_transfer_block+0xa8>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    2d1c:	691a      	ldr	r2, [r3, #16]
    2d1e:	9201      	str	r2, [sp, #4]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2d20:	689a      	ldr	r2, [r3, #8]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2d22:	f012 0f40 	tst.w	r2, #64	; 0x40
    2d26:	d0f9      	beq.n	2d1c <MSS_SPI_transfer_block+0x9c>
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
    2d28:	b15e      	cbz	r6, 2d42 <MSS_SPI_transfer_block+0xc2>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2d2a:	f898 2000 	ldrb.w	r2, [r8]
    2d2e:	615a      	str	r2, [r3, #20]
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2d30:	2d00      	cmp	r5, #0
    2d32:	d04c      	beq.n	2dce <MSS_SPI_transfer_block+0x14e>
    2d34:	f04f 0101 	mov.w	r1, #1
    2d38:	f04f 0000 	mov.w	r0, #0
    2d3c:	468c      	mov	ip, r1
    2d3e:	4603      	mov	r3, r0
    2d40:	e008      	b.n	2d54 <MSS_SPI_transfer_block+0xd4>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    2d42:	2d00      	cmp	r5, #0
    2d44:	d043      	beq.n	2dce <MSS_SPI_transfer_block+0x14e>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    2d46:	f04f 0000 	mov.w	r0, #0
    2d4a:	6158      	str	r0, [r3, #20]
    2d4c:	f04f 0101 	mov.w	r1, #1
    2d50:	468c      	mov	ip, r1
    2d52:	4603      	mov	r3, r0
                }
                else
                {
                    if(tx_idx < transfer_size)
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    2d54:	f04f 0b00 	mov.w	fp, #0
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2d58:	6822      	ldr	r2, [r4, #0]
    2d5a:	f8d2 9008 	ldr.w	r9, [r2, #8]
        if(0u == rx_fifo_empty)
    2d5e:	f019 0f40 	tst.w	r9, #64	; 0x40
    2d62:	d111      	bne.n	2d88 <MSS_SPI_transfer_block+0x108>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    2d64:	6912      	ldr	r2, [r2, #16]
    2d66:	9201      	str	r2, [sp, #4]
            if(transfer_idx >= cmd_byte_size)
    2d68:	429e      	cmp	r6, r3
    2d6a:	d807      	bhi.n	2d7c <MSS_SPI_transfer_block+0xfc>
            {
                if(rx_idx < rd_byte_size)
    2d6c:	4287      	cmp	r7, r0
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    2d6e:	bf84      	itt	hi
    2d70:	9a01      	ldrhi	r2, [sp, #4]
    2d72:	f80a 2000 	strbhi.w	r2, [sl, r0]
                }
                ++rx_idx;
    2d76:	f100 0001 	add.w	r0, r0, #1
    2d7a:	b280      	uxth	r0, r0
            }
            ++transfer_idx;
    2d7c:	f103 0301 	add.w	r3, r3, #1
    2d80:	b29b      	uxth	r3, r3
            --transit;
    2d82:	f101 31ff 	add.w	r1, r1, #4294967295
    2d86:	b289      	uxth	r1, r1
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    2d88:	6822      	ldr	r2, [r4, #0]
    2d8a:	f8d2 9008 	ldr.w	r9, [r2, #8]
        if(0u == tx_fifo_full)
    2d8e:	f419 7f80 	tst.w	r9, #256	; 0x100
    2d92:	d11a      	bne.n	2dca <MSS_SPI_transfer_block+0x14a>
        {
            if(transit < RX_FIFO_SIZE)
    2d94:	2903      	cmp	r1, #3
    2d96:	d818      	bhi.n	2dca <MSS_SPI_transfer_block+0x14a>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    2d98:	4566      	cmp	r6, ip
    2d9a:	d90b      	bls.n	2db4 <MSS_SPI_transfer_block+0x134>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2d9c:	f818 900c 	ldrb.w	r9, [r8, ip]
    2da0:	f8c2 9014 	str.w	r9, [r2, #20]
                    ++tx_idx;
    2da4:	f10c 0c01 	add.w	ip, ip, #1
    2da8:	fa1f fc8c 	uxth.w	ip, ip
                    ++transit;
    2dac:	f101 0101 	add.w	r1, r1, #1
    2db0:	b289      	uxth	r1, r1
    2db2:	e00a      	b.n	2dca <MSS_SPI_transfer_block+0x14a>
                }
                else
                {
                    if(tx_idx < transfer_size)
    2db4:	4565      	cmp	r5, ip
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    2db6:	bf81      	itttt	hi
    2db8:	f8c2 b014 	strhi.w	fp, [r2, #20]
                        ++tx_idx;
    2dbc:	f10c 0c01 	addhi.w	ip, ip, #1
    2dc0:	fa1f fc8c 	uxthhi.w	ip, ip
                        ++transit;
    2dc4:	3101      	addhi	r1, #1
    2dc6:	bf88      	it	hi
    2dc8:	b289      	uxthhi	r1, r1
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2dca:	42ab      	cmp	r3, r5
    2dcc:	d3c4      	bcc.n	2d58 <MSS_SPI_transfer_block+0xd8>
                    }
                }
            }
        }
    }
}
    2dce:	b003      	add	sp, #12
    2dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00002dd4 <MSS_SPI_set_frame_rx_handler>:
void MSS_SPI_set_frame_rx_handler
(
    mss_spi_instance_t * this_spi,
    mss_spi_frame_rx_handler_t rx_handler
)
{
    2dd4:	b410      	push	{r4}
    uint32_t tx_fifo_empty;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2dd6:	f240 6350 	movw	r3, #1616	; 0x650
    2dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dde:	4298      	cmp	r0, r3
    2de0:	d006      	beq.n	2df0 <MSS_SPI_set_frame_rx_handler+0x1c>
    2de2:	f240 53cc 	movw	r3, #1484	; 0x5cc
    2de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dea:	4298      	cmp	r0, r3
    2dec:	d000      	beq.n	2df0 <MSS_SPI_set_frame_rx_handler+0x1c>
    2dee:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    2df0:	6803      	ldr	r3, [r0, #0]
    2df2:	681b      	ldr	r3, [r3, #0]
    2df4:	f013 0f02 	tst.w	r3, #2
    2df8:	d000      	beq.n	2dfc <MSS_SPI_set_frame_rx_handler+0x28>
    2dfa:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2dfc:	8883      	ldrh	r3, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2dfe:	b21a      	sxth	r2, r3
    2e00:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e04:	f003 031f 	and.w	r3, r3, #31
    2e08:	f04f 0401 	mov.w	r4, #1
    2e0c:	fa04 f403 	lsl.w	r4, r4, r3
    2e10:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e14:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e18:	f102 0220 	add.w	r2, r2, #32
    2e1c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]

    /* Disable block Rx handlers as they are mutually exclusive. */
    this_spi->block_rx_handler = 0u;
    2e20:	f04f 0300 	mov.w	r3, #0
    2e24:	67c3      	str	r3, [r0, #124]	; 0x7c
    this_spi->cmd_handler = 0u;
    2e26:	6203      	str	r3, [r0, #32]
    
    /* Keep a copy of the pointer to the rx handler function. */
    this_spi->frame_rx_handler = rx_handler;
    2e28:	6741      	str	r1, [r0, #116]	; 0x74
    
    /* Make sure correct mode is selected */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_FRAME;
    2e2a:	f04f 0302 	mov.w	r3, #2
    2e2e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80

    /* Automatically fill the TX FIFO with zeroes if no slave tx frame set.*/
    tx_fifo_empty = this_spi->hw_reg->STATUS & TX_FIFO_EMPTY_MASK;
    2e32:	6803      	ldr	r3, [r0, #0]
    2e34:	689a      	ldr	r2, [r3, #8]
    if(tx_fifo_empty)
    2e36:	f412 6f80 	tst.w	r2, #1024	; 0x400
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    2e3a:	bf1e      	ittt	ne
    2e3c:	6ada      	ldrne	r2, [r3, #44]	; 0x2c
    2e3e:	f042 0201 	orrne.w	r2, r2, #1
    2e42:	62da      	strne	r2, [r3, #44]	; 0x2c
    }
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2e44:	6802      	ldr	r2, [r0, #0]
    2e46:	6811      	ldr	r1, [r2, #0]
    2e48:	f240 03ff 	movw	r3, #255	; 0xff
    2e4c:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2e50:	ea01 0303 	and.w	r3, r1, r3
    2e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2e58:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Disable block specific interrupts */
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2e5a:	6803      	ldr	r3, [r0, #0]
    2e5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e5e:	f022 0210 	bic.w	r2, r2, #16
    2e62:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_SSEND_IRQ_MASK;
    2e64:	6803      	ldr	r3, [r0, #0]
    2e66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e68:	f022 0220 	bic.w	r2, r2, #32
    2e6c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
    2e6e:	6803      	ldr	r3, [r0, #0]
    2e70:	f04f 020e 	mov.w	r2, #14
    2e74:	60da      	str	r2, [r3, #12]
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and the Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_URUN_IRQ_EN_MASK | CTRL_OVFLOW_IRQ_EN_MASK |
    2e76:	6803      	ldr	r3, [r0, #0]
    2e78:	681a      	ldr	r2, [r3, #0]
    2e7a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
    2e7e:	601a      	str	r2, [r3, #0]
                                 CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
    2e80:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2e82:	b21a      	sxth	r2, r3
    2e84:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2e88:	f003 031f 	and.w	r3, r3, #31
    2e8c:	f04f 0101 	mov.w	r1, #1
    2e90:	fa01 f103 	lsl.w	r1, r1, r3
    2e94:	f24e 1300 	movw	r3, #57600	; 0xe100
    2e98:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ea0:	bc10      	pop	{r4}
    2ea2:	4770      	bx	lr

00002ea4 <MSS_SPI_set_slave_tx_frame>:
void MSS_SPI_set_slave_tx_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t frame_value
)
{
    2ea4:	b410      	push	{r4}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2ea6:	f240 6350 	movw	r3, #1616	; 0x650
    2eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eae:	4298      	cmp	r0, r3
    2eb0:	d006      	beq.n	2ec0 <MSS_SPI_set_slave_tx_frame+0x1c>
    2eb2:	f240 53cc 	movw	r3, #1484	; 0x5cc
    2eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eba:	4298      	cmp	r0, r3
    2ebc:	d000      	beq.n	2ec0 <MSS_SPI_set_slave_tx_frame+0x1c>
    2ebe:	be00      	bkpt	0x0000

    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    2ec0:	6803      	ldr	r3, [r0, #0]
    2ec2:	681b      	ldr	r3, [r3, #0]
    2ec4:	f013 0f02 	tst.w	r3, #2
    2ec8:	d000      	beq.n	2ecc <MSS_SPI_set_slave_tx_frame+0x28>
    2eca:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2ecc:	8883      	ldrh	r3, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2ece:	b21c      	sxth	r4, r3
    2ed0:	ea4f 1454 	mov.w	r4, r4, lsr #5
    2ed4:	f003 031f 	and.w	r3, r3, #31
    2ed8:	f04f 0c01 	mov.w	ip, #1
    2edc:	fa0c f303 	lsl.w	r3, ip, r3
    2ee0:	f24e 1200 	movw	r2, #57600	; 0xe100
    2ee4:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2ee8:	f104 0420 	add.w	r4, r4, #32
    2eec:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

    /* Make sure correct mode is selected */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_FRAME;
    2ef0:	f04f 0302 	mov.w	r3, #2
    2ef4:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80

    /* Disable block Rx handlers as they are mutually exclusive. */
    this_spi->block_rx_handler = 0u;
    2ef8:	f04f 0300 	mov.w	r3, #0
    2efc:	67c3      	str	r3, [r0, #124]	; 0x7c
    this_spi->cmd_handler = 0u;
    2efe:	6203      	str	r3, [r0, #32]

    /* Disable slave block tx buffer as it is mutually exclusive with frame
     * level handling. */    
    this_spi->slave_tx_buffer = 0u;
    2f00:	6083      	str	r3, [r0, #8]
    this_spi->slave_tx_size = 0u;
    2f02:	60c3      	str	r3, [r0, #12]
    this_spi->slave_tx_idx = 0u;
    2f04:	6103      	str	r3, [r0, #16]
    
    /* Keep a copy of the slave tx frame value. */
    this_spi->slave_tx_frame = frame_value;
    2f06:	6781      	str	r1, [r0, #120]	; 0x78
    
    /* Disable automatic fill of the TX FIFO with zeroes.*/
    this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
    2f08:	6803      	ldr	r3, [r0, #0]
    2f0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    2f0c:	f021 0101 	bic.w	r1, r1, #1
    2f10:	62d9      	str	r1, [r3, #44]	; 0x2c
    this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    2f12:	6803      	ldr	r3, [r0, #0]
    2f14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    2f16:	f041 0108 	orr.w	r1, r1, #8
    2f1a:	62d9      	str	r1, [r3, #44]	; 0x2c
     *
     * IMPORTANT: Note this must be done before writing to the TX_DATA register
     * as it seems that doing these in the opposite order causes the receive
     * and transmit interrupts to be disabled.
     */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    2f1c:	6801      	ldr	r1, [r0, #0]
    2f1e:	680c      	ldr	r4, [r1, #0]
    2f20:	f240 03ff 	movw	r3, #255	; 0xff
    2f24:	f6cf 7300 	movt	r3, #65280	; 0xff00
    2f28:	ea04 0303 	and.w	r3, r4, r3
    2f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2f30:	600b      	str	r3, [r1, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Load frame into Tx data register. */
    this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2f32:	6803      	ldr	r3, [r0, #0]
    2f34:	6f81      	ldr	r1, [r0, #120]	; 0x78
    2f36:	6159      	str	r1, [r3, #20]

   /* Disable block specific interrupts */
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2f38:	6803      	ldr	r3, [r0, #0]
    2f3a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    2f3c:	f021 0110 	bic.w	r1, r1, #16
    2f40:	6299      	str	r1, [r3, #40]	; 0x28
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_SSEND_IRQ_MASK;
    2f42:	6803      	ldr	r3, [r0, #0]
    2f44:	6a99      	ldr	r1, [r3, #40]	; 0x28
    2f46:	f021 0120 	bic.w	r1, r1, #32
    2f4a:	6299      	str	r1, [r3, #40]	; 0x28

    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
    2f4c:	6803      	ldr	r3, [r0, #0]
    2f4e:	f04f 010d 	mov.w	r1, #13
    2f52:	60d9      	str	r1, [r3, #12]
     * time it has been sent.
     *
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery.
     */
    this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
    2f54:	6803      	ldr	r3, [r0, #0]
    2f56:	6819      	ldr	r1, [r3, #0]
    2f58:	f041 01e0 	orr.w	r1, r1, #224	; 0xe0
    2f5c:	6019      	str	r1, [r3, #0]
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ( this_spi->irqn );
    2f5e:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2f60:	b219      	sxth	r1, r3
    2f62:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2f66:	f003 031f 	and.w	r3, r3, #31
    2f6a:	fa0c f303 	lsl.w	r3, ip, r3
    2f6e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    2f72:	bc10      	pop	{r4}
    2f74:	4770      	bx	lr
    2f76:	bf00      	nop

00002f78 <MSS_SPI_set_slave_block_buffers>:
    uint32_t tx_buff_size,
    uint8_t * rx_buffer,
    uint32_t rx_buff_size,
    mss_spi_block_rx_handler_t block_rx_handler
)
{
    2f78:	b570      	push	{r4, r5, r6, lr}
    2f7a:	b082      	sub	sp, #8
    2f7c:	4604      	mov	r4, r0
    2f7e:	4615      	mov	r5, r2
    uint32_t frame_count;
    uint32_t done = 0u;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2f80:	f240 6250 	movw	r2, #1616	; 0x650
    2f84:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2f88:	4290      	cmp	r0, r2
    2f8a:	d006      	beq.n	2f9a <MSS_SPI_set_slave_block_buffers+0x22>
    2f8c:	f240 52cc 	movw	r2, #1484	; 0x5cc
    2f90:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2f94:	4290      	cmp	r0, r2
    2f96:	d000      	beq.n	2f9a <MSS_SPI_set_slave_block_buffers+0x22>
    2f98:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    2f9a:	6822      	ldr	r2, [r4, #0]
    2f9c:	6812      	ldr	r2, [r2, #0]
    2f9e:	f012 0f02 	tst.w	r2, #2
    2fa2:	d000      	beq.n	2fa6 <MSS_SPI_set_slave_block_buffers+0x2e>
    2fa4:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2fa6:	88a2      	ldrh	r2, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2fa8:	fa0f fc82 	sxth.w	ip, r2
    2fac:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    2fb0:	f002 021f 	and.w	r2, r2, #31
    2fb4:	f04f 0001 	mov.w	r0, #1
    2fb8:	fa00 f602 	lsl.w	r6, r0, r2
    2fbc:	f24e 1200 	movw	r2, #57600	; 0xe100
    2fc0:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2fc4:	f10c 0c20 	add.w	ip, ip, #32
    2fc8:	f842 602c 	str.w	r6, [r2, ip, lsl #2]

    /* Make sure correct mode is selected */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_BLOCK;
    2fcc:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80

    /* Set cmd_done correctly to ensure 0 padding works. */
    if(0u == this_spi->cmd_handler)
    2fd0:	6a22      	ldr	r2, [r4, #32]
    2fd2:	b90a      	cbnz	r2, 2fd8 <MSS_SPI_set_slave_block_buffers+0x60>
    {
        this_spi->cmd_done = 1u;
    2fd4:	6260      	str	r0, [r4, #36]	; 0x24
    2fd6:	e002      	b.n	2fde <MSS_SPI_set_slave_block_buffers+0x66>
    }
    else
    {
        this_spi->cmd_done = 0u;
    2fd8:	f04f 0200 	mov.w	r2, #0
    2fdc:	6262      	str	r2, [r4, #36]	; 0x24
    }

    /* Disable Rx frame handler as it is mutually exclusive with block rx handler. */
    this_spi->frame_rx_handler = 0u;
    2fde:	f04f 0200 	mov.w	r2, #0
    2fe2:	6762      	str	r2, [r4, #116]	; 0x74
    
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
    2fe4:	9807      	ldr	r0, [sp, #28]
    2fe6:	67e0      	str	r0, [r4, #124]	; 0x7c
    
    this_spi->slave_rx_buffer = rx_buffer;
    2fe8:	62a3      	str	r3, [r4, #40]	; 0x28
    this_spi->slave_rx_size = rx_buff_size;
    2fea:	9b06      	ldr	r3, [sp, #24]
    2fec:	62e3      	str	r3, [r4, #44]	; 0x2c
    this_spi->slave_rx_idx = 0u;
    2fee:	6322      	str	r2, [r4, #48]	; 0x30
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    2ff0:	60a1      	str	r1, [r4, #8]
    this_spi->slave_tx_size = tx_buff_size;
    2ff2:	60e5      	str	r5, [r4, #12]
    this_spi->slave_tx_idx = 0u;
    2ff4:	6122      	str	r2, [r4, #16]

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2ff6:	6823      	ldr	r3, [r4, #0]
    2ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2ffa:	f042 020c 	orr.w	r2, r2, #12
    2ffe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Recover from receive overflow if needs be */
    if(0u != (this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK))
    3000:	6823      	ldr	r3, [r4, #0]
    3002:	689b      	ldr	r3, [r3, #8]
    3004:	f013 0f04 	tst.w	r3, #4
    3008:	d002      	beq.n	3010 <MSS_SPI_set_slave_block_buffers+0x98>
    {
         recover_from_rx_overflow(this_spi);
    300a:	4620      	mov	r0, r4
    300c:	f7ff fbee 	bl	27ec <recover_from_rx_overflow>
    }

    /* Flush Rx FIFO in case we are executing on A2F200. */
    while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3010:	6823      	ldr	r3, [r4, #0]
    3012:	689a      	ldr	r2, [r3, #8]
    3014:	f012 0f40 	tst.w	r2, #64	; 0x40
    3018:	d107      	bne.n	302a <MSS_SPI_set_slave_block_buffers+0xb2>
    {
        volatile uint32_t dummy;
        dummy = this_spi->hw_reg->RX_DATA;
    301a:	691a      	ldr	r2, [r3, #16]
    301c:	9201      	str	r2, [sp, #4]
        dummy = dummy;  /* Prevent Lint warning. */
    301e:	9a01      	ldr	r2, [sp, #4]
    3020:	9201      	str	r2, [sp, #4]
    {
         recover_from_rx_overflow(this_spi);
    }

    /* Flush Rx FIFO in case we are executing on A2F200. */
    while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3022:	689a      	ldr	r2, [r3, #8]
    3024:	f012 0f40 	tst.w	r2, #64	; 0x40
    3028:	d0f7      	beq.n	301a <MSS_SPI_set_slave_block_buffers+0xa2>
    }

    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    302a:	681a      	ldr	r2, [r3, #0]
    302c:	f022 0201 	bic.w	r2, r2, #1
    3030:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
    3032:	6822      	ldr	r2, [r4, #0]
    3034:	6811      	ldr	r1, [r2, #0]
    3036:	f240 03ff 	movw	r3, #255	; 0xff
    303a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    303e:	ea01 0303 	and.w	r3, r1, r3
    3042:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3046:	6013      	str	r3, [r2, #0]
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    3048:	6823      	ldr	r3, [r4, #0]
    304a:	f04f 0208 	mov.w	r2, #8
    304e:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    3050:	6823      	ldr	r3, [r4, #0]
    3052:	681a      	ldr	r2, [r3, #0]
    3054:	f042 0201 	orr.w	r2, r2, #1
    3058:	601a      	str	r2, [r3, #0]
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    305a:	6823      	ldr	r3, [r4, #0]
    305c:	689a      	ldr	r2, [r3, #8]
    305e:	f412 7f80 	tst.w	r2, #256	; 0x100
    3062:	d11e      	bne.n	30a2 <MSS_SPI_set_slave_block_buffers+0x12a>
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    3064:	f04f 0000 	mov.w	r0, #0
        }
        else if(0u != this_spi->cmd_done)
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
    3068:	4606      	mov	r6, r0
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
    306a:	f04f 0c01 	mov.w	ip, #1
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
    306e:	6922      	ldr	r2, [r4, #16]
    3070:	68e1      	ldr	r1, [r4, #12]
    3072:	428a      	cmp	r2, r1
    3074:	d204      	bcs.n	3080 <MSS_SPI_set_slave_block_buffers+0x108>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    3076:	68a1      	ldr	r1, [r4, #8]
    3078:	5c8a      	ldrb	r2, [r1, r2]
    307a:	615a      	str	r2, [r3, #20]
    307c:	4601      	mov	r1, r0
    307e:	e005      	b.n	308c <MSS_SPI_set_slave_block_buffers+0x114>
        }
        else if(0u != this_spi->cmd_done)
    3080:	6a62      	ldr	r2, [r4, #36]	; 0x24
    3082:	b90a      	cbnz	r2, 3088 <MSS_SPI_set_slave_block_buffers+0x110>
    3084:	4661      	mov	r1, ip
    3086:	e001      	b.n	308c <MSS_SPI_set_slave_block_buffers+0x114>
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
    3088:	6158      	str	r0, [r3, #20]
    308a:	4631      	mov	r1, r6
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    308c:	6923      	ldr	r3, [r4, #16]
    308e:	f103 0301 	add.w	r3, r3, #1
    3092:	6123      	str	r3, [r4, #16]
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    3094:	6823      	ldr	r3, [r4, #0]
    3096:	689a      	ldr	r2, [r3, #8]
    3098:	f412 7f80 	tst.w	r2, #256	; 0x100
    309c:	d101      	bne.n	30a2 <MSS_SPI_set_slave_block_buffers+0x12a>
    309e:	2900      	cmp	r1, #0
    30a0:	d0e5      	beq.n	306e <MSS_SPI_set_slave_block_buffers+0xf6>
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
    30a2:	b16d      	cbz	r5, 30c0 <MSS_SPI_set_slave_block_buffers+0x148>
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
    30a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    30a6:	f022 0201 	bic.w	r2, r2, #1
    30aa:	62da      	str	r2, [r3, #44]	; 0x2c
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    30ac:	6823      	ldr	r3, [r4, #0]
    30ae:	f04f 0201 	mov.w	r2, #1
    30b2:	60da      	str	r2, [r3, #12]
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    30b4:	6823      	ldr	r3, [r4, #0]
    30b6:	681a      	ldr	r2, [r3, #0]
    30b8:	f042 0220 	orr.w	r2, r2, #32
    30bc:	601a      	str	r2, [r3, #0]
    30be:	e003      	b.n	30c8 <MSS_SPI_set_slave_block_buffers+0x150>
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    30c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    30c2:	f042 0201 	orr.w	r2, r2, #1
    30c6:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
    30c8:	6a23      	ldr	r3, [r4, #32]
    30ca:	b923      	cbnz	r3, 30d6 <MSS_SPI_set_slave_block_buffers+0x15e>
    {
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    30cc:	6823      	ldr	r3, [r4, #0]
    30ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    30d0:	f022 0210 	bic.w	r2, r2, #16
    30d4:	629a      	str	r2, [r3, #40]	; 0x28
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    30d6:	6823      	ldr	r3, [r4, #0]
    30d8:	f04f 0220 	mov.w	r2, #32
    30dc:	60da      	str	r2, [r3, #12]
    this_spi->hw_reg->CONTROL2 |= C2_ENABLE_SSEND_IRQ_MASK;
    30de:	6823      	ldr	r3, [r4, #0]
    30e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    30e2:	f042 0220 	orr.w	r2, r2, #32
    30e6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Clear down ints to avoid stale ints triggering when we enable them below */
    this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK | RXOVFLOW_IRQ_MASK |
    30e8:	6823      	ldr	r3, [r4, #0]
    30ea:	f04f 020e 	mov.w	r2, #14
    30ee:	60da      	str	r2, [r3, #12]
                                  RXDONE_IRQ_MASK;
    /*
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
    30f0:	6823      	ldr	r3, [r4, #0]
    30f2:	681a      	ldr	r2, [r3, #0]
    30f4:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
    30f8:	601a      	str	r2, [r3, #0]
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
    30fa:	88a3      	ldrh	r3, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    30fc:	b21a      	sxth	r2, r3
    30fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3102:	f003 031f 	and.w	r3, r3, #31
    3106:	f04f 0101 	mov.w	r1, #1
    310a:	fa01 f103 	lsl.w	r1, r1, r3
    310e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3112:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3116:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    311a:	b002      	add	sp, #8
    311c:	bd70      	pop	{r4, r5, r6, pc}
    311e:	bf00      	nop

00003120 <MSS_SPI_enable>:
 */
void MSS_SPI_enable
(
    mss_spi_instance_t * this_spi
)
{
    3120:	b410      	push	{r4}
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    3122:	8883      	ldrh	r3, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    3124:	b219      	sxth	r1, r3
    3126:	ea4f 1151 	mov.w	r1, r1, lsr #5
    312a:	f003 031f 	and.w	r3, r3, #31
    312e:	f04f 0201 	mov.w	r2, #1
    3132:	fa02 f403 	lsl.w	r4, r2, r3
    3136:	f24e 1300 	movw	r3, #57600	; 0xe100
    313a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    313e:	f101 0120 	add.w	r1, r1, #32
    3142:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    3146:	6801      	ldr	r1, [r0, #0]
    3148:	680c      	ldr	r4, [r1, #0]
    314a:	ea44 0402 	orr.w	r4, r4, r2
    314e:	600c      	str	r4, [r1, #0]
    
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    3150:	8881      	ldrh	r1, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3152:	b208      	sxth	r0, r1
    3154:	ea4f 1050 	mov.w	r0, r0, lsr #5
    3158:	f001 011f 	and.w	r1, r1, #31
    315c:	fa02 f201 	lsl.w	r2, r2, r1
    3160:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    3164:	bc10      	pop	{r4}
    3166:	4770      	bx	lr

00003168 <MSS_SPI_disable>:
 */
void MSS_SPI_disable
(
    mss_spi_instance_t * this_spi
)
{
    3168:	b410      	push	{r4}
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    316a:	8883      	ldrh	r3, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    316c:	b219      	sxth	r1, r3
    316e:	ea4f 1151 	mov.w	r1, r1, lsr #5
    3172:	f003 031f 	and.w	r3, r3, #31
    3176:	f04f 0201 	mov.w	r2, #1
    317a:	fa02 f403 	lsl.w	r4, r2, r3
    317e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3182:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3186:	f101 0120 	add.w	r1, r1, #32
    318a:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    318e:	6801      	ldr	r1, [r0, #0]
    3190:	680c      	ldr	r4, [r1, #0]
    3192:	f024 0401 	bic.w	r4, r4, #1
    3196:	600c      	str	r4, [r1, #0]

    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    3198:	8881      	ldrh	r1, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    319a:	b208      	sxth	r0, r1
    319c:	ea4f 1050 	mov.w	r0, r0, lsr #5
    31a0:	f001 011f 	and.w	r1, r1, #31
    31a4:	fa02 f201 	lsl.w	r2, r2, r1
    31a8:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    31ac:	bc10      	pop	{r4}
    31ae:	4770      	bx	lr

000031b0 <MSS_SPI_set_transfer_byte_count>:
void MSS_SPI_set_transfer_byte_count
(
    mss_spi_instance_t * this_spi,
    uint16_t byte_count
)
{
    31b0:	b430      	push	{r4, r5}
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    31b2:	8883      	ldrh	r3, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    31b4:	b21a      	sxth	r2, r3
    31b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    31ba:	f003 031f 	and.w	r3, r3, #31
    31be:	f04f 0c01 	mov.w	ip, #1
    31c2:	fa0c f403 	lsl.w	r4, ip, r3
    31c6:	f24e 1300 	movw	r3, #57600	; 0xe100
    31ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    31ce:	f102 0220 	add.w	r2, r2, #32
    31d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]

    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    31d6:	6804      	ldr	r4, [r0, #0]
    31d8:	6825      	ldr	r5, [r4, #0]
    31da:	f240 02ff 	movw	r2, #255	; 0xff
    31de:	f6cf 7200 	movt	r2, #65280	; 0xff00
    31e2:	ea05 0202 	and.w	r2, r5, r2
    31e6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    31ea:	6022      	str	r2, [r4, #0]
                                | (((uint32_t)byte_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
                                
    /* This value can only be updated when the MSS SPI is disabled */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    31ec:	6802      	ldr	r2, [r0, #0]
    31ee:	6811      	ldr	r1, [r2, #0]
    31f0:	f021 0101 	bic.w	r1, r1, #1
    31f4:	6011      	str	r1, [r2, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    31f6:	6802      	ldr	r2, [r0, #0]
    31f8:	f04f 0108 	mov.w	r1, #8
    31fc:	6051      	str	r1, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    31fe:	6802      	ldr	r2, [r0, #0]
    3200:	6811      	ldr	r1, [r2, #0]
    3202:	ea41 010c 	orr.w	r1, r1, ip
    3206:	6011      	str	r1, [r2, #0]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    3208:	8882      	ldrh	r2, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    320a:	b211      	sxth	r1, r2
    320c:	ea4f 1151 	mov.w	r1, r1, lsr #5
    3210:	f002 021f 	and.w	r2, r2, #31
    3214:	fa0c f202 	lsl.w	r2, ip, r2
    3218:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
    321c:	bc30      	pop	{r4, r5}
    321e:	4770      	bx	lr

00003220 <MSS_SPI_tx_done>:
    mss_spi_instance_t * this_spi
)
{
    uint32_t tx_done;
    
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    3220:	6803      	ldr	r3, [r0, #0]
    3222:	6898      	ldr	r0, [r3, #8]
    
    return tx_done;
}
    3224:	f000 0001 	and.w	r0, r0, #1
    3228:	4770      	bx	lr
    322a:	bf00      	nop

0000322c <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    322c:	b410      	push	{r4}
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    322e:	6802      	ldr	r2, [r0, #0]
    3230:	6893      	ldr	r3, [r2, #8]
    3232:	f413 7f80 	tst.w	r3, #256	; 0x100
    3236:	d113      	bne.n	3260 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    3238:	6903      	ldr	r3, [r0, #16]
    323a:	68c1      	ldr	r1, [r0, #12]
    323c:	428b      	cmp	r3, r1
    323e:	d213      	bcs.n	3268 <fill_slave_tx_fifo+0x3c>
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    3240:	6881      	ldr	r1, [r0, #8]
    3242:	5ccb      	ldrb	r3, [r1, r3]
    3244:	6153      	str	r3, [r2, #20]
        ++this_spi->slave_tx_idx;
    3246:	6903      	ldr	r3, [r0, #16]
    3248:	f103 0301 	add.w	r3, r3, #1
    324c:	6103      	str	r3, [r0, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    324e:	6802      	ldr	r2, [r0, #0]
    3250:	6891      	ldr	r1, [r2, #8]
    3252:	f411 7f80 	tst.w	r1, #256	; 0x100
    3256:	d103      	bne.n	3260 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    3258:	68c1      	ldr	r1, [r0, #12]
    325a:	4299      	cmp	r1, r3
    325c:	d8f0      	bhi.n	3240 <fill_slave_tx_fifo+0x14>
    325e:	e003      	b.n	3268 <fill_slave_tx_fifo+0x3c>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    3260:	6902      	ldr	r2, [r0, #16]
    3262:	68c3      	ldr	r3, [r0, #12]
    3264:	429a      	cmp	r2, r3
    3266:	d317      	bcc.n	3298 <fill_slave_tx_fifo+0x6c>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3268:	6802      	ldr	r2, [r0, #0]
    326a:	6893      	ldr	r3, [r2, #8]
    326c:	f413 7f80 	tst.w	r3, #256	; 0x100
    3270:	d112      	bne.n	3298 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    3272:	69c3      	ldr	r3, [r0, #28]
    3274:	6981      	ldr	r1, [r0, #24]
    3276:	428b      	cmp	r3, r1
    3278:	d20e      	bcs.n	3298 <fill_slave_tx_fifo+0x6c>
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    327a:	6941      	ldr	r1, [r0, #20]
    327c:	5ccb      	ldrb	r3, [r1, r3]
    327e:	6153      	str	r3, [r2, #20]
            ++this_spi->resp_buff_tx_idx;
    3280:	69c3      	ldr	r3, [r0, #28]
    3282:	f103 0301 	add.w	r3, r3, #1
    3286:	61c3      	str	r3, [r0, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3288:	6802      	ldr	r2, [r0, #0]
    328a:	6891      	ldr	r1, [r2, #8]
    328c:	f411 7f80 	tst.w	r1, #256	; 0x100
    3290:	d102      	bne.n	3298 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    3292:	6981      	ldr	r1, [r0, #24]
    3294:	4299      	cmp	r1, r3
    3296:	d8f0      	bhi.n	327a <fill_slave_tx_fifo+0x4e>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    3298:	6a43      	ldr	r3, [r0, #36]	; 0x24
    329a:	b1cb      	cbz	r3, 32d0 <fill_slave_tx_fifo+0xa4>
    329c:	6902      	ldr	r2, [r0, #16]
    329e:	68c3      	ldr	r3, [r0, #12]
    32a0:	429a      	cmp	r2, r3
    32a2:	d315      	bcc.n	32d0 <fill_slave_tx_fifo+0xa4>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    32a4:	69c2      	ldr	r2, [r0, #28]
    32a6:	6983      	ldr	r3, [r0, #24]
    32a8:	429a      	cmp	r2, r3
    32aa:	d311      	bcc.n	32d0 <fill_slave_tx_fifo+0xa4>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    32ac:	6803      	ldr	r3, [r0, #0]
    32ae:	689a      	ldr	r2, [r3, #8]
    32b0:	f412 7f80 	tst.w	r2, #256	; 0x100
    32b4:	d10c      	bne.n	32d0 <fill_slave_tx_fifo+0xa4>
    32b6:	f04f 0200 	mov.w	r2, #0
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    32ba:	4614      	mov	r4, r2
    32bc:	615c      	str	r4, [r3, #20]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    32be:	6803      	ldr	r3, [r0, #0]
    32c0:	6899      	ldr	r1, [r3, #8]
    32c2:	f411 7f80 	tst.w	r1, #256	; 0x100
    32c6:	d103      	bne.n	32d0 <fill_slave_tx_fifo+0xa4>
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    32c8:	f102 0201 	add.w	r2, r2, #1
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    32cc:	2a20      	cmp	r2, #32
    32ce:	d1f5      	bne.n	32bc <fill_slave_tx_fifo+0x90>
             */
            guard++;
        }
    }

}
    32d0:	bc10      	pop	{r4}
    32d2:	4770      	bx	lr

000032d4 <MSS_SPI_set_cmd_response>:
(
    mss_spi_instance_t * this_spi,
    const uint8_t * resp_tx_buffer,
    uint32_t resp_buff_size
)
{
    32d4:	b508      	push	{r3, lr}
    this_spi->resp_tx_buffer = resp_tx_buffer;
    32d6:	6141      	str	r1, [r0, #20]
    this_spi->resp_buff_size = resp_buff_size;
    32d8:	6182      	str	r2, [r0, #24]
    this_spi->resp_buff_tx_idx = 0u;
    32da:	f04f 0200 	mov.w	r2, #0
    32de:	61c2      	str	r2, [r0, #28]
    /* Note that we have provided response and start getting it into the FIFO */
    this_spi->cmd_done = 1u;
    32e0:	f04f 0201 	mov.w	r2, #1
    32e4:	6242      	str	r2, [r0, #36]	; 0x24
    fill_slave_tx_fifo(this_spi);
    32e6:	f7ff ffa1 	bl	322c <fill_slave_tx_fifo>
}
    32ea:	bd08      	pop	{r3, pc}

000032ec <MSS_SPI_set_cmd_handler>:
(
    mss_spi_instance_t * this_spi,
    mss_spi_block_rx_handler_t cmd_handler,
    uint32_t cmd_size
)
{
    32ec:	b538      	push	{r3, r4, r5, lr}
    32ee:	4604      	mov	r4, r0
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    32f0:	8883      	ldrh	r3, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    32f2:	b218      	sxth	r0, r3
    32f4:	ea4f 1050 	mov.w	r0, r0, lsr #5
    32f8:	f003 031f 	and.w	r3, r3, #31
    32fc:	f04f 0501 	mov.w	r5, #1
    3300:	fa05 f503 	lsl.w	r5, r5, r3
    3304:	f24e 1300 	movw	r3, #57600	; 0xe100
    3308:	f2ce 0300 	movt	r3, #57344	; 0xe000
    330c:	f100 0020 	add.w	r0, r0, #32
    3310:	f843 5020 	str.w	r5, [r3, r0, lsl #2]

    /* Make sure response state is cleared down */
    this_spi->resp_tx_buffer   = 0u;
    3314:	f04f 0300 	mov.w	r3, #0
    3318:	6163      	str	r3, [r4, #20]
    this_spi->resp_buff_size   = 0u;
    331a:	61a3      	str	r3, [r4, #24]
    this_spi->resp_buff_tx_idx = 0u;
    331c:	61e3      	str	r3, [r4, #28]
    
    if(0u == cmd_handler)
    331e:	460b      	mov	r3, r1
    3320:	b969      	cbnz	r1, 333e <MSS_SPI_set_cmd_handler+0x52>
    {
        /*
         * Set this flag so zero padding is enabled
         */
        this_spi->cmd_done = 1u;
    3322:	f04f 0301 	mov.w	r3, #1
    3326:	6263      	str	r3, [r4, #36]	; 0x24
        /*
         * Ensure command interrupt disabled if no handler 
         * and handler pointer is wiped clean.
         */
        this_spi->cmd_handler = 0u;
    3328:	f04f 0300 	mov.w	r3, #0
    332c:	6223      	str	r3, [r4, #32]
        this_spi->hw_reg->CMDSIZE = 0u;
    332e:	6822      	ldr	r2, [r4, #0]
    3330:	6353      	str	r3, [r2, #52]	; 0x34
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    3332:	6823      	ldr	r3, [r4, #0]
    3334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3336:	f022 0210 	bic.w	r2, r2, #16
    333a:	629a      	str	r2, [r3, #40]	; 0x28
    333c:	e017      	b.n	336e <MSS_SPI_set_cmd_handler+0x82>
    {
        /*
         * Clear this flag so zero padding is disabled until command response
         * has been taken care of.
         */
        this_spi->cmd_done = 0u;
    333e:	f04f 0100 	mov.w	r1, #0
    3342:	6261      	str	r1, [r4, #36]	; 0x24

        this_spi->cmd_handler = cmd_handler;
    3344:	6223      	str	r3, [r4, #32]
        this_spi->hw_reg->CMDSIZE = cmd_size;
    3346:	6823      	ldr	r3, [r4, #0]
    3348:	635a      	str	r2, [r3, #52]	; 0x34
        /* Flush the Tx FIFO. Please note this does not have any effect on A2F200. */
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    334a:	6823      	ldr	r3, [r4, #0]
    334c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    334e:	f042 020c 	orr.w	r2, r2, #12
    3352:	62da      	str	r2, [r3, #44]	; 0x2c
        /*
         * Reload TX FIFO as MSS_SPI_set_slave_block_buffers() may have zero filled
         * the FIFO if command handler was not in place when it was called and so 
         * the first frame sent could be wrong.
         */
        this_spi->slave_tx_idx    = 0u;
    3354:	6121      	str	r1, [r4, #16]
        fill_slave_tx_fifo(this_spi);
    3356:	4620      	mov	r0, r4
    3358:	f7ff ff68 	bl	322c <fill_slave_tx_fifo>
        /*
         * Make sure to clear any pending command ints otherwise we will trigger
         * an immediate interrupt.
         */
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    335c:	6823      	ldr	r3, [r4, #0]
    335e:	f04f 0210 	mov.w	r2, #16
    3362:	60da      	str	r2, [r3, #12]
        this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    3364:	6823      	ldr	r3, [r4, #0]
    3366:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3368:	f042 0210 	orr.w	r2, r2, #16
    336c:	629a      	str	r2, [r3, #40]	; 0x28
    }
    
    NVIC_EnableIRQ(this_spi->irqn); /* Safe to allow interrupts again */
    336e:	88a3      	ldrh	r3, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3370:	b21a      	sxth	r2, r3
    3372:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3376:	f003 031f 	and.w	r3, r3, #31
    337a:	f04f 0101 	mov.w	r1, #1
    337e:	fa01 f103 	lsl.w	r1, r1, r3
    3382:	f24e 1300 	movw	r3, #57600	; 0xe100
    3386:	f2ce 0300 	movt	r3, #57344	; 0xe000
    338a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    338e:	bd38      	pop	{r3, r4, r5, pc}

00003390 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    3390:	b510      	push	{r4, lr}
    3392:	b082      	sub	sp, #8
    3394:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    3396:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
    339a:	2b02      	cmp	r3, #2
    339c:	d10c      	bne.n	33b8 <read_slave_rx_fifo+0x28>
    339e:	e005      	b.n	33ac <read_slave_rx_fifo+0x1c>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    33a0:	6913      	ldr	r3, [r2, #16]
    33a2:	9301      	str	r3, [sp, #4]
            if(0u != this_spi->frame_rx_handler)
    33a4:	6f63      	ldr	r3, [r4, #116]	; 0x74
    33a6:	b113      	cbz	r3, 33ae <read_slave_rx_fifo+0x1e>
            {
                this_spi->frame_rx_handler( rx_frame );
    33a8:	9801      	ldr	r0, [sp, #4]
    33aa:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    33ac:	6822      	ldr	r2, [r4, #0]
    33ae:	6893      	ldr	r3, [r2, #8]
    33b0:	f013 0f40 	tst.w	r3, #64	; 0x40
    33b4:	d0f4      	beq.n	33a0 <read_slave_rx_fifo+0x10>
    33b6:	e023      	b.n	3400 <read_slave_rx_fifo+0x70>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    33b8:	2b01      	cmp	r3, #1
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    33ba:	6803      	ldr	r3, [r0, #0]
    33bc:	689a      	ldr	r2, [r3, #8]
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    33be:	d003      	beq.n	33c8 <read_slave_rx_fifo+0x38>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    33c0:	f012 0f40 	tst.w	r2, #64	; 0x40
    33c4:	d016      	beq.n	33f4 <read_slave_rx_fifo+0x64>
    33c6:	e01b      	b.n	3400 <read_slave_rx_fifo+0x70>
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    33c8:	f012 0f40 	tst.w	r2, #64	; 0x40
    33cc:	d118      	bne.n	3400 <read_slave_rx_fifo+0x70>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    33ce:	691b      	ldr	r3, [r3, #16]
    33d0:	9301      	str	r3, [sp, #4]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    33d2:	6b23      	ldr	r3, [r4, #48]	; 0x30
    33d4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    33d6:	4293      	cmp	r3, r2
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    33d8:	bf3e      	ittt	cc
    33da:	9901      	ldrcc	r1, [sp, #4]
    33dc:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
    33de:	54d1      	strbcc	r1, [r2, r3]
            }

            ++this_spi->slave_rx_idx;
    33e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    33e2:	f103 0301 	add.w	r3, r3, #1
    33e6:	6323      	str	r3, [r4, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    33e8:	6823      	ldr	r3, [r4, #0]
    33ea:	689a      	ldr	r2, [r3, #8]
    33ec:	f012 0f40 	tst.w	r2, #64	; 0x40
    33f0:	d0ed      	beq.n	33ce <read_slave_rx_fifo+0x3e>
    33f2:	e005      	b.n	3400 <read_slave_rx_fifo+0x70>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    33f4:	691a      	ldr	r2, [r3, #16]
    33f6:	9201      	str	r2, [sp, #4]
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    33f8:	689a      	ldr	r2, [r3, #8]
    33fa:	f012 0f40 	tst.w	r2, #64	; 0x40
    33fe:	d0f9      	beq.n	33f4 <read_slave_rx_fifo+0x64>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    3400:	b002      	add	sp, #8
    3402:	bd10      	pop	{r4, pc}

00003404 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    3404:	b570      	push	{r4, r5, r6, lr}
    3406:	b082      	sub	sp, #8
    3408:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    340a:	6805      	ldr	r5, [r0, #0]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    340c:	f240 6350 	movw	r3, #1616	; 0x650
    3410:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3414:	4298      	cmp	r0, r3
    3416:	d006      	beq.n	3426 <mss_spi_isr+0x22>
    3418:	f240 53cc 	movw	r3, #1484	; 0x5cc
    341c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3420:	4298      	cmp	r0, r3
    3422:	d000      	beq.n	3426 <mss_spi_isr+0x22>
    3424:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    3426:	6a2b      	ldr	r3, [r5, #32]
    3428:	f013 0f02 	tst.w	r3, #2
    342c:	d038      	beq.n	34a0 <mss_spi_isr+0x9c>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    342e:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
    3432:	2b02      	cmp	r3, #2
    3434:	d10c      	bne.n	3450 <mss_spi_isr+0x4c>
    3436:	e005      	b.n	3444 <mss_spi_isr+0x40>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    3438:	6913      	ldr	r3, [r2, #16]
    343a:	9301      	str	r3, [sp, #4]
                if(0u != this_spi->frame_rx_handler)
    343c:	6f63      	ldr	r3, [r4, #116]	; 0x74
    343e:	b113      	cbz	r3, 3446 <mss_spi_isr+0x42>
                {
                    this_spi->frame_rx_handler( rx_frame );
    3440:	9801      	ldr	r0, [sp, #4]
    3442:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3444:	6822      	ldr	r2, [r4, #0]
    3446:	6893      	ldr	r3, [r2, #8]
    3448:	f013 0f40 	tst.w	r3, #64	; 0x40
    344c:	d0f4      	beq.n	3438 <mss_spi_isr+0x34>
    344e:	e023      	b.n	3498 <mss_spi_isr+0x94>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    3450:	2b01      	cmp	r3, #1
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3452:	68ab      	ldr	r3, [r5, #8]
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    3454:	d003      	beq.n	345e <mss_spi_isr+0x5a>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3456:	f013 0f40 	tst.w	r3, #64	; 0x40
    345a:	d017      	beq.n	348c <mss_spi_isr+0x88>
    345c:	e01c      	b.n	3498 <mss_spi_isr+0x94>
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    345e:	f013 0f40 	tst.w	r3, #64	; 0x40
    3462:	d119      	bne.n	3498 <mss_spi_isr+0x94>
    3464:	462b      	mov	r3, r5
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    3466:	691b      	ldr	r3, [r3, #16]
    3468:	9301      	str	r3, [sp, #4]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    346a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    346c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    346e:	4293      	cmp	r3, r2
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    3470:	bf3e      	ittt	cc
    3472:	9901      	ldrcc	r1, [sp, #4]
    3474:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
    3476:	54d1      	strbcc	r1, [r2, r3]
                }

                ++this_spi->slave_rx_idx;            
    3478:	6b23      	ldr	r3, [r4, #48]	; 0x30
    347a:	f103 0301 	add.w	r3, r3, #1
    347e:	6323      	str	r3, [r4, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    3480:	6823      	ldr	r3, [r4, #0]
    3482:	689a      	ldr	r2, [r3, #8]
    3484:	f012 0f40 	tst.w	r2, #64	; 0x40
    3488:	d0ed      	beq.n	3466 <mss_spi_isr+0x62>
    348a:	e005      	b.n	3498 <mss_spi_isr+0x94>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    348c:	692b      	ldr	r3, [r5, #16]
    348e:	9301      	str	r3, [sp, #4]
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3490:	68ab      	ldr	r3, [r5, #8]
    3492:	f013 0f40 	tst.w	r3, #64	; 0x40
    3496:	d0f9      	beq.n	348c <mss_spi_isr+0x88>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    3498:	6823      	ldr	r3, [r4, #0]
    349a:	f04f 0202 	mov.w	r2, #2
    349e:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    34a0:	6a2b      	ldr	r3, [r5, #32]
    34a2:	f013 0f01 	tst.w	r3, #1
    34a6:	d00e      	beq.n	34c6 <mss_spi_isr+0xc2>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    34a8:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
    34ac:	2b02      	cmp	r3, #2
    34ae:	d103      	bne.n	34b8 <mss_spi_isr+0xb4>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    34b0:	6823      	ldr	r3, [r4, #0]
    34b2:	6fa2      	ldr	r2, [r4, #120]	; 0x78
    34b4:	615a      	str	r2, [r3, #20]
    34b6:	e002      	b.n	34be <mss_spi_isr+0xba>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    34b8:	4620      	mov	r0, r4
    34ba:	f7ff feb7 	bl	322c <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    34be:	6823      	ldr	r3, [r4, #0]
    34c0:	f04f 0201 	mov.w	r2, #1
    34c4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    34c6:	6a2b      	ldr	r3, [r5, #32]
    34c8:	f013 0f10 	tst.w	r3, #16
    34cc:	d016      	beq.n	34fc <mss_spi_isr+0xf8>
    {
        read_slave_rx_fifo(this_spi);
    34ce:	4620      	mov	r0, r4
    34d0:	f7ff ff5e 	bl	3390 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    34d4:	6a23      	ldr	r3, [r4, #32]
    34d6:	b12b      	cbz	r3, 34e4 <mss_spi_isr+0xe0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    34d8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    34da:	6b21      	ldr	r1, [r4, #48]	; 0x30
    34dc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    34de:	4620      	mov	r0, r4
    34e0:	f7ff fea4 	bl	322c <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    34e4:	f04f 0301 	mov.w	r3, #1
    34e8:	6263      	str	r3, [r4, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    34ea:	6823      	ldr	r3, [r4, #0]
    34ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    34ee:	f022 0210 	bic.w	r2, r2, #16
    34f2:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    34f4:	6823      	ldr	r3, [r4, #0]
    34f6:	f04f 0210 	mov.w	r2, #16
    34fa:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    34fc:	6a2b      	ldr	r3, [r5, #32]
    34fe:	f013 0f04 	tst.w	r3, #4
    3502:	d00b      	beq.n	351c <mss_spi_isr+0x118>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    3504:	6823      	ldr	r3, [r4, #0]
    3506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3508:	f042 0204 	orr.w	r2, r2, #4
    350c:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    350e:	4620      	mov	r0, r4
    3510:	f7ff f96c 	bl	27ec <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    3514:	6823      	ldr	r3, [r4, #0]
    3516:	f04f 0204 	mov.w	r2, #4
    351a:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    351c:	6a2b      	ldr	r3, [r5, #32]
    351e:	f013 0f08 	tst.w	r3, #8
    3522:	d023      	beq.n	356c <mss_spi_isr+0x168>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    3524:	6823      	ldr	r3, [r4, #0]
    3526:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    3528:	f042 0208 	orr.w	r2, r2, #8
    352c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    352e:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
    3532:	2b02      	cmp	r3, #2
    3534:	d10e      	bne.n	3554 <mss_spi_isr+0x150>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    3536:	6822      	ldr	r2, [r4, #0]
    3538:	6811      	ldr	r1, [r2, #0]
    353a:	f240 03ff 	movw	r3, #255	; 0xff
    353e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    3542:	ea01 0303 	and.w	r3, r1, r3
    3546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    354a:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    354c:	6823      	ldr	r3, [r4, #0]
    354e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
    3550:	615a      	str	r2, [r3, #20]
    3552:	e007      	b.n	3564 <mss_spi_isr+0x160>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    3554:	2b01      	cmp	r3, #1
    3556:	d105      	bne.n	3564 <mss_spi_isr+0x160>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    3558:	f04f 0300 	mov.w	r3, #0
    355c:	6123      	str	r3, [r4, #16]
            fill_slave_tx_fifo(this_spi);
    355e:	4620      	mov	r0, r4
    3560:	f7ff fe64 	bl	322c <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    3564:	6823      	ldr	r3, [r4, #0]
    3566:	f04f 0208 	mov.w	r2, #8
    356a:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    356c:	6a2b      	ldr	r3, [r5, #32]
    356e:	f013 0f20 	tst.w	r3, #32
    3572:	d029      	beq.n	35c8 <mss_spi_isr+0x1c4>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    3574:	4620      	mov	r0, r4
    3576:	f7ff ff0b 	bl	3390 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    357a:	6b26      	ldr	r6, [r4, #48]	; 0x30
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    357c:	6a23      	ldr	r3, [r4, #32]
    357e:	b173      	cbz	r3, 359e <mss_spi_isr+0x19a>
        {
            this_spi->cmd_done = 0u;
    3580:	f04f 0300 	mov.w	r3, #0
    3584:	6263      	str	r3, [r4, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    3586:	6163      	str	r3, [r4, #20]
            this_spi->resp_buff_size = 0u;
    3588:	61a3      	str	r3, [r4, #24]
            this_spi->resp_buff_tx_idx = 0u;
    358a:	61e3      	str	r3, [r4, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    358c:	6823      	ldr	r3, [r4, #0]
    358e:	f04f 0210 	mov.w	r2, #16
    3592:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    3594:	6823      	ldr	r3, [r4, #0]
    3596:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3598:	f042 0210 	orr.w	r2, r2, #16
    359c:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    359e:	f04f 0500 	mov.w	r5, #0
    35a2:	6125      	str	r5, [r4, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    35a4:	6823      	ldr	r3, [r4, #0]
    35a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    35a8:	f042 020c 	orr.w	r2, r2, #12
    35ac:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    35ae:	4620      	mov	r0, r4
    35b0:	f7ff fe3c 	bl	322c <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    35b4:	6325      	str	r5, [r4, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    35b6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    35b8:	b113      	cbz	r3, 35c0 <mss_spi_isr+0x1bc>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    35ba:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    35bc:	4631      	mov	r1, r6
    35be:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    35c0:	6823      	ldr	r3, [r4, #0]
    35c2:	f04f 0220 	mov.w	r2, #32
    35c6:	60da      	str	r2, [r3, #12]
    }
}
    35c8:	b002      	add	sp, #8
    35ca:	bd70      	pop	{r4, r5, r6, pc}

000035cc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    35cc:	4668      	mov	r0, sp
    35ce:	f020 0107 	bic.w	r1, r0, #7
    35d2:	468d      	mov	sp, r1
    35d4:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi0);
    35d6:	f240 6050 	movw	r0, #1616	; 0x650
    35da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35de:	f7ff ff11 	bl	3404 <mss_spi_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    35e2:	f24e 1300 	movw	r3, #57600	; 0xe100
    35e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    35ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    35ee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI0_IRQn);
}
    35f2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    35f6:	4685      	mov	sp, r0
    35f8:	4770      	bx	lr
    35fa:	bf00      	nop

000035fc <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    35fc:	4668      	mov	r0, sp
    35fe:	f020 0107 	bic.w	r1, r0, #7
    3602:	468d      	mov	sp, r1
    3604:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi1);
    3606:	f240 50cc 	movw	r0, #1484	; 0x5cc
    360a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    360e:	f7ff fef9 	bl	3404 <mss_spi_isr>
    3612:	f24e 1300 	movw	r3, #57600	; 0xe100
    3616:	f2ce 0300 	movt	r3, #57344	; 0xe000
    361a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    361e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI1_IRQn);
}
    3622:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    3626:	4685      	mov	sp, r0
    3628:	4770      	bx	lr
    362a:	bf00      	nop

0000362c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    362c:	b538      	push	{r3, r4, r5, lr}
    362e:	4604      	mov	r4, r0
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    3630:	f240 6350 	movw	r3, #1616	; 0x650
    3634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3638:	4298      	cmp	r0, r3
    363a:	d006      	beq.n	364a <MSS_SPI_init+0x1e>
    363c:	f240 53cc 	movw	r3, #1484	; 0x5cc
    3640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3644:	4298      	cmp	r0, r3
    3646:	d000      	beq.n	364a <MSS_SPI_init+0x1e>
    3648:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    364a:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    364c:	b21a      	sxth	r2, r3
    364e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3652:	f003 031f 	and.w	r3, r3, #31
    3656:	f04f 0501 	mov.w	r5, #1
    365a:	fa05 f103 	lsl.w	r1, r5, r3
    365e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3662:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3666:	f102 0220 	add.w	r2, r2, #32
    366a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    366e:	4620      	mov	r0, r4
    3670:	f04f 0100 	mov.w	r1, #0
    3674:	f04f 0284 	mov.w	r2, #132	; 0x84
    3678:	f002 fbae 	bl	5dd8 <memset>
    
    this_spi->cmd_done = 1u;
    367c:	6265      	str	r5, [r4, #36]	; 0x24
    367e:	f04f 0300 	mov.w	r3, #0

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    3682:	f04f 31ff 	mov.w	r1, #4294967295
    3686:	eb04 0203 	add.w	r2, r4, r3
    368a:	6351      	str	r1, [r2, #52]	; 0x34
    368c:	f103 0308 	add.w	r3, r3, #8

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    3690:	2b40      	cmp	r3, #64	; 0x40
    3692:	d1f8      	bne.n	3686 <MSS_SPI_init+0x5a>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    3694:	f240 6350 	movw	r3, #1616	; 0x650
    3698:	f2c2 0300 	movt	r3, #8192	; 0x2000
    369c:	429c      	cmp	r4, r3
    369e:	d120      	bne.n	36e2 <MSS_SPI_init+0xb6>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    36a0:	f240 6350 	movw	r3, #1616	; 0x650
    36a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36a8:	f241 0200 	movw	r2, #4096	; 0x1000
    36ac:	f2c4 0200 	movt	r2, #16384	; 0x4000
    36b0:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
    36b2:	f04f 020c 	mov.w	r2, #12
    36b6:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    36b8:	f242 0300 	movw	r3, #8192	; 0x2000
    36bc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    36c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    36c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    36c6:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    36c8:	f24e 1200 	movw	r2, #57600	; 0xe100
    36cc:	f2ce 0200 	movt	r2, #57344	; 0xe000
    36d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    36d4:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    36d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    36da:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    36de:	631a      	str	r2, [r3, #48]	; 0x30
    36e0:	e01b      	b.n	371a <MSS_SPI_init+0xee>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    36e2:	f241 0300 	movw	r3, #4096	; 0x1000
    36e6:	f2c4 0301 	movt	r3, #16385	; 0x4001
    36ea:	6023      	str	r3, [r4, #0]
        this_spi->irqn = SPI1_IRQn;
    36ec:	f04f 030d 	mov.w	r3, #13
    36f0:	80a3      	strh	r3, [r4, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    36f2:	f242 0300 	movw	r3, #8192	; 0x2000
    36f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    36fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    36fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    3700:	631a      	str	r2, [r3, #48]	; 0x30
    3702:	f24e 1200 	movw	r2, #57600	; 0xe100
    3706:	f2ce 0200 	movt	r2, #57344	; 0xe000
    370a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    370e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    3712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3714:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    3718:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    371a:	6823      	ldr	r3, [r4, #0]
    371c:	681a      	ldr	r2, [r3, #0]
    371e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    3722:	601a      	str	r2, [r3, #0]
}
    3724:	bd38      	pop	{r3, r4, r5, pc}
    3726:	bf00      	nop

00003728 <MSS_I2C_get_status>:
    mss_i2c_instance_t * this_i2c
)
{
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3728:	f240 63d4 	movw	r3, #1748	; 0x6d4
    372c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3730:	4298      	cmp	r0, r3
    3732:	d006      	beq.n	3742 <MSS_I2C_get_status+0x1a>
    3734:	f240 7348 	movw	r3, #1864	; 0x748
    3738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    373c:	4298      	cmp	r0, r3
    373e:	d000      	beq.n	3742 <MSS_I2C_get_status+0x1a>
    3740:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    3742:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
    return i2c_status;
}
    3746:	4770      	bx	lr

00003748 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    3748:	4603      	mov	r3, r0
//	        1
//	    );
	uint32_t counter = 0;
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    374a:	f240 62d4 	movw	r2, #1748	; 0x6d4
    374e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3752:	4290      	cmp	r0, r2
    3754:	d006      	beq.n	3764 <MSS_I2C_wait_complete+0x1c>
    3756:	f240 7248 	movw	r2, #1864	; 0x748
    375a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    375e:	4290      	cmp	r0, r2
    3760:	d000      	beq.n	3764 <MSS_I2C_wait_complete+0x1c>
    3762:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    3764:	6419      	str	r1, [r3, #64]	; 0x40
    3766:	f04f 0200 	mov.w	r2, #0

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
    	counter++;
        i2c_status = this_i2c->master_status;
    } while(MSS_I2C_IN_PROGRESS == i2c_status && counter < 1000000);
    376a:	f244 2c3f 	movw	ip, #16959	; 0x423f
    376e:	f2c0 0c0f 	movt	ip, #15
    
    this_i2c->master_timeout_ms = timeout_ms;

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
    	counter++;
    3772:	f102 0201 	add.w	r2, r2, #1
        i2c_status = this_i2c->master_status;
    3776:	f893 003c 	ldrb.w	r0, [r3, #60]	; 0x3c
    } while(MSS_I2C_IN_PROGRESS == i2c_status && counter < 1000000);
    377a:	4562      	cmp	r2, ip
    377c:	bf8c      	ite	hi
    377e:	2100      	movhi	r1, #0
    3780:	2101      	movls	r1, #1
    3782:	2801      	cmp	r0, #1
    3784:	bf14      	ite	ne
    3786:	2100      	movne	r1, #0
    3788:	f001 0101 	andeq.w	r1, r1, #1
    378c:	2900      	cmp	r1, #0
    378e:	d1f0      	bne.n	3772 <MSS_I2C_wait_complete+0x2a>
//    		MSS_GPIO_0,
//        0
//    );

    return i2c_status;
}
    3790:	4770      	bx	lr
    3792:	bf00      	nop

00003794 <MSS_I2C_system_tick>:
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    3794:	6c03      	ldr	r3, [r0, #64]	; 0x40
    3796:	b17b      	cbz	r3, 37b8 <MSS_I2C_system_tick+0x24>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    3798:	428b      	cmp	r3, r1
    379a:	d903      	bls.n	37a4 <MSS_I2C_system_tick+0x10>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    379c:	ebc1 0303 	rsb	r3, r1, r3
    37a0:	6403      	str	r3, [r0, #64]	; 0x40
    37a2:	4770      	bx	lr
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    37a4:	f04f 0303 	mov.w	r3, #3
    37a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    37ac:	f04f 0300 	mov.w	r3, #0
    37b0:	7203      	strb	r3, [r0, #8]
            this_i2c->is_transaction_pending = 0;
    37b2:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    37b6:	6403      	str	r3, [r0, #64]	; 0x40
    37b8:	4770      	bx	lr
    37ba:	bf00      	nop

000037bc <MSS_I2C_set_slave_mem_offset_length>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    37bc:	f240 63d4 	movw	r3, #1748	; 0x6d4
    37c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37c4:	4298      	cmp	r0, r3
    37c6:	d006      	beq.n	37d6 <MSS_I2C_set_slave_mem_offset_length+0x1a>
    37c8:	f240 7348 	movw	r3, #1864	; 0x748
    37cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37d0:	4298      	cmp	r0, r3
    37d2:	d000      	beq.n	37d6 <MSS_I2C_set_slave_mem_offset_length+0x1a>
    37d4:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    37d6:	2902      	cmp	r1, #2
    37d8:	d904      	bls.n	37e4 <MSS_I2C_set_slave_mem_offset_length+0x28>
    37da:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    37dc:	f04f 0302 	mov.w	r3, #2
    37e0:	6603      	str	r3, [r0, #96]	; 0x60
    37e2:	4770      	bx	lr
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    37e4:	6601      	str	r1, [r0, #96]	; 0x60
    37e6:	4770      	bx	lr

000037e8 <MSS_I2C_register_write_handler>:
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    37e8:	f240 63d4 	movw	r3, #1748	; 0x6d4
    37ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37f0:	4298      	cmp	r0, r3
    37f2:	d006      	beq.n	3802 <MSS_I2C_register_write_handler+0x1a>
    37f4:	f240 7348 	movw	r3, #1864	; 0x748
    37f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37fc:	4298      	cmp	r0, r3
    37fe:	d000      	beq.n	3802 <MSS_I2C_register_write_handler+0x1a>
    3800:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    3802:	6641      	str	r1, [r0, #100]	; 0x64
}
    3804:	4770      	bx	lr
    3806:	bf00      	nop

00003808 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
    3808:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
    380c:	b11b      	cbz	r3, 3816 <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    380e:	6983      	ldr	r3, [r0, #24]
    3810:	f04f 0201 	mov.w	r2, #1
    3814:	609a      	str	r2, [r3, #8]
    3816:	4770      	bx	lr

00003818 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    3818:	b530      	push	{r4, r5, lr}
    381a:	b083      	sub	sp, #12
    381c:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    381e:	f240 63d4 	movw	r3, #1748	; 0x6d4
    3822:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3826:	4298      	cmp	r0, r3
    3828:	d006      	beq.n	3838 <mss_i2c_isr+0x20>
    382a:	f240 7348 	movw	r3, #1864	; 0x748
    382e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3832:	4298      	cmp	r0, r3
    3834:	d000      	beq.n	3838 <mss_i2c_isr+0x20>
    3836:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    3838:	6962      	ldr	r2, [r4, #20]
    383a:	7913      	ldrb	r3, [r2, #4]
    383c:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
    3840:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3844:	f1a3 0308 	sub.w	r3, r3, #8
    3848:	2bd0      	cmp	r3, #208	; 0xd0
    384a:	f200 828e 	bhi.w	3d6a <mss_i2c_isr+0x552>
    384e:	e8df f013 	tbh	[pc, r3, lsl #1]
    3852:	00d1      	.short	0x00d1
    3854:	028c028c 	.word	0x028c028c
    3858:	028c028c 	.word	0x028c028c
    385c:	028c028c 	.word	0x028c028c
    3860:	00d1028c 	.word	0x00d1028c
    3864:	028c028c 	.word	0x028c028c
    3868:	028c028c 	.word	0x028c028c
    386c:	028c028c 	.word	0x028c028c
    3870:	0106028c 	.word	0x0106028c
    3874:	028c028c 	.word	0x028c028c
    3878:	028c028c 	.word	0x028c028c
    387c:	028c028c 	.word	0x028c028c
    3880:	00f7028c 	.word	0x00f7028c
    3884:	028c028c 	.word	0x028c028c
    3888:	028c028c 	.word	0x028c028c
    388c:	028c028c 	.word	0x028c028c
    3890:	0106028c 	.word	0x0106028c
    3894:	028c028c 	.word	0x028c028c
    3898:	028c028c 	.word	0x028c028c
    389c:	028c028c 	.word	0x028c028c
    38a0:	0144028c 	.word	0x0144028c
    38a4:	028c028c 	.word	0x028c028c
    38a8:	028c028c 	.word	0x028c028c
    38ac:	028c028c 	.word	0x028c028c
    38b0:	00f2028c 	.word	0x00f2028c
    38b4:	028c028c 	.word	0x028c028c
    38b8:	028c028c 	.word	0x028c028c
    38bc:	028c028c 	.word	0x028c028c
    38c0:	0153028c 	.word	0x0153028c
    38c4:	028c028c 	.word	0x028c028c
    38c8:	028c028c 	.word	0x028c028c
    38cc:	028c028c 	.word	0x028c028c
    38d0:	016e028c 	.word	0x016e028c
    38d4:	028c028c 	.word	0x028c028c
    38d8:	028c028c 	.word	0x028c028c
    38dc:	028c028c 	.word	0x028c028c
    38e0:	017d028c 	.word	0x017d028c
    38e4:	028c028c 	.word	0x028c028c
    38e8:	028c028c 	.word	0x028c028c
    38ec:	028c028c 	.word	0x028c028c
    38f0:	018f028c 	.word	0x018f028c
    38f4:	028c028c 	.word	0x028c028c
    38f8:	028c028c 	.word	0x028c028c
    38fc:	028c028c 	.word	0x028c028c
    3900:	01d0028c 	.word	0x01d0028c
    3904:	028c028c 	.word	0x028c028c
    3908:	028c028c 	.word	0x028c028c
    390c:	028c028c 	.word	0x028c028c
    3910:	01cc028c 	.word	0x01cc028c
    3914:	028c028c 	.word	0x028c028c
    3918:	028c028c 	.word	0x028c028c
    391c:	028c028c 	.word	0x028c028c
    3920:	01d0028c 	.word	0x01d0028c
    3924:	028c028c 	.word	0x028c028c
    3928:	028c028c 	.word	0x028c028c
    392c:	028c028c 	.word	0x028c028c
    3930:	01cc028c 	.word	0x01cc028c
    3934:	028c028c 	.word	0x028c028c
    3938:	028c028c 	.word	0x028c028c
    393c:	028c028c 	.word	0x028c028c
    3940:	01e6028c 	.word	0x01e6028c
    3944:	028c028c 	.word	0x028c028c
    3948:	028c028c 	.word	0x028c028c
    394c:	028c028c 	.word	0x028c028c
    3950:	01bb028c 	.word	0x01bb028c
    3954:	028c028c 	.word	0x028c028c
    3958:	028c028c 	.word	0x028c028c
    395c:	028c028c 	.word	0x028c028c
    3960:	01e6028c 	.word	0x01e6028c
    3964:	028c028c 	.word	0x028c028c
    3968:	028c028c 	.word	0x028c028c
    396c:	028c028c 	.word	0x028c028c
    3970:	01bb028c 	.word	0x01bb028c
    3974:	028c028c 	.word	0x028c028c
    3978:	028c028c 	.word	0x028c028c
    397c:	028c028c 	.word	0x028c028c
    3980:	01ff028c 	.word	0x01ff028c
    3984:	028c028c 	.word	0x028c028c
    3988:	028c028c 	.word	0x028c028c
    398c:	028c028c 	.word	0x028c028c
    3990:	0248028c 	.word	0x0248028c
    3994:	028c028c 	.word	0x028c028c
    3998:	028c028c 	.word	0x028c028c
    399c:	028c028c 	.word	0x028c028c
    39a0:	0248028c 	.word	0x0248028c
    39a4:	028c028c 	.word	0x028c028c
    39a8:	028c028c 	.word	0x028c028c
    39ac:	028c028c 	.word	0x028c028c
    39b0:	0248028c 	.word	0x0248028c
    39b4:	028c028c 	.word	0x028c028c
    39b8:	028c028c 	.word	0x028c028c
    39bc:	028c028c 	.word	0x028c028c
    39c0:	027a028c 	.word	0x027a028c
    39c4:	028c028c 	.word	0x028c028c
    39c8:	028c028c 	.word	0x028c028c
    39cc:	028c028c 	.word	0x028c028c
    39d0:	027a028c 	.word	0x027a028c
    39d4:	028c028c 	.word	0x028c028c
    39d8:	028c028c 	.word	0x028c028c
    39dc:	028c028c 	.word	0x028c028c
    39e0:	028c028c 	.word	0x028c028c
    39e4:	028c028c 	.word	0x028c028c
    39e8:	028c028c 	.word	0x028c028c
    39ec:	028c028c 	.word	0x028c028c
    39f0:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    39f4:	69a3      	ldr	r3, [r4, #24]
    39f6:	f04f 0200 	mov.w	r2, #0
    39fa:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    39fc:	6963      	ldr	r3, [r4, #20]
    39fe:	7922      	ldrb	r2, [r4, #4]
    3a00:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3a02:	69a3      	ldr	r3, [r4, #24]
    3a04:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    3a06:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    3a0a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3a0c:	b90b      	cbnz	r3, 3a12 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
    3a0e:	62a3      	str	r3, [r4, #40]	; 0x28
    3a10:	e003      	b.n	3a1a <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
    3a12:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
    3a14:	bf04      	itt	eq
    3a16:	2300      	moveq	r3, #0
    3a18:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    3a1a:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    3a1e:	b11b      	cbz	r3, 3a28 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
    3a20:	f04f 0300 	mov.w	r3, #0
    3a24:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    3a28:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
    3a2c:	7a22      	ldrb	r2, [r4, #8]
    3a2e:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    3a30:	bf18      	it	ne
    3a32:	7223      	strbne	r3, [r4, #8]
    3a34:	e1af      	b.n	3d96 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3a36:	69a3      	ldr	r3, [r4, #24]
    3a38:	f04f 0201 	mov.w	r2, #1
    3a3c:	615a      	str	r2, [r3, #20]
            break;
    3a3e:	e1aa      	b.n	3d96 <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3a40:	69a3      	ldr	r3, [r4, #24]
    3a42:	f04f 0201 	mov.w	r2, #1
    3a46:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3a48:	f04f 0302 	mov.w	r3, #2
    3a4c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3a50:	f04f 0300 	mov.w	r3, #0
    3a54:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    3a56:	4620      	mov	r0, r4
    3a58:	f7ff fed6 	bl	3808 <enable_slave_if_required>
            break;
    3a5c:	e19b      	b.n	3d96 <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3a5e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3a60:	6a61      	ldr	r1, [r4, #36]	; 0x24
    3a62:	428b      	cmp	r3, r1
    3a64:	d206      	bcs.n	3a74 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    3a66:	6a21      	ldr	r1, [r4, #32]
    3a68:	5cc9      	ldrb	r1, [r1, r3]
    3a6a:	7211      	strb	r1, [r2, #8]
    3a6c:	f103 0301 	add.w	r3, r3, #1
    3a70:	62a3      	str	r3, [r4, #40]	; 0x28
    3a72:	e190      	b.n	3d96 <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3a74:	7a23      	ldrb	r3, [r4, #8]
    3a76:	2b03      	cmp	r3, #3
    3a78:	d105      	bne.n	3a86 <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3a7a:	f04f 0301 	mov.w	r3, #1
    3a7e:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3a80:	69a2      	ldr	r2, [r4, #24]
    3a82:	6153      	str	r3, [r2, #20]
    3a84:	e187      	b.n	3d96 <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    3a86:	f04f 0300 	mov.w	r3, #0
    3a8a:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    3a8c:	7c23      	ldrb	r3, [r4, #16]
    3a8e:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    3a92:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
    3a96:	b93b      	cbnz	r3, 3aa8 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3a98:	69a3      	ldr	r3, [r4, #24]
    3a9a:	f04f 0501 	mov.w	r5, #1
    3a9e:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
    3aa0:	4620      	mov	r0, r4
    3aa2:	f7ff feb1 	bl	3808 <enable_slave_if_required>
    3aa6:	e013      	b.n	3ad0 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3aa8:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    3aaa:	b21a      	sxth	r2, r3
    3aac:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3ab0:	f003 031f 	and.w	r3, r3, #31
    3ab4:	f04f 0101 	mov.w	r1, #1
    3ab8:	fa01 f103 	lsl.w	r1, r1, r3
    3abc:	f24e 1300 	movw	r3, #57600	; 0xe100
    3ac0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3ac4:	f102 0220 	add.w	r2, r2, #32
    3ac8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    3acc:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3ad0:	f04f 0300 	mov.w	r3, #0
    3ad4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    3ad8:	e15c      	b.n	3d94 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3ada:	69a3      	ldr	r3, [r4, #24]
    3adc:	f04f 0201 	mov.w	r2, #1
    3ae0:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3ae2:	f04f 0302 	mov.w	r3, #2
    3ae6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3aea:	f04f 0300 	mov.w	r3, #0
    3aee:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    3af0:	4620      	mov	r0, r4
    3af2:	f7ff fe89 	bl	3808 <enable_slave_if_required>

            break;
    3af6:	e14e      	b.n	3d96 <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    3af8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3afa:	2b01      	cmp	r3, #1
    3afc:	d904      	bls.n	3b08 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3afe:	69a3      	ldr	r3, [r4, #24]
    3b00:	f04f 0201 	mov.w	r2, #1
    3b04:	609a      	str	r2, [r3, #8]
    3b06:	e146      	b.n	3d96 <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
    3b08:	2b01      	cmp	r3, #1
    3b0a:	d104      	bne.n	3b16 <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3b0c:	69a3      	ldr	r3, [r4, #24]
    3b0e:	f04f 0200 	mov.w	r2, #0
    3b12:	609a      	str	r2, [r3, #8]
    3b14:	e13f      	b.n	3d96 <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3b16:	69a2      	ldr	r2, [r4, #24]
    3b18:	f04f 0301 	mov.w	r3, #1
    3b1c:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3b1e:	69a2      	ldr	r2, [r4, #24]
    3b20:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3b22:	f04f 0300 	mov.w	r3, #0
    3b26:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    3b2a:	7223      	strb	r3, [r4, #8]
    3b2c:	e133      	b.n	3d96 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3b2e:	69a3      	ldr	r3, [r4, #24]
    3b30:	f04f 0201 	mov.w	r2, #1
    3b34:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3b36:	f04f 0302 	mov.w	r3, #2
    3b3a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3b3e:	f04f 0300 	mov.w	r3, #0
    3b42:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
    3b44:	4620      	mov	r0, r4
    3b46:	f7ff fe5f 	bl	3808 <enable_slave_if_required>
            break;
    3b4a:	e124      	b.n	3d96 <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    3b4c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3b4e:	7a11      	ldrb	r1, [r2, #8]
    3b50:	6b22      	ldr	r2, [r4, #48]	; 0x30
    3b52:	54d1      	strb	r1, [r2, r3]
    3b54:	f103 0301 	add.w	r3, r3, #1
    3b58:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    3b5a:	6b62      	ldr	r2, [r4, #52]	; 0x34
    3b5c:	f102 32ff 	add.w	r2, r2, #4294967295
    3b60:	4293      	cmp	r3, r2
    3b62:	f0c0 8118 	bcc.w	3d96 <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3b66:	69a3      	ldr	r3, [r4, #24]
    3b68:	f04f 0200 	mov.w	r2, #0
    3b6c:	609a      	str	r2, [r3, #8]
    3b6e:	e112      	b.n	3d96 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    3b70:	7a11      	ldrb	r1, [r2, #8]
    3b72:	6b22      	ldr	r2, [r4, #48]	; 0x30
    3b74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3b76:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    3b78:	7c23      	ldrb	r3, [r4, #16]
    3b7a:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3b7e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
    3b82:	b93b      	cbnz	r3, 3b94 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3b84:	69a3      	ldr	r3, [r4, #24]
    3b86:	f04f 0501 	mov.w	r5, #1
    3b8a:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    3b8c:	4620      	mov	r0, r4
    3b8e:	f7ff fe3b 	bl	3808 <enable_slave_if_required>
    3b92:	e013      	b.n	3bbc <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3b94:	8a63      	ldrh	r3, [r4, #18]
    3b96:	b21a      	sxth	r2, r3
    3b98:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3b9c:	f003 031f 	and.w	r3, r3, #31
    3ba0:	f04f 0101 	mov.w	r1, #1
    3ba4:	fa01 f103 	lsl.w	r1, r1, r3
    3ba8:	f24e 1300 	movw	r3, #57600	; 0xe100
    3bac:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3bb0:	f102 0220 	add.w	r2, r2, #32
    3bb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    3bb8:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3bbc:	f04f 0300 	mov.w	r3, #0
    3bc0:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    3bc2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
    3bc6:	e0e5      	b.n	3d94 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3bc8:	69a3      	ldr	r3, [r4, #24]
    3bca:	f04f 0201 	mov.w	r2, #1
    3bce:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3bd0:	f04f 0300 	mov.w	r3, #0
    3bd4:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3bd6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3bda:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    3bde:	2b00      	cmp	r3, #0
    3be0:	f000 80d9 	beq.w	3d96 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3be4:	69a3      	ldr	r3, [r4, #24]
    3be6:	615a      	str	r2, [r3, #20]
    3be8:	e0d5      	b.n	3d96 <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    3bea:	f04f 0301 	mov.w	r3, #1
    3bee:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3bf2:	f04f 0304 	mov.w	r3, #4
    3bf6:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
    3bf8:	f04f 0300 	mov.w	r3, #0
    3bfc:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3bfe:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3c00:	69a3      	ldr	r3, [r4, #24]
    3c02:	695a      	ldr	r2, [r3, #20]
    3c04:	b132      	cbz	r2, 3c14 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3c06:	f04f 0200 	mov.w	r2, #0
    3c0a:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    3c0c:	f04f 0301 	mov.w	r3, #1
    3c10:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3c14:	f04f 0301 	mov.w	r3, #1
    3c18:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    3c1c:	e0bb      	b.n	3d96 <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3c1e:	6d21      	ldr	r1, [r4, #80]	; 0x50
    3c20:	b161      	cbz	r1, 3c3c <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    3c22:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3c24:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3c26:	4283      	cmp	r3, r0
    3c28:	d20d      	bcs.n	3c46 <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
    3c2a:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    3c2c:	54ca      	strb	r2, [r1, r3]
    3c2e:	f103 0301 	add.w	r3, r3, #1
    3c32:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3c34:	68e3      	ldr	r3, [r4, #12]
    3c36:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    3c3a:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3c3c:	6da2      	ldr	r2, [r4, #88]	; 0x58
    3c3e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    3c40:	429a      	cmp	r2, r3
    3c42:	f0c0 80a8 	bcc.w	3d96 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    3c46:	69a3      	ldr	r3, [r4, #24]
    3c48:	f04f 0200 	mov.w	r2, #0
    3c4c:	609a      	str	r2, [r3, #8]
    3c4e:	e0a2      	b.n	3d96 <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3c50:	7a23      	ldrb	r3, [r4, #8]
    3c52:	2b04      	cmp	r3, #4
    3c54:	d121      	bne.n	3c9a <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    3c56:	6da2      	ldr	r2, [r4, #88]	; 0x58
    3c58:	6e23      	ldr	r3, [r4, #96]	; 0x60
    3c5a:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3c5c:	bf04      	itt	eq
    3c5e:	68e3      	ldreq	r3, [r4, #12]
    3c60:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    3c62:	6e63      	ldr	r3, [r4, #100]	; 0x64
    3c64:	b1a3      	cbz	r3, 3c90 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3c66:	4620      	mov	r0, r4
    3c68:	6d21      	ldr	r1, [r4, #80]	; 0x50
    3c6a:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
    3c6e:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3c70:	b938      	cbnz	r0, 3c82 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3c72:	4620      	mov	r0, r4
    3c74:	f7ff fdc8 	bl	3808 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3c78:	69a3      	ldr	r3, [r4, #24]
    3c7a:	f04f 0201 	mov.w	r2, #1
    3c7e:	609a      	str	r2, [r3, #8]
    3c80:	e011      	b.n	3ca6 <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3c82:	69a2      	ldr	r2, [r4, #24]
    3c84:	f04f 0300 	mov.w	r3, #0
    3c88:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    3c8a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
    3c8e:	e00a      	b.n	3ca6 <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3c90:	69a3      	ldr	r3, [r4, #24]
    3c92:	f04f 0201 	mov.w	r2, #1
    3c96:	609a      	str	r2, [r3, #8]
    3c98:	e005      	b.n	3ca6 <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3c9a:	f04f 0300 	mov.w	r3, #0
    3c9e:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3ca0:	4620      	mov	r0, r4
    3ca2:	f7ff fdb1 	bl	3808 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3ca6:	f04f 0300 	mov.w	r3, #0
    3caa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3cae:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    3cb2:	b11b      	cbz	r3, 3cbc <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3cb4:	69a3      	ldr	r3, [r4, #24]
    3cb6:	f04f 0201 	mov.w	r2, #1
    3cba:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3cbc:	f04f 0300 	mov.w	r3, #0
    3cc0:	7223      	strb	r3, [r4, #8]
            break;
    3cc2:	e068      	b.n	3d96 <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3cc4:	f04f 0300 	mov.w	r3, #0
    3cc8:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3cca:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3ccc:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    3cd0:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3cd2:	bf04      	itt	eq
    3cd4:	2302      	moveq	r3, #2
    3cd6:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3cda:	4620      	mov	r0, r4
    3cdc:	f7ff fd94 	bl	3808 <enable_slave_if_required>

            break;
    3ce0:	e059      	b.n	3d96 <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3ce2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    3ce6:	2ba8      	cmp	r3, #168	; 0xa8
    3ce8:	d113      	bne.n	3d12 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3cea:	f04f 0305 	mov.w	r3, #5
    3cee:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
    3cf0:	f04f 0300 	mov.w	r3, #0
    3cf4:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3cf6:	f04f 0301 	mov.w	r3, #1
    3cfa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3cfe:	69a3      	ldr	r3, [r4, #24]
    3d00:	695a      	ldr	r2, [r3, #20]
    3d02:	b132      	cbz	r2, 3d12 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3d04:	f04f 0200 	mov.w	r2, #0
    3d08:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3d0a:	f04f 0301 	mov.w	r3, #1
    3d0e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3d12:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    3d14:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    3d16:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3d18:	bf23      	ittte	cs
    3d1a:	6963      	ldrcs	r3, [r4, #20]
    3d1c:	f04f 32ff 	movcs.w	r2, #4294967295
    3d20:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3d22:	6962      	ldrcc	r2, [r4, #20]
    3d24:	bf3f      	itttt	cc
    3d26:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
    3d28:	5cc9      	ldrbcc	r1, [r1, r3]
    3d2a:	7211      	strbcc	r1, [r2, #8]
    3d2c:	3301      	addcc	r3, #1
    3d2e:	bf38      	it	cc
    3d30:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3d32:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    3d34:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3d36:	429a      	cmp	r2, r3
    3d38:	d32d      	bcc.n	3d96 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3d3a:	69a2      	ldr	r2, [r4, #24]
    3d3c:	f04f 0300 	mov.w	r3, #0
    3d40:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3d42:	64e3      	str	r3, [r4, #76]	; 0x4c
    3d44:	e027      	b.n	3d96 <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3d46:	f04f 0300 	mov.w	r3, #0
    3d4a:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3d4c:	69a2      	ldr	r2, [r4, #24]
    3d4e:	f04f 0101 	mov.w	r1, #1
    3d52:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3d54:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3d58:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
    3d5c:	b10b      	cbz	r3, 3d62 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3d5e:	69a3      	ldr	r3, [r4, #24]
    3d60:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3d62:	f04f 0300 	mov.w	r3, #0
    3d66:	7223      	strb	r3, [r4, #8]
            break;
    3d68:	e015      	b.n	3d96 <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3d6a:	69a2      	ldr	r2, [r4, #24]
    3d6c:	f04f 0300 	mov.w	r3, #0
    3d70:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3d72:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3d74:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3d76:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
    3d7a:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3d7c:	bf04      	itt	eq
    3d7e:	2302      	moveq	r3, #2
    3d80:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3d84:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    3d88:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3d8a:	bf04      	itt	eq
    3d8c:	2302      	moveq	r3, #2
    3d8e:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
    3d92:	e000      	b.n	3d96 <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
    3d94:	b11d      	cbz	r5, 3d9e <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3d96:	69a3      	ldr	r3, [r4, #24]
    3d98:	f04f 0200 	mov.w	r2, #0
    3d9c:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3d9e:	6963      	ldr	r3, [r4, #20]
    3da0:	791b      	ldrb	r3, [r3, #4]
    3da2:	f88d 3007 	strb.w	r3, [sp, #7]
}
    3da6:	b003      	add	sp, #12
    3da8:	bd30      	pop	{r4, r5, pc}
    3daa:	bf00      	nop

00003dac <MSS_I2C_smbus_init>:
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3dac:	6943      	ldr	r3, [r0, #20]
    3dae:	7519      	strb	r1, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3db0:	6943      	ldr	r3, [r0, #20]
    3db2:	f04f 0254 	mov.w	r2, #84	; 0x54
    3db6:	741a      	strb	r2, [r3, #16]
}
    3db8:	4770      	bx	lr
    3dba:	bf00      	nop

00003dbc <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3dbc:	b430      	push	{r4, r5}
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3dbe:	f240 63d4 	movw	r3, #1748	; 0x6d4
    3dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dc6:	4298      	cmp	r0, r3
    3dc8:	d007      	beq.n	3dda <MSS_I2C_enable_smbus_irq+0x1e>
    3dca:	f240 7348 	movw	r3, #1864	; 0x748
    3dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3dd2:	4298      	cmp	r0, r3
    3dd4:	d028      	beq.n	3e28 <MSS_I2C_enable_smbus_irq+0x6c>
    3dd6:	be00      	bkpt	0x0000
    3dd8:	e026      	b.n	3e28 <MSS_I2C_enable_smbus_irq+0x6c>

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3dda:	f011 0f01 	tst.w	r1, #1
    3dde:	d011      	beq.n	3e04 <MSS_I2C_enable_smbus_irq+0x48>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3de0:	f24e 1300 	movw	r3, #57600	; 0xe100
    3de4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3de8:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    3dec:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3df0:	f240 62d4 	movw	r2, #1748	; 0x6d4
    3df4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3df8:	69d2      	ldr	r2, [r2, #28]
    3dfa:	f04f 0501 	mov.w	r5, #1
    3dfe:	f8c2 5200 	str.w	r5, [r2, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3e02:	601c      	str	r4, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3e04:	f011 0f02 	tst.w	r1, #2
    3e08:	d030      	beq.n	3e6c <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3e0a:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e12:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3e16:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3e1a:	69c1      	ldr	r1, [r0, #28]
    3e1c:	f04f 0001 	mov.w	r0, #1
    3e20:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3e24:	601a      	str	r2, [r3, #0]
    3e26:	e021      	b.n	3e6c <MSS_I2C_enable_smbus_irq+0xb0>
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3e28:	f011 0f01 	tst.w	r1, #1
    3e2c:	d00d      	beq.n	3e4a <MSS_I2C_enable_smbus_irq+0x8e>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3e2e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e32:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e36:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    3e3a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3e3e:	69c4      	ldr	r4, [r0, #28]
    3e40:	f04f 0501 	mov.w	r5, #1
    3e44:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3e48:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3e4a:	f011 0f02 	tst.w	r1, #2
    3e4e:	d00d      	beq.n	3e6c <MSS_I2C_enable_smbus_irq+0xb0>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3e50:	f24e 1300 	movw	r3, #57600	; 0xe100
    3e54:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3e58:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3e5c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3e60:	69c1      	ldr	r1, [r0, #28]
    3e62:	f04f 0001 	mov.w	r0, #1
    3e66:	f8c1 0204 	str.w	r0, [r1, #516]	; 0x204
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    3e6a:	601a      	str	r2, [r3, #0]
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3e6c:	bc30      	pop	{r4, r5}
    3e6e:	4770      	bx	lr

00003e70 <MSS_I2C_disable_smbus_irq>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3e70:	f240 63d4 	movw	r3, #1748	; 0x6d4
    3e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e78:	4298      	cmp	r0, r3
    3e7a:	d007      	beq.n	3e8c <MSS_I2C_disable_smbus_irq+0x1c>
    3e7c:	f240 7348 	movw	r3, #1864	; 0x748
    3e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e84:	4298      	cmp	r0, r3
    3e86:	d026      	beq.n	3ed6 <MSS_I2C_disable_smbus_irq+0x66>
    3e88:	be00      	bkpt	0x0000
    3e8a:	e024      	b.n	3ed6 <MSS_I2C_disable_smbus_irq+0x66>

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3e8c:	f011 0f01 	tst.w	r1, #1
    3e90:	d010      	beq.n	3eb4 <MSS_I2C_disable_smbus_irq+0x44>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3e92:	f240 63d4 	movw	r3, #1748	; 0x6d4
    3e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e9a:	69db      	ldr	r3, [r3, #28]
    3e9c:	f04f 0200 	mov.w	r2, #0
    3ea0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    3ea4:	f24e 1300 	movw	r3, #57600	; 0xe100
    3ea8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3eac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    3eb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3eb4:	f011 0f02 	tst.w	r1, #2
    3eb8:	d02d      	beq.n	3f16 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3eba:	69c3      	ldr	r3, [r0, #28]
    3ebc:	f04f 0200 	mov.w	r2, #0
    3ec0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    3ec4:	f24e 1300 	movw	r3, #57600	; 0xe100
    3ec8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3ecc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3ed4:	4770      	bx	lr
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3ed6:	f011 0f01 	tst.w	r1, #1
    3eda:	d00c      	beq.n	3ef6 <MSS_I2C_disable_smbus_irq+0x86>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3edc:	69c3      	ldr	r3, [r0, #28]
    3ede:	f04f 0200 	mov.w	r2, #0
    3ee2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    3ee6:	f24e 1300 	movw	r3, #57600	; 0xe100
    3eea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3eee:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    3ef2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3ef6:	f011 0f02 	tst.w	r1, #2
    3efa:	d00c      	beq.n	3f16 <MSS_I2C_disable_smbus_irq+0xa6>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3efc:	69c3      	ldr	r3, [r0, #28]
    3efe:	f04f 0200 	mov.w	r2, #0
    3f02:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    3f06:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f0e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3f12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    3f16:	4770      	bx	lr

00003f18 <MSS_I2C_suspend_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3f18:	69c3      	ldr	r3, [r0, #28]
    3f1a:	f04f 0200 	mov.w	r2, #0
    3f1e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3f22:	4770      	bx	lr

00003f24 <MSS_I2C_resume_smbus_slave>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3f24:	69c3      	ldr	r3, [r0, #28]
    3f26:	f04f 0201 	mov.w	r2, #1
    3f2a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3f2e:	4770      	bx	lr

00003f30 <MSS_I2C_reset_smbus>:
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3f30:	69c3      	ldr	r3, [r0, #28]
    3f32:	f04f 0201 	mov.w	r2, #1
    3f36:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    3f3a:	4770      	bx	lr

00003f3c <MSS_I2C_set_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    3f3c:	69c3      	ldr	r3, [r0, #28]
    3f3e:	f04f 0200 	mov.w	r2, #0
    3f42:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3f46:	4770      	bx	lr

00003f48 <MSS_I2C_clear_smbus_alert>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    3f48:	69c3      	ldr	r3, [r0, #28]
    3f4a:	f04f 0201 	mov.w	r2, #1
    3f4e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    3f52:	4770      	bx	lr

00003f54 <MSS_I2C_set_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    3f54:	6983      	ldr	r3, [r0, #24]
    3f56:	f04f 0201 	mov.w	r2, #1
    3f5a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3f5e:	4770      	bx	lr

00003f60 <MSS_I2C_clear_gca>:
(
    mss_i2c_instance_t * this_i2c
)
{
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    3f60:	6983      	ldr	r3, [r0, #24]
    3f62:	f04f 0200 	mov.w	r2, #0
    3f66:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    3f6a:	4770      	bx	lr

00003f6c <MSS_I2C_set_user_data>:
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    this_i2c->p_user_data = p_user_data ;
    3f6c:	66c1      	str	r1, [r0, #108]	; 0x6c
}
    3f6e:	4770      	bx	lr

00003f70 <MSS_I2C_get_user_data>:
(
    mss_i2c_instance_t * this_i2c
)
{
    return( this_i2c->p_user_data);
}
    3f70:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
    3f72:	4770      	bx	lr

00003f74 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    3f74:	4668      	mov	r0, sp
    3f76:	f020 0107 	bic.w	r1, r0, #7
    3f7a:	468d      	mov	sp, r1
    3f7c:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
    3f7e:	f240 60d4 	movw	r0, #1748	; 0x6d4
    3f82:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3f86:	f7ff fc47 	bl	3818 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3f8a:	f24e 1300 	movw	r3, #57600	; 0xe100
    3f8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3f92:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3f96:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
    3f9a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    3f9e:	4685      	mov	sp, r0
    3fa0:	4770      	bx	lr
    3fa2:	bf00      	nop

00003fa4 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    3fa4:	4668      	mov	r0, sp
    3fa6:	f020 0107 	bic.w	r1, r0, #7
    3faa:	468d      	mov	sp, r1
    3fac:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
    3fae:	f240 7048 	movw	r0, #1864	; 0x748
    3fb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3fb6:	f7ff fc2f 	bl	3818 <mss_i2c_isr>
    3fba:	f24e 1300 	movw	r3, #57600	; 0xe100
    3fbe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3fc2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    3fc6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
    3fca:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    3fce:	4685      	mov	sp, r0
    3fd0:	4770      	bx	lr
    3fd2:	bf00      	nop

00003fd4 <disable_interrupts>:
}
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    3fd4:	b510      	push	{r4, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
    3fd6:	f000 fb83 	bl	46e0 <__get_PRIMASK>
    3fda:	4604      	mov	r4, r0
    __set_PRIMASK(1u);
    3fdc:	f04f 0001 	mov.w	r0, #1
    3fe0:	f000 fb82 	bl	46e8 <__set_PRIMASK>
    return primask;
}
    3fe4:	4620      	mov	r0, r4
    3fe6:	bd10      	pop	{r4, pc}

00003fe8 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    3fe8:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
    3fea:	f000 fb7d 	bl	46e8 <__set_PRIMASK>
}
    3fee:	bd08      	pop	{r3, pc}

00003ff0 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3ff0:	b510      	push	{r4, lr}
    3ff2:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3ff4:	f240 63d4 	movw	r3, #1748	; 0x6d4
    3ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ffc:	4298      	cmp	r0, r3
    3ffe:	d006      	beq.n	400e <MSS_I2C_disable_slave+0x1e>
    4000:	f240 7348 	movw	r3, #1864	; 0x748
    4004:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4008:	4298      	cmp	r0, r3
    400a:	d000      	beq.n	400e <MSS_I2C_disable_slave+0x1e>
    400c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    400e:	f7ff ffe1 	bl	3fd4 <disable_interrupts>

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    4012:	69a2      	ldr	r2, [r4, #24]
    4014:	f04f 0300 	mov.w	r3, #0
    4018:	6093      	str	r3, [r2, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    401a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68

    restore_interrupts( primask );
    401e:	f7ff ffe3 	bl	3fe8 <restore_interrupts>
}
    4022:	bd10      	pop	{r4, pc}

00004024 <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    4024:	b538      	push	{r3, r4, r5, lr}
    4026:	4604      	mov	r4, r0
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    4028:	f240 63d4 	movw	r3, #1748	; 0x6d4
    402c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4030:	4298      	cmp	r0, r3
    4032:	d006      	beq.n	4042 <MSS_I2C_enable_slave+0x1e>
    4034:	f240 7348 	movw	r3, #1864	; 0x748
    4038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    403c:	4298      	cmp	r0, r3
    403e:	d000      	beq.n	4042 <MSS_I2C_enable_slave+0x1e>
    4040:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    4042:	f7ff ffc7 	bl	3fd4 <disable_interrupts>

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    4046:	69a3      	ldr	r3, [r4, #24]
    4048:	f04f 0501 	mov.w	r5, #1
    404c:	609d      	str	r5, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    404e:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

    restore_interrupts( primask );
    4052:	f7ff ffc9 	bl	3fe8 <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    4056:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    4058:	b21a      	sxth	r2, r3
    405a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    405e:	f003 031f 	and.w	r3, r3, #31
    4062:	fa05 f503 	lsl.w	r5, r5, r3
    4066:	f24e 1300 	movw	r3, #57600	; 0xe100
    406a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    406e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
}
    4072:	bd38      	pop	{r3, r4, r5, pc}

00004074 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    4074:	b570      	push	{r4, r5, r6, lr}
    4076:	4604      	mov	r4, r0
    4078:	460d      	mov	r5, r1
    407a:	4616      	mov	r6, r2
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    407c:	f240 63d4 	movw	r3, #1748	; 0x6d4
    4080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4084:	4298      	cmp	r0, r3
    4086:	d006      	beq.n	4096 <MSS_I2C_set_slave_rx_buffer+0x22>
    4088:	f240 7348 	movw	r3, #1864	; 0x748
    408c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4090:	4298      	cmp	r0, r3
    4092:	d000      	beq.n	4096 <MSS_I2C_set_slave_rx_buffer+0x22>
    4094:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    4096:	f7ff ff9d 	bl	3fd4 <disable_interrupts>
    
    this_i2c->slave_rx_buffer = rx_buffer;
    409a:	6525      	str	r5, [r4, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    409c:	6566      	str	r6, [r4, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    409e:	f04f 0300 	mov.w	r3, #0
    40a2:	65a3      	str	r3, [r4, #88]	; 0x58

    restore_interrupts( primask );
    40a4:	f7ff ffa0 	bl	3fe8 <restore_interrupts>
}
    40a8:	bd70      	pop	{r4, r5, r6, pc}
    40aa:	bf00      	nop

000040ac <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    40ac:	b570      	push	{r4, r5, r6, lr}
    40ae:	4604      	mov	r4, r0
    40b0:	460d      	mov	r5, r1
    40b2:	4616      	mov	r6, r2
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    40b4:	f240 63d4 	movw	r3, #1748	; 0x6d4
    40b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40bc:	4298      	cmp	r0, r3
    40be:	d006      	beq.n	40ce <MSS_I2C_set_slave_tx_buffer+0x22>
    40c0:	f240 7348 	movw	r3, #1864	; 0x748
    40c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40c8:	4298      	cmp	r0, r3
    40ca:	d000      	beq.n	40ce <MSS_I2C_set_slave_tx_buffer+0x22>
    40cc:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    40ce:	f7ff ff81 	bl	3fd4 <disable_interrupts>
    
    this_i2c->slave_tx_buffer = tx_buffer;
    40d2:	6465      	str	r5, [r4, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    40d4:	64a6      	str	r6, [r4, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    40d6:	f04f 0300 	mov.w	r3, #0
    40da:	64e3      	str	r3, [r4, #76]	; 0x4c
    
    restore_interrupts( primask );
    40dc:	f7ff ff84 	bl	3fe8 <restore_interrupts>
}
    40e0:	bd70      	pop	{r4, r5, r6, pc}
    40e2:	bf00      	nop

000040e4 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    40e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    40e8:	b082      	sub	sp, #8
    40ea:	4604      	mov	r4, r0
    40ec:	4688      	mov	r8, r1
    40ee:	4617      	mov	r7, r2
    40f0:	461d      	mov	r5, r3
    40f2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    40f6:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
    40fa:	f89d 9030 	ldrb.w	r9, [sp, #48]	; 0x30
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    40fe:	f240 63d4 	movw	r3, #1748	; 0x6d4
    4102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4106:	4298      	cmp	r0, r3
    4108:	d006      	beq.n	4118 <MSS_I2C_write_read+0x34>
    410a:	f240 7348 	movw	r3, #1864	; 0x748
    410e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4112:	4298      	cmp	r0, r3
    4114:	d000      	beq.n	4118 <MSS_I2C_write_read+0x34>
    4116:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    4118:	b905      	cbnz	r5, 411c <MSS_I2C_write_read+0x38>
    411a:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    411c:	b907      	cbnz	r7, 4120 <MSS_I2C_write_read+0x3c>
    411e:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    4120:	b906      	cbnz	r6, 4124 <MSS_I2C_write_read+0x40>
    4122:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    4124:	f1ba 0f00 	cmp.w	sl, #0
    4128:	d100      	bne.n	412c <MSS_I2C_write_read+0x48>
    412a:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    412c:	1e2b      	subs	r3, r5, #0
    412e:	bf18      	it	ne
    4130:	2301      	movne	r3, #1
    4132:	2e00      	cmp	r6, #0
    4134:	bf0c      	ite	eq
    4136:	2300      	moveq	r3, #0
    4138:	f003 0301 	andne.w	r3, r3, #1
    413c:	2b00      	cmp	r3, #0
    413e:	d05a      	beq.n	41f6 <MSS_I2C_write_read+0x112>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    4140:	f7ff ff48 	bl	3fd4 <disable_interrupts>

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    4144:	7a23      	ldrb	r3, [r4, #8]
    4146:	b913      	cbnz	r3, 414e <MSS_I2C_write_read+0x6a>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    4148:	f04f 0303 	mov.w	r3, #3
    414c:	7223      	strb	r3, [r4, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    414e:	f04f 0303 	mov.w	r3, #3
    4152:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    4156:	ea4f 0348 	mov.w	r3, r8, lsl #1
    415a:	6063      	str	r3, [r4, #4]

        this_i2c->dir = WRITE_DIR;
    415c:	f04f 0300 	mov.w	r3, #0
    4160:	62e3      	str	r3, [r4, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    4162:	6227      	str	r7, [r4, #32]
        this_i2c->master_tx_size = offset_size;
    4164:	6265      	str	r5, [r4, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    4166:	62a3      	str	r3, [r4, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    4168:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    416c:	6366      	str	r6, [r4, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    416e:	63a3      	str	r3, [r4, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    4170:	f04f 0301 	mov.w	r3, #1
    4174:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        this_i2c->options = options;
    4178:	f884 9010 	strb.w	r9, [r4, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    417c:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    4180:	2b01      	cmp	r3, #1
        {
            this_i2c->is_transaction_pending = 1u;
    4182:	bf0f      	iteee	eq
    4184:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    4188:	69a3      	ldrne	r3, [r4, #24]
    418a:	2201      	movne	r2, #1
    418c:	615a      	strne	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    418e:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    4192:	2b01      	cmp	r3, #1
    4194:	d11d      	bne.n	41d2 <MSS_I2C_write_read+0xee>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    4196:	69a3      	ldr	r3, [r4, #24]
    4198:	f04f 0200 	mov.w	r2, #0
    419c:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    419e:	6963      	ldr	r3, [r4, #20]
    41a0:	791b      	ldrb	r3, [r3, #4]
    41a2:	f88d 3007 	strb.w	r3, [sp, #7]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    41a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    41aa:	f88d 3007 	strb.w	r3, [sp, #7]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    41ae:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    41b0:	b21a      	sxth	r2, r3
    41b2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    41b6:	f003 031f 	and.w	r3, r3, #31
    41ba:	f04f 0101 	mov.w	r1, #1
    41be:	fa01 f103 	lsl.w	r1, r1, r3
    41c2:	f24e 1300 	movw	r3, #57600	; 0xe100
    41c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    41ca:	f102 0260 	add.w	r2, r2, #96	; 0x60
    41ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    41d2:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    41d4:	b21a      	sxth	r2, r3
    41d6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    41da:	f003 031f 	and.w	r3, r3, #31
    41de:	f04f 0101 	mov.w	r1, #1
    41e2:	fa01 f103 	lsl.w	r1, r1, r3
    41e6:	f24e 1300 	movw	r3, #57600	; 0xe100
    41ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    41ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        restore_interrupts( primask );
    41f2:	f7ff fef9 	bl	3fe8 <restore_interrupts>
    }
}
    41f6:	b002      	add	sp, #8
    41f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000041fc <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    41fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4200:	b082      	sub	sp, #8
    4202:	4604      	mov	r4, r0
    4204:	460d      	mov	r5, r1
    4206:	4616      	mov	r6, r2
    4208:	461f      	mov	r7, r3
    420a:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    420e:	f240 63d4 	movw	r3, #1748	; 0x6d4
    4212:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4216:	4298      	cmp	r0, r3
    4218:	d006      	beq.n	4228 <MSS_I2C_read+0x2c>
    421a:	f240 7348 	movw	r3, #1864	; 0x748
    421e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4222:	4298      	cmp	r0, r3
    4224:	d000      	beq.n	4228 <MSS_I2C_read+0x2c>
    4226:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    4228:	f7ff fed4 	bl	3fd4 <disable_interrupts>
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    422c:	7a23      	ldrb	r3, [r4, #8]
    422e:	b913      	cbnz	r3, 4236 <MSS_I2C_read+0x3a>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    4230:	f04f 0302 	mov.w	r3, #2
    4234:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    4236:	f04f 0302 	mov.w	r3, #2
    423a:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    423e:	ea4f 0545 	mov.w	r5, r5, lsl #1
    4242:	6065      	str	r5, [r4, #4]

    this_i2c->dir = READ_DIR;
    4244:	f04f 0301 	mov.w	r3, #1
    4248:	62e3      	str	r3, [r4, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    424a:	6326      	str	r6, [r4, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    424c:	6367      	str	r7, [r4, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    424e:	f04f 0200 	mov.w	r2, #0
    4252:	63a2      	str	r2, [r4, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    4254:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
    4258:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    425c:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    4260:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
    4262:	bf0f      	iteee	eq
    4264:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    4268:	69a3      	ldrne	r3, [r4, #24]
    426a:	2201      	movne	r2, #1
    426c:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    426e:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    4272:	2b01      	cmp	r3, #1
    4274:	d11d      	bne.n	42b2 <MSS_I2C_read+0xb6>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    4276:	69a3      	ldr	r3, [r4, #24]
    4278:	f04f 0200 	mov.w	r2, #0
    427c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    427e:	6963      	ldr	r3, [r4, #20]
    4280:	791b      	ldrb	r3, [r3, #4]
    4282:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    4286:	f89d 3007 	ldrb.w	r3, [sp, #7]
    428a:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    428e:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    4290:	b21a      	sxth	r2, r3
    4292:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4296:	f003 031f 	and.w	r3, r3, #31
    429a:	f04f 0101 	mov.w	r1, #1
    429e:	fa01 f103 	lsl.w	r1, r1, r3
    42a2:	f24e 1300 	movw	r3, #57600	; 0xe100
    42a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    42aa:	f102 0260 	add.w	r2, r2, #96	; 0x60
    42ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    42b2:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    42b4:	b21a      	sxth	r2, r3
    42b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    42ba:	f003 031f 	and.w	r3, r3, #31
    42be:	f04f 0101 	mov.w	r1, #1
    42c2:	fa01 f103 	lsl.w	r1, r1, r3
    42c6:	f24e 1300 	movw	r3, #57600	; 0xe100
    42ca:	f2ce 0300 	movt	r3, #57344	; 0xe000
    42ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    restore_interrupts( primask );
    42d2:	f7ff fe89 	bl	3fe8 <restore_interrupts>
}
    42d6:	b002      	add	sp, #8
    42d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000042dc <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    42dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    42e0:	b082      	sub	sp, #8
    42e2:	4604      	mov	r4, r0
    42e4:	460d      	mov	r5, r1
    42e6:	4616      	mov	r6, r2
    42e8:	461f      	mov	r7, r3
    42ea:	f89d 8020 	ldrb.w	r8, [sp, #32]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    42ee:	f240 63d4 	movw	r3, #1748	; 0x6d4
    42f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    42f6:	4298      	cmp	r0, r3
    42f8:	d006      	beq.n	4308 <MSS_I2C_write+0x2c>
    42fa:	f240 7348 	movw	r3, #1864	; 0x748
    42fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4302:	4298      	cmp	r0, r3
    4304:	d000      	beq.n	4308 <MSS_I2C_write+0x2c>
    4306:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    4308:	f7ff fe64 	bl	3fd4 <disable_interrupts>

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    430c:	7a23      	ldrb	r3, [r4, #8]
    430e:	b913      	cbnz	r3, 4316 <MSS_I2C_write+0x3a>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    4310:	f04f 0301 	mov.w	r3, #1
    4314:	7223      	strb	r3, [r4, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    4316:	f04f 0301 	mov.w	r3, #1
    431a:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    431e:	fa05 f503 	lsl.w	r5, r5, r3
    4322:	6065      	str	r5, [r4, #4]

    this_i2c->dir = WRITE_DIR;
    4324:	f04f 0200 	mov.w	r2, #0
    4328:	62e2      	str	r2, [r4, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    432a:	6226      	str	r6, [r4, #32]
    this_i2c->master_tx_size = write_size;
    432c:	6267      	str	r7, [r4, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    432e:	62a2      	str	r2, [r4, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    4330:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    this_i2c->options = options;
    4334:	f884 8010 	strb.w	r8, [r4, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    4338:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
    433c:	2b01      	cmp	r3, #1
    {
        this_i2c->is_transaction_pending = 1u;
    433e:	bf0f      	iteee	eq
    4340:	f884 3071 	strbeq.w	r3, [r4, #113]	; 0x71
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    4344:	69a3      	ldrne	r3, [r4, #24]
    4346:	2201      	movne	r2, #1
    4348:	615a      	strne	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    434a:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
    434e:	2b01      	cmp	r3, #1
    4350:	d11d      	bne.n	438e <MSS_I2C_write+0xb2>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    4352:	69a3      	ldr	r3, [r4, #24]
    4354:	f04f 0200 	mov.w	r2, #0
    4358:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    435a:	6963      	ldr	r3, [r4, #20]
    435c:	791b      	ldrb	r3, [r3, #4]
    435e:	f88d 3007 	strb.w	r3, [sp, #7]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    4362:	f89d 3007 	ldrb.w	r3, [sp, #7]
    4366:	f88d 3007 	strb.w	r3, [sp, #7]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    436a:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    436c:	b21a      	sxth	r2, r3
    436e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4372:	f003 031f 	and.w	r3, r3, #31
    4376:	f04f 0101 	mov.w	r1, #1
    437a:	fa01 f103 	lsl.w	r1, r1, r3
    437e:	f24e 1300 	movw	r3, #57600	; 0xe100
    4382:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4386:	f102 0260 	add.w	r2, r2, #96	; 0x60
    438a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    438e:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    4390:	b21a      	sxth	r2, r3
    4392:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4396:	f003 031f 	and.w	r3, r3, #31
    439a:	f04f 0101 	mov.w	r1, #1
    439e:	fa01 f103 	lsl.w	r1, r1, r3
    43a2:	f24e 1300 	movw	r3, #57600	; 0xe100
    43a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    43aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    restore_interrupts( primask );
    43ae:	f7ff fe1b 	bl	3fe8 <restore_interrupts>
}
    43b2:	b002      	add	sp, #8
    43b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000043b8 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    43b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    43bc:	4604      	mov	r4, r0
    43be:	460e      	mov	r6, r1
    43c0:	4615      	mov	r5, r2
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    43c2:	f240 63d4 	movw	r3, #1748	; 0x6d4
    43c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43ca:	4298      	cmp	r0, r3
    43cc:	d007      	beq.n	43de <MSS_I2C_init+0x26>
    43ce:	f240 7348 	movw	r3, #1864	; 0x748
    43d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    43d6:	4298      	cmp	r0, r3
    43d8:	d04f      	beq.n	447a <MSS_I2C_init+0xc2>
    43da:	be00      	bkpt	0x0000
    43dc:	e04d      	b.n	447a <MSS_I2C_init+0xc2>
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    43de:	f7ff fdf9 	bl	3fd4 <disable_interrupts>
    43e2:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    43e4:	f240 68d4 	movw	r8, #1748	; 0x6d4
    43e8:	f2c2 0800 	movt	r8, #8192	; 0x2000
    43ec:	4640      	mov	r0, r8
    43ee:	f04f 0100 	mov.w	r1, #0
    43f2:	f04f 0274 	mov.w	r2, #116	; 0x74
    43f6:	f001 fcef 	bl	5dd8 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
    43fa:	f04f 030e 	mov.w	r3, #14
    43fe:	f8a8 3012 	strh.w	r3, [r8, #18]
        this_i2c->hw_reg = I2C0;
    4402:	f242 0300 	movw	r3, #8192	; 0x2000
    4406:	f2c4 0300 	movt	r3, #16384	; 0x4000
    440a:	f8c8 3014 	str.w	r3, [r8, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    440e:	f240 0300 	movw	r3, #0
    4412:	f2c4 2304 	movt	r3, #16900	; 0x4204
    4416:	f8c8 3018 	str.w	r3, [r8, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    441a:	f242 0300 	movw	r3, #8192	; 0x2000
    441e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4422:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4424:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    4428:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    442a:	f24e 1200 	movw	r2, #57600	; 0xe100
    442e:	f2ce 0200 	movt	r2, #57344	; 0xe000
    4432:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    4436:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    443a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    443c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    4440:	631a      	str	r2, [r3, #48]	; 0x30
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    4442:	69a3      	ldr	r3, [r4, #24]
    4444:	61e3      	str	r3, [r4, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    4446:	ea4f 0646 	mov.w	r6, r6, lsl #1
    444a:	6026      	str	r6, [r4, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    444c:	f3c5 0280 	ubfx	r2, r5, #2, #1
    4450:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    4452:	69a3      	ldr	r3, [r4, #24]
    4454:	f3c5 0240 	ubfx	r2, r5, #1, #1
    4458:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    445a:	69a3      	ldr	r3, [r4, #24]
    445c:	f005 0501 	and.w	r5, r5, #1
    4460:	601d      	str	r5, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    4462:	6963      	ldr	r3, [r4, #20]
    4464:	7822      	ldrb	r2, [r4, #0]
    4466:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    4468:	69a3      	ldr	r3, [r4, #24]
    446a:	f04f 0201 	mov.w	r2, #1
    446e:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    4470:	4638      	mov	r0, r7
    4472:	f7ff fdb9 	bl	3fe8 <restore_interrupts>
}
    4476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    447a:	f7ff fdab 	bl	3fd4 <disable_interrupts>
    447e:	4607      	mov	r7, r0
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    4480:	4620      	mov	r0, r4
    4482:	f04f 0100 	mov.w	r1, #0
    4486:	f04f 0274 	mov.w	r2, #116	; 0x74
    448a:	f001 fca5 	bl	5dd8 <memset>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    448e:	f04f 0311 	mov.w	r3, #17
    4492:	8263      	strh	r3, [r4, #18]
        this_i2c->hw_reg = I2C1;
    4494:	f242 0300 	movw	r3, #8192	; 0x2000
    4498:	f2c4 0301 	movt	r3, #16385	; 0x4001
    449c:	6163      	str	r3, [r4, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    449e:	f240 0300 	movw	r3, #0
    44a2:	f2c4 2324 	movt	r3, #16932	; 0x4224
    44a6:	61a3      	str	r3, [r4, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    44a8:	f242 0300 	movw	r3, #8192	; 0x2000
    44ac:	f2ce 0304 	movt	r3, #57348	; 0xe004
    44b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    44b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    44b6:	631a      	str	r2, [r3, #48]	; 0x30
    44b8:	f24e 1200 	movw	r2, #57600	; 0xe100
    44bc:	f2ce 0200 	movt	r2, #57344	; 0xe000
    44c0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    44c4:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    44c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    44ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    44ce:	631a      	str	r2, [r3, #48]	; 0x30
    44d0:	e7b7      	b.n	4442 <MSS_I2C_init+0x8a>
    44d2:	bf00      	nop

000044d4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    44d4:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    44d6:	f242 0300 	movw	r3, #8192	; 0x2000
    44da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    44de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    44e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    44e4:	631a      	str	r2, [r3, #48]	; 0x30
    44e6:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    44ea:	f64b 103c 	movw	r0, #47420	; 0xb93c
    44ee:	f2c0 0000 	movt	r0, #0
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    44f2:	f04f 0c01 	mov.w	ip, #1
    44f6:	f24e 1400 	movw	r4, #57600	; 0xe100
    44fa:	f2ce 0400 	movt	r4, #57344	; 0xe000
    44fe:	5ac2      	ldrh	r2, [r0, r3]
    4500:	b211      	sxth	r1, r2
    4502:	ea4f 1151 	mov.w	r1, r1, lsr #5
    4506:	f002 021f 	and.w	r2, r2, #31
    450a:	fa0c f202 	lsl.w	r2, ip, r2
    450e:	f101 0160 	add.w	r1, r1, #96	; 0x60
    4512:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    4516:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    451a:	2b40      	cmp	r3, #64	; 0x40
    451c:	d1ef      	bne.n	44fe <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    451e:	f242 0300 	movw	r3, #8192	; 0x2000
    4522:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4526:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4528:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    452c:	631a      	str	r2, [r3, #48]	; 0x30
}
    452e:	bc10      	pop	{r4}
    4530:	4770      	bx	lr
    4532:	bf00      	nop

00004534 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4534:	281f      	cmp	r0, #31
    4536:	d901      	bls.n	453c <MSS_GPIO_config+0x8>
    4538:	be00      	bkpt	0x0000
    453a:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    453c:	f64b 133c 	movw	r3, #47420	; 0xb93c
    4540:	f2c0 0300 	movt	r3, #0
    4544:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    4548:	6c03      	ldr	r3, [r0, #64]	; 0x40
    454a:	6019      	str	r1, [r3, #0]
    454c:	4770      	bx	lr
    454e:	bf00      	nop

00004550 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4550:	281f      	cmp	r0, #31
    4552:	d901      	bls.n	4558 <MSS_GPIO_set_output+0x8>
    4554:	be00      	bkpt	0x0000
    4556:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    4558:	f240 0300 	movw	r3, #0
    455c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    4560:	f500 6088 	add.w	r0, r0, #1088	; 0x440
    4564:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
    4568:	4770      	bx	lr
    456a:	bf00      	nop

0000456c <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    456c:	281f      	cmp	r0, #31
    456e:	d901      	bls.n	4574 <MSS_GPIO_drive_inout+0x8>
    4570:	be00      	bkpt	0x0000
    4572:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
    4574:	2901      	cmp	r1, #1
    4576:	d003      	beq.n	4580 <MSS_GPIO_drive_inout+0x14>
    4578:	b1e1      	cbz	r1, 45b4 <MSS_GPIO_drive_inout+0x48>
    457a:	2902      	cmp	r1, #2
    457c:	d140      	bne.n	4600 <MSS_GPIO_drive_inout+0x94>
    457e:	e033      	b.n	45e8 <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    4580:	f243 0300 	movw	r3, #12288	; 0x3000
    4584:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4588:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
    458c:	f04f 0201 	mov.w	r2, #1
    4590:	fa02 f200 	lsl.w	r2, r2, r0
    4594:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
    4598:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    459c:	f64b 133c 	movw	r3, #47420	; 0xb93c
    45a0:	f2c0 0300 	movt	r3, #0
    45a4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    45a8:	6c03      	ldr	r3, [r0, #64]	; 0x40
    45aa:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    45ac:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    45b0:	601a      	str	r2, [r3, #0]
            break;
    45b2:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    45b4:	f243 0300 	movw	r3, #12288	; 0x3000
    45b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
    45bc:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    45c0:	f04f 0201 	mov.w	r2, #1
    45c4:	fa02 f200 	lsl.w	r2, r2, r0
    45c8:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
    45cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    45d0:	f64b 133c 	movw	r3, #47420	; 0xb93c
    45d4:	f2c0 0300 	movt	r3, #0
    45d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    45dc:	6c03      	ldr	r3, [r0, #64]	; 0x40
    45de:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    45e0:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    45e4:	601a      	str	r2, [r3, #0]
            break;
    45e6:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    45e8:	f64b 133c 	movw	r3, #47420	; 0xb93c
    45ec:	f2c0 0300 	movt	r3, #0
    45f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    45f4:	6c03      	ldr	r3, [r0, #64]	; 0x40
    45f6:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    45f8:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    45fc:	601a      	str	r2, [r3, #0]
            break;
    45fe:	4770      	bx	lr
            
        default:
            ASSERT(0);
    4600:	be00      	bkpt	0x0000
    4602:	4770      	bx	lr

00004604 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4604:	281f      	cmp	r0, #31
    4606:	d901      	bls.n	460c <MSS_GPIO_enable_irq+0x8>
    4608:	be00      	bkpt	0x0000
    460a:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    460c:	f64b 133c 	movw	r3, #47420	; 0xb93c
    4610:	f2c0 0300 	movt	r3, #0
    4614:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    4618:	6c12      	ldr	r2, [r2, #64]	; 0x40
    461a:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    461c:	f041 0108 	orr.w	r1, r1, #8
    4620:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    4622:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    4626:	b21a      	sxth	r2, r3
    4628:	ea4f 1252 	mov.w	r2, r2, lsr #5
    462c:	f003 031f 	and.w	r3, r3, #31
    4630:	f04f 0101 	mov.w	r1, #1
    4634:	fa01 f103 	lsl.w	r1, r1, r3
    4638:	f24e 1300 	movw	r3, #57600	; 0xe100
    463c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    4640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    4644:	4770      	bx	lr
    4646:	bf00      	nop

00004648 <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4648:	281f      	cmp	r0, #31
    464a:	d901      	bls.n	4650 <MSS_GPIO_disable_irq+0x8>
    464c:	be00      	bkpt	0x0000
    464e:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4650:	f64b 133c 	movw	r3, #47420	; 0xb93c
    4654:	f2c0 0300 	movt	r3, #0
    4658:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    465c:	6c03      	ldr	r3, [r0, #64]	; 0x40
    465e:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    4660:	f022 0208 	bic.w	r2, r2, #8
    4664:	601a      	str	r2, [r3, #0]
    4666:	4770      	bx	lr

00004668 <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4668:	281f      	cmp	r0, #31
    466a:	d901      	bls.n	4670 <MSS_GPIO_clear_irq+0x8>
    466c:	be00      	bkpt	0x0000
    466e:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    4670:	f04f 0201 	mov.w	r2, #1
    4674:	fa02 f100 	lsl.w	r1, r2, r0
    4678:	f243 0300 	movw	r3, #12288	; 0x3000
    467c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4680:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    4684:	f64b 133c 	movw	r3, #47420	; 0xb93c
    4688:	f2c0 0300 	movt	r3, #0
    468c:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    4690:	b219      	sxth	r1, r3
    4692:	ea4f 1151 	mov.w	r1, r1, lsr #5
    4696:	f003 031f 	and.w	r3, r3, #31
    469a:	fa02 f203 	lsl.w	r2, r2, r3
    469e:	f24e 1300 	movw	r3, #57600	; 0xe100
    46a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    46a6:	f101 0160 	add.w	r1, r1, #96	; 0x60
    46aa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    46ae:	4770      	bx	lr

000046b0 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
    46b0:	f3ef 8009 	mrs	r0, PSP
    46b4:	4600      	mov	r0, r0
    46b6:	4770      	bx	lr

000046b8 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
    46b8:	f380 8809 	msr	PSP, r0
    46bc:	4770      	bx	lr
    46be:	bf00      	nop

000046c0 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
    46c0:	f3ef 8008 	mrs	r0, MSP
    46c4:	4600      	mov	r0, r0
    46c6:	4770      	bx	lr

000046c8 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
    46c8:	f380 8808 	msr	MSP, r0
    46cc:	4770      	bx	lr
    46ce:	bf00      	nop

000046d0 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    46d0:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
    46d4:	4770      	bx	lr
    46d6:	bf00      	nop

000046d8 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    46d8:	f380 8811 	msr	BASEPRI, r0
}
    46dc:	4770      	bx	lr
    46de:	bf00      	nop

000046e0 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    46e0:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
    46e4:	4770      	bx	lr
    46e6:	bf00      	nop

000046e8 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    46e8:	f380 8810 	msr	PRIMASK, r0
}
    46ec:	4770      	bx	lr
    46ee:	bf00      	nop

000046f0 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    46f0:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
    46f4:	4770      	bx	lr
    46f6:	bf00      	nop

000046f8 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    46f8:	f380 8813 	msr	FAULTMASK, r0
}
    46fc:	4770      	bx	lr
    46fe:	bf00      	nop

00004700 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    4700:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
    4704:	4770      	bx	lr
    4706:	bf00      	nop

00004708 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    4708:	f380 8814 	msr	CONTROL, r0
}
    470c:	4770      	bx	lr
    470e:	bf00      	nop

00004710 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    4710:	ba00      	rev	r0, r0
  return(result);
}
    4712:	4770      	bx	lr

00004714 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    4714:	ba40      	rev16	r0, r0
  return(result);
}
    4716:	4770      	bx	lr

00004718 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    4718:	bac0      	revsh	r0, r0
  return(result);
}
    471a:	4770      	bx	lr

0000471c <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    471c:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
    4720:	4770      	bx	lr
    4722:	bf00      	nop

00004724 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    4724:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
    4728:	b2c0      	uxtb	r0, r0
    472a:	4770      	bx	lr

0000472c <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    472c:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
    4730:	b280      	uxth	r0, r0
    4732:	4770      	bx	lr

00004734 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    4734:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
    4738:	4770      	bx	lr
    473a:	bf00      	nop

0000473c <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    473c:	e8c1 0f43 	strexb	r3, r0, [r1]
    4740:	4618      	mov	r0, r3
   return(result);
}
    4742:	4770      	bx	lr

00004744 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    4744:	e8c1 0f53 	strexh	r3, r0, [r1]
    4748:	4618      	mov	r0, r3
   return(result);
}
    474a:	4770      	bx	lr

0000474c <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    474c:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
    4750:	4770      	bx	lr
    4752:	bf00      	nop

00004754 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    4754:	4770      	bx	lr
    4756:	bf00      	nop

00004758 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    4758:	b430      	push	{r4, r5}
    475a:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    475c:	f64b 13fc 	movw	r3, #47612	; 0xb9fc
    4760:	f2c0 0300 	movt	r3, #0
    4764:	46ec      	mov	ip, sp
    4766:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    4768:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    476c:	f242 0300 	movw	r3, #8192	; 0x2000
    4770:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4774:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    4776:	f002 020c 	and.w	r2, r2, #12
    477a:	a904      	add	r1, sp, #16
    477c:	440a      	add	r2, r1
    477e:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    4782:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    4784:	f3c2 1201 	ubfx	r2, r2, #4, #2
    4788:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    478c:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    4790:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    4792:	f3c2 1281 	ubfx	r2, r2, #6, #2
    4796:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    479a:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    479e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    47a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    47a2:	f3c1 2104 	ubfx	r1, r1, #8, #5
    47a6:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    47aa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    47ae:	bf18      	it	ne
    47b0:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    47b2:	f240 2330 	movw	r3, #560	; 0x230
    47b6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    47ba:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    47bc:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    47c0:	f241 13cf 	movw	r3, #4559	; 0x11cf
    47c4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    47c8:	429a      	cmp	r2, r3
    47ca:	d105      	bne.n	47d8 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    47cc:	f64e 732c 	movw	r3, #61228	; 0xef2c
    47d0:	f2c6 0301 	movt	r3, #24577	; 0x6001
    47d4:	681a      	ldr	r2, [r3, #0]
    47d6:	e028      	b.n	482a <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    47d8:	f640 031c 	movw	r3, #2076	; 0x81c
    47dc:	f2c6 0308 	movt	r3, #24584	; 0x6008
    47e0:	681a      	ldr	r2, [r3, #0]
    47e2:	f244 3341 	movw	r3, #17217	; 0x4341
    47e6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    47ea:	429a      	cmp	r2, r3
    47ec:	d11e      	bne.n	482c <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    47ee:	f640 0340 	movw	r3, #2112	; 0x840
    47f2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    47f6:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    47f8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    47fc:	f240 3300 	movw	r3, #768	; 0x300
    4800:	f2c0 0301 	movt	r3, #1
    4804:	429a      	cmp	r2, r3
    4806:	d911      	bls.n	482c <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    4808:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    480c:	d205      	bcs.n	481a <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    480e:	f241 632c 	movw	r3, #5676	; 0x162c
    4812:	f2c6 0308 	movt	r3, #24584	; 0x6008
    4816:	681a      	ldr	r2, [r3, #0]
    4818:	e007      	b.n	482a <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    481a:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    481e:	d205      	bcs.n	482c <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    4820:	f641 63ac 	movw	r3, #7852	; 0x1eac
    4824:	f2c6 0308 	movt	r3, #24584	; 0x6008
    4828:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    482a:	b922      	cbnz	r2, 4836 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    482c:	be00      	bkpt	0x0000
    482e:	f647 0240 	movw	r2, #30784	; 0x7840
    4832:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    4836:	f240 030c 	movw	r3, #12
    483a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    483e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    4840:	fbb2 f5f5 	udiv	r5, r2, r5
    4844:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    4846:	fbb2 f4f4 	udiv	r4, r2, r4
    484a:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    484c:	fbb2 f0f0 	udiv	r0, r2, r0
    4850:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    4852:	fbb2 f1f1 	udiv	r1, r2, r1
    4856:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    4858:	615a      	str	r2, [r3, #20]
}
    485a:	b004      	add	sp, #16
    485c:	bc30      	pop	{r4, r5}
    485e:	4770      	bx	lr

00004860 <__aeabi_drsub>:
    4860:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    4864:	e002      	b.n	486c <__adddf3>
    4866:	bf00      	nop

00004868 <__aeabi_dsub>:
    4868:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000486c <__adddf3>:
    486c:	b530      	push	{r4, r5, lr}
    486e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    4872:	ea4f 0543 	mov.w	r5, r3, lsl #1
    4876:	ea94 0f05 	teq	r4, r5
    487a:	bf08      	it	eq
    487c:	ea90 0f02 	teqeq	r0, r2
    4880:	bf1f      	itttt	ne
    4882:	ea54 0c00 	orrsne.w	ip, r4, r0
    4886:	ea55 0c02 	orrsne.w	ip, r5, r2
    488a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    488e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    4892:	f000 80e2 	beq.w	4a5a <__adddf3+0x1ee>
    4896:	ea4f 5454 	mov.w	r4, r4, lsr #21
    489a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    489e:	bfb8      	it	lt
    48a0:	426d      	neglt	r5, r5
    48a2:	dd0c      	ble.n	48be <__adddf3+0x52>
    48a4:	442c      	add	r4, r5
    48a6:	ea80 0202 	eor.w	r2, r0, r2
    48aa:	ea81 0303 	eor.w	r3, r1, r3
    48ae:	ea82 0000 	eor.w	r0, r2, r0
    48b2:	ea83 0101 	eor.w	r1, r3, r1
    48b6:	ea80 0202 	eor.w	r2, r0, r2
    48ba:	ea81 0303 	eor.w	r3, r1, r3
    48be:	2d36      	cmp	r5, #54	; 0x36
    48c0:	bf88      	it	hi
    48c2:	bd30      	pophi	{r4, r5, pc}
    48c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    48c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    48cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    48d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    48d4:	d002      	beq.n	48dc <__adddf3+0x70>
    48d6:	4240      	negs	r0, r0
    48d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    48dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    48e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    48e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    48e8:	d002      	beq.n	48f0 <__adddf3+0x84>
    48ea:	4252      	negs	r2, r2
    48ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    48f0:	ea94 0f05 	teq	r4, r5
    48f4:	f000 80a7 	beq.w	4a46 <__adddf3+0x1da>
    48f8:	f1a4 0401 	sub.w	r4, r4, #1
    48fc:	f1d5 0e20 	rsbs	lr, r5, #32
    4900:	db0d      	blt.n	491e <__adddf3+0xb2>
    4902:	fa02 fc0e 	lsl.w	ip, r2, lr
    4906:	fa22 f205 	lsr.w	r2, r2, r5
    490a:	1880      	adds	r0, r0, r2
    490c:	f141 0100 	adc.w	r1, r1, #0
    4910:	fa03 f20e 	lsl.w	r2, r3, lr
    4914:	1880      	adds	r0, r0, r2
    4916:	fa43 f305 	asr.w	r3, r3, r5
    491a:	4159      	adcs	r1, r3
    491c:	e00e      	b.n	493c <__adddf3+0xd0>
    491e:	f1a5 0520 	sub.w	r5, r5, #32
    4922:	f10e 0e20 	add.w	lr, lr, #32
    4926:	2a01      	cmp	r2, #1
    4928:	fa03 fc0e 	lsl.w	ip, r3, lr
    492c:	bf28      	it	cs
    492e:	f04c 0c02 	orrcs.w	ip, ip, #2
    4932:	fa43 f305 	asr.w	r3, r3, r5
    4936:	18c0      	adds	r0, r0, r3
    4938:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    493c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4940:	d507      	bpl.n	4952 <__adddf3+0xe6>
    4942:	f04f 0e00 	mov.w	lr, #0
    4946:	f1dc 0c00 	rsbs	ip, ip, #0
    494a:	eb7e 0000 	sbcs.w	r0, lr, r0
    494e:	eb6e 0101 	sbc.w	r1, lr, r1
    4952:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    4956:	d31b      	bcc.n	4990 <__adddf3+0x124>
    4958:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    495c:	d30c      	bcc.n	4978 <__adddf3+0x10c>
    495e:	0849      	lsrs	r1, r1, #1
    4960:	ea5f 0030 	movs.w	r0, r0, rrx
    4964:	ea4f 0c3c 	mov.w	ip, ip, rrx
    4968:	f104 0401 	add.w	r4, r4, #1
    496c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    4970:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    4974:	f080 809a 	bcs.w	4aac <__adddf3+0x240>
    4978:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    497c:	bf08      	it	eq
    497e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4982:	f150 0000 	adcs.w	r0, r0, #0
    4986:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    498a:	ea41 0105 	orr.w	r1, r1, r5
    498e:	bd30      	pop	{r4, r5, pc}
    4990:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    4994:	4140      	adcs	r0, r0
    4996:	eb41 0101 	adc.w	r1, r1, r1
    499a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    499e:	f1a4 0401 	sub.w	r4, r4, #1
    49a2:	d1e9      	bne.n	4978 <__adddf3+0x10c>
    49a4:	f091 0f00 	teq	r1, #0
    49a8:	bf04      	itt	eq
    49aa:	4601      	moveq	r1, r0
    49ac:	2000      	moveq	r0, #0
    49ae:	fab1 f381 	clz	r3, r1
    49b2:	bf08      	it	eq
    49b4:	3320      	addeq	r3, #32
    49b6:	f1a3 030b 	sub.w	r3, r3, #11
    49ba:	f1b3 0220 	subs.w	r2, r3, #32
    49be:	da0c      	bge.n	49da <__adddf3+0x16e>
    49c0:	320c      	adds	r2, #12
    49c2:	dd08      	ble.n	49d6 <__adddf3+0x16a>
    49c4:	f102 0c14 	add.w	ip, r2, #20
    49c8:	f1c2 020c 	rsb	r2, r2, #12
    49cc:	fa01 f00c 	lsl.w	r0, r1, ip
    49d0:	fa21 f102 	lsr.w	r1, r1, r2
    49d4:	e00c      	b.n	49f0 <__adddf3+0x184>
    49d6:	f102 0214 	add.w	r2, r2, #20
    49da:	bfd8      	it	le
    49dc:	f1c2 0c20 	rsble	ip, r2, #32
    49e0:	fa01 f102 	lsl.w	r1, r1, r2
    49e4:	fa20 fc0c 	lsr.w	ip, r0, ip
    49e8:	bfdc      	itt	le
    49ea:	ea41 010c 	orrle.w	r1, r1, ip
    49ee:	4090      	lslle	r0, r2
    49f0:	1ae4      	subs	r4, r4, r3
    49f2:	bfa2      	ittt	ge
    49f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    49f8:	4329      	orrge	r1, r5
    49fa:	bd30      	popge	{r4, r5, pc}
    49fc:	ea6f 0404 	mvn.w	r4, r4
    4a00:	3c1f      	subs	r4, #31
    4a02:	da1c      	bge.n	4a3e <__adddf3+0x1d2>
    4a04:	340c      	adds	r4, #12
    4a06:	dc0e      	bgt.n	4a26 <__adddf3+0x1ba>
    4a08:	f104 0414 	add.w	r4, r4, #20
    4a0c:	f1c4 0220 	rsb	r2, r4, #32
    4a10:	fa20 f004 	lsr.w	r0, r0, r4
    4a14:	fa01 f302 	lsl.w	r3, r1, r2
    4a18:	ea40 0003 	orr.w	r0, r0, r3
    4a1c:	fa21 f304 	lsr.w	r3, r1, r4
    4a20:	ea45 0103 	orr.w	r1, r5, r3
    4a24:	bd30      	pop	{r4, r5, pc}
    4a26:	f1c4 040c 	rsb	r4, r4, #12
    4a2a:	f1c4 0220 	rsb	r2, r4, #32
    4a2e:	fa20 f002 	lsr.w	r0, r0, r2
    4a32:	fa01 f304 	lsl.w	r3, r1, r4
    4a36:	ea40 0003 	orr.w	r0, r0, r3
    4a3a:	4629      	mov	r1, r5
    4a3c:	bd30      	pop	{r4, r5, pc}
    4a3e:	fa21 f004 	lsr.w	r0, r1, r4
    4a42:	4629      	mov	r1, r5
    4a44:	bd30      	pop	{r4, r5, pc}
    4a46:	f094 0f00 	teq	r4, #0
    4a4a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    4a4e:	bf06      	itte	eq
    4a50:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    4a54:	3401      	addeq	r4, #1
    4a56:	3d01      	subne	r5, #1
    4a58:	e74e      	b.n	48f8 <__adddf3+0x8c>
    4a5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    4a5e:	bf18      	it	ne
    4a60:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    4a64:	d029      	beq.n	4aba <__adddf3+0x24e>
    4a66:	ea94 0f05 	teq	r4, r5
    4a6a:	bf08      	it	eq
    4a6c:	ea90 0f02 	teqeq	r0, r2
    4a70:	d005      	beq.n	4a7e <__adddf3+0x212>
    4a72:	ea54 0c00 	orrs.w	ip, r4, r0
    4a76:	bf04      	itt	eq
    4a78:	4619      	moveq	r1, r3
    4a7a:	4610      	moveq	r0, r2
    4a7c:	bd30      	pop	{r4, r5, pc}
    4a7e:	ea91 0f03 	teq	r1, r3
    4a82:	bf1e      	ittt	ne
    4a84:	2100      	movne	r1, #0
    4a86:	2000      	movne	r0, #0
    4a88:	bd30      	popne	{r4, r5, pc}
    4a8a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    4a8e:	d105      	bne.n	4a9c <__adddf3+0x230>
    4a90:	0040      	lsls	r0, r0, #1
    4a92:	4149      	adcs	r1, r1
    4a94:	bf28      	it	cs
    4a96:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    4a9a:	bd30      	pop	{r4, r5, pc}
    4a9c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    4aa0:	bf3c      	itt	cc
    4aa2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    4aa6:	bd30      	popcc	{r4, r5, pc}
    4aa8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4aac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    4ab0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4ab4:	f04f 0000 	mov.w	r0, #0
    4ab8:	bd30      	pop	{r4, r5, pc}
    4aba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    4abe:	bf1a      	itte	ne
    4ac0:	4619      	movne	r1, r3
    4ac2:	4610      	movne	r0, r2
    4ac4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    4ac8:	bf1c      	itt	ne
    4aca:	460b      	movne	r3, r1
    4acc:	4602      	movne	r2, r0
    4ace:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4ad2:	bf06      	itte	eq
    4ad4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    4ad8:	ea91 0f03 	teqeq	r1, r3
    4adc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    4ae0:	bd30      	pop	{r4, r5, pc}
    4ae2:	bf00      	nop

00004ae4 <__aeabi_ui2d>:
    4ae4:	f090 0f00 	teq	r0, #0
    4ae8:	bf04      	itt	eq
    4aea:	2100      	moveq	r1, #0
    4aec:	4770      	bxeq	lr
    4aee:	b530      	push	{r4, r5, lr}
    4af0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4af4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4af8:	f04f 0500 	mov.w	r5, #0
    4afc:	f04f 0100 	mov.w	r1, #0
    4b00:	e750      	b.n	49a4 <__adddf3+0x138>
    4b02:	bf00      	nop

00004b04 <__aeabi_i2d>:
    4b04:	f090 0f00 	teq	r0, #0
    4b08:	bf04      	itt	eq
    4b0a:	2100      	moveq	r1, #0
    4b0c:	4770      	bxeq	lr
    4b0e:	b530      	push	{r4, r5, lr}
    4b10:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4b14:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4b18:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    4b1c:	bf48      	it	mi
    4b1e:	4240      	negmi	r0, r0
    4b20:	f04f 0100 	mov.w	r1, #0
    4b24:	e73e      	b.n	49a4 <__adddf3+0x138>
    4b26:	bf00      	nop

00004b28 <__aeabi_f2d>:
    4b28:	0042      	lsls	r2, r0, #1
    4b2a:	ea4f 01e2 	mov.w	r1, r2, asr #3
    4b2e:	ea4f 0131 	mov.w	r1, r1, rrx
    4b32:	ea4f 7002 	mov.w	r0, r2, lsl #28
    4b36:	bf1f      	itttt	ne
    4b38:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    4b3c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4b40:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    4b44:	4770      	bxne	lr
    4b46:	f092 0f00 	teq	r2, #0
    4b4a:	bf14      	ite	ne
    4b4c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4b50:	4770      	bxeq	lr
    4b52:	b530      	push	{r4, r5, lr}
    4b54:	f44f 7460 	mov.w	r4, #896	; 0x380
    4b58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4b5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4b60:	e720      	b.n	49a4 <__adddf3+0x138>
    4b62:	bf00      	nop

00004b64 <__aeabi_ul2d>:
    4b64:	ea50 0201 	orrs.w	r2, r0, r1
    4b68:	bf08      	it	eq
    4b6a:	4770      	bxeq	lr
    4b6c:	b530      	push	{r4, r5, lr}
    4b6e:	f04f 0500 	mov.w	r5, #0
    4b72:	e00a      	b.n	4b8a <__aeabi_l2d+0x16>

00004b74 <__aeabi_l2d>:
    4b74:	ea50 0201 	orrs.w	r2, r0, r1
    4b78:	bf08      	it	eq
    4b7a:	4770      	bxeq	lr
    4b7c:	b530      	push	{r4, r5, lr}
    4b7e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    4b82:	d502      	bpl.n	4b8a <__aeabi_l2d+0x16>
    4b84:	4240      	negs	r0, r0
    4b86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4b8a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4b8e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    4b92:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    4b96:	f43f aedc 	beq.w	4952 <__adddf3+0xe6>
    4b9a:	f04f 0203 	mov.w	r2, #3
    4b9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    4ba2:	bf18      	it	ne
    4ba4:	3203      	addne	r2, #3
    4ba6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    4baa:	bf18      	it	ne
    4bac:	3203      	addne	r2, #3
    4bae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    4bb2:	f1c2 0320 	rsb	r3, r2, #32
    4bb6:	fa00 fc03 	lsl.w	ip, r0, r3
    4bba:	fa20 f002 	lsr.w	r0, r0, r2
    4bbe:	fa01 fe03 	lsl.w	lr, r1, r3
    4bc2:	ea40 000e 	orr.w	r0, r0, lr
    4bc6:	fa21 f102 	lsr.w	r1, r1, r2
    4bca:	4414      	add	r4, r2
    4bcc:	e6c1      	b.n	4952 <__adddf3+0xe6>
    4bce:	bf00      	nop

00004bd0 <__aeabi_dmul>:
    4bd0:	b570      	push	{r4, r5, r6, lr}
    4bd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4bd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4bda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4bde:	bf1d      	ittte	ne
    4be0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4be4:	ea94 0f0c 	teqne	r4, ip
    4be8:	ea95 0f0c 	teqne	r5, ip
    4bec:	f000 f8de 	bleq	4dac <__aeabi_dmul+0x1dc>
    4bf0:	442c      	add	r4, r5
    4bf2:	ea81 0603 	eor.w	r6, r1, r3
    4bf6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    4bfa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    4bfe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    4c02:	bf18      	it	ne
    4c04:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    4c08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4c0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    4c10:	d038      	beq.n	4c84 <__aeabi_dmul+0xb4>
    4c12:	fba0 ce02 	umull	ip, lr, r0, r2
    4c16:	f04f 0500 	mov.w	r5, #0
    4c1a:	fbe1 e502 	umlal	lr, r5, r1, r2
    4c1e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    4c22:	fbe0 e503 	umlal	lr, r5, r0, r3
    4c26:	f04f 0600 	mov.w	r6, #0
    4c2a:	fbe1 5603 	umlal	r5, r6, r1, r3
    4c2e:	f09c 0f00 	teq	ip, #0
    4c32:	bf18      	it	ne
    4c34:	f04e 0e01 	orrne.w	lr, lr, #1
    4c38:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    4c3c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    4c40:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    4c44:	d204      	bcs.n	4c50 <__aeabi_dmul+0x80>
    4c46:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    4c4a:	416d      	adcs	r5, r5
    4c4c:	eb46 0606 	adc.w	r6, r6, r6
    4c50:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    4c54:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    4c58:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    4c5c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    4c60:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    4c64:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    4c68:	bf88      	it	hi
    4c6a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4c6e:	d81e      	bhi.n	4cae <__aeabi_dmul+0xde>
    4c70:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    4c74:	bf08      	it	eq
    4c76:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    4c7a:	f150 0000 	adcs.w	r0, r0, #0
    4c7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4c82:	bd70      	pop	{r4, r5, r6, pc}
    4c84:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    4c88:	ea46 0101 	orr.w	r1, r6, r1
    4c8c:	ea40 0002 	orr.w	r0, r0, r2
    4c90:	ea81 0103 	eor.w	r1, r1, r3
    4c94:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    4c98:	bfc2      	ittt	gt
    4c9a:	ebd4 050c 	rsbsgt	r5, r4, ip
    4c9e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4ca2:	bd70      	popgt	{r4, r5, r6, pc}
    4ca4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4ca8:	f04f 0e00 	mov.w	lr, #0
    4cac:	3c01      	subs	r4, #1
    4cae:	f300 80ab 	bgt.w	4e08 <__aeabi_dmul+0x238>
    4cb2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    4cb6:	bfde      	ittt	le
    4cb8:	2000      	movle	r0, #0
    4cba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    4cbe:	bd70      	pople	{r4, r5, r6, pc}
    4cc0:	f1c4 0400 	rsb	r4, r4, #0
    4cc4:	3c20      	subs	r4, #32
    4cc6:	da35      	bge.n	4d34 <__aeabi_dmul+0x164>
    4cc8:	340c      	adds	r4, #12
    4cca:	dc1b      	bgt.n	4d04 <__aeabi_dmul+0x134>
    4ccc:	f104 0414 	add.w	r4, r4, #20
    4cd0:	f1c4 0520 	rsb	r5, r4, #32
    4cd4:	fa00 f305 	lsl.w	r3, r0, r5
    4cd8:	fa20 f004 	lsr.w	r0, r0, r4
    4cdc:	fa01 f205 	lsl.w	r2, r1, r5
    4ce0:	ea40 0002 	orr.w	r0, r0, r2
    4ce4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    4ce8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4cec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4cf0:	fa21 f604 	lsr.w	r6, r1, r4
    4cf4:	eb42 0106 	adc.w	r1, r2, r6
    4cf8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4cfc:	bf08      	it	eq
    4cfe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4d02:	bd70      	pop	{r4, r5, r6, pc}
    4d04:	f1c4 040c 	rsb	r4, r4, #12
    4d08:	f1c4 0520 	rsb	r5, r4, #32
    4d0c:	fa00 f304 	lsl.w	r3, r0, r4
    4d10:	fa20 f005 	lsr.w	r0, r0, r5
    4d14:	fa01 f204 	lsl.w	r2, r1, r4
    4d18:	ea40 0002 	orr.w	r0, r0, r2
    4d1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4d20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4d24:	f141 0100 	adc.w	r1, r1, #0
    4d28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4d2c:	bf08      	it	eq
    4d2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4d32:	bd70      	pop	{r4, r5, r6, pc}
    4d34:	f1c4 0520 	rsb	r5, r4, #32
    4d38:	fa00 f205 	lsl.w	r2, r0, r5
    4d3c:	ea4e 0e02 	orr.w	lr, lr, r2
    4d40:	fa20 f304 	lsr.w	r3, r0, r4
    4d44:	fa01 f205 	lsl.w	r2, r1, r5
    4d48:	ea43 0302 	orr.w	r3, r3, r2
    4d4c:	fa21 f004 	lsr.w	r0, r1, r4
    4d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4d54:	fa21 f204 	lsr.w	r2, r1, r4
    4d58:	ea20 0002 	bic.w	r0, r0, r2
    4d5c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    4d60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4d64:	bf08      	it	eq
    4d66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4d6a:	bd70      	pop	{r4, r5, r6, pc}
    4d6c:	f094 0f00 	teq	r4, #0
    4d70:	d10f      	bne.n	4d92 <__aeabi_dmul+0x1c2>
    4d72:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    4d76:	0040      	lsls	r0, r0, #1
    4d78:	eb41 0101 	adc.w	r1, r1, r1
    4d7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4d80:	bf08      	it	eq
    4d82:	3c01      	subeq	r4, #1
    4d84:	d0f7      	beq.n	4d76 <__aeabi_dmul+0x1a6>
    4d86:	ea41 0106 	orr.w	r1, r1, r6
    4d8a:	f095 0f00 	teq	r5, #0
    4d8e:	bf18      	it	ne
    4d90:	4770      	bxne	lr
    4d92:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    4d96:	0052      	lsls	r2, r2, #1
    4d98:	eb43 0303 	adc.w	r3, r3, r3
    4d9c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    4da0:	bf08      	it	eq
    4da2:	3d01      	subeq	r5, #1
    4da4:	d0f7      	beq.n	4d96 <__aeabi_dmul+0x1c6>
    4da6:	ea43 0306 	orr.w	r3, r3, r6
    4daa:	4770      	bx	lr
    4dac:	ea94 0f0c 	teq	r4, ip
    4db0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4db4:	bf18      	it	ne
    4db6:	ea95 0f0c 	teqne	r5, ip
    4dba:	d00c      	beq.n	4dd6 <__aeabi_dmul+0x206>
    4dbc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4dc0:	bf18      	it	ne
    4dc2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4dc6:	d1d1      	bne.n	4d6c <__aeabi_dmul+0x19c>
    4dc8:	ea81 0103 	eor.w	r1, r1, r3
    4dcc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4dd0:	f04f 0000 	mov.w	r0, #0
    4dd4:	bd70      	pop	{r4, r5, r6, pc}
    4dd6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4dda:	bf06      	itte	eq
    4ddc:	4610      	moveq	r0, r2
    4dde:	4619      	moveq	r1, r3
    4de0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4de4:	d019      	beq.n	4e1a <__aeabi_dmul+0x24a>
    4de6:	ea94 0f0c 	teq	r4, ip
    4dea:	d102      	bne.n	4df2 <__aeabi_dmul+0x222>
    4dec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    4df0:	d113      	bne.n	4e1a <__aeabi_dmul+0x24a>
    4df2:	ea95 0f0c 	teq	r5, ip
    4df6:	d105      	bne.n	4e04 <__aeabi_dmul+0x234>
    4df8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    4dfc:	bf1c      	itt	ne
    4dfe:	4610      	movne	r0, r2
    4e00:	4619      	movne	r1, r3
    4e02:	d10a      	bne.n	4e1a <__aeabi_dmul+0x24a>
    4e04:	ea81 0103 	eor.w	r1, r1, r3
    4e08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4e0c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4e10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4e14:	f04f 0000 	mov.w	r0, #0
    4e18:	bd70      	pop	{r4, r5, r6, pc}
    4e1a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4e1e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    4e22:	bd70      	pop	{r4, r5, r6, pc}

00004e24 <__aeabi_ddiv>:
    4e24:	b570      	push	{r4, r5, r6, lr}
    4e26:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4e2a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4e2e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4e32:	bf1d      	ittte	ne
    4e34:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    4e38:	ea94 0f0c 	teqne	r4, ip
    4e3c:	ea95 0f0c 	teqne	r5, ip
    4e40:	f000 f8a7 	bleq	4f92 <__aeabi_ddiv+0x16e>
    4e44:	eba4 0405 	sub.w	r4, r4, r5
    4e48:	ea81 0e03 	eor.w	lr, r1, r3
    4e4c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4e50:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4e54:	f000 8088 	beq.w	4f68 <__aeabi_ddiv+0x144>
    4e58:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4e5c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    4e60:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    4e64:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    4e68:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4e6c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    4e70:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    4e74:	ea4f 2600 	mov.w	r6, r0, lsl #8
    4e78:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    4e7c:	429d      	cmp	r5, r3
    4e7e:	bf08      	it	eq
    4e80:	4296      	cmpeq	r6, r2
    4e82:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    4e86:	f504 7440 	add.w	r4, r4, #768	; 0x300
    4e8a:	d202      	bcs.n	4e92 <__aeabi_ddiv+0x6e>
    4e8c:	085b      	lsrs	r3, r3, #1
    4e8e:	ea4f 0232 	mov.w	r2, r2, rrx
    4e92:	1ab6      	subs	r6, r6, r2
    4e94:	eb65 0503 	sbc.w	r5, r5, r3
    4e98:	085b      	lsrs	r3, r3, #1
    4e9a:	ea4f 0232 	mov.w	r2, r2, rrx
    4e9e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    4ea2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    4ea6:	ebb6 0e02 	subs.w	lr, r6, r2
    4eaa:	eb75 0e03 	sbcs.w	lr, r5, r3
    4eae:	bf22      	ittt	cs
    4eb0:	1ab6      	subcs	r6, r6, r2
    4eb2:	4675      	movcs	r5, lr
    4eb4:	ea40 000c 	orrcs.w	r0, r0, ip
    4eb8:	085b      	lsrs	r3, r3, #1
    4eba:	ea4f 0232 	mov.w	r2, r2, rrx
    4ebe:	ebb6 0e02 	subs.w	lr, r6, r2
    4ec2:	eb75 0e03 	sbcs.w	lr, r5, r3
    4ec6:	bf22      	ittt	cs
    4ec8:	1ab6      	subcs	r6, r6, r2
    4eca:	4675      	movcs	r5, lr
    4ecc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4ed0:	085b      	lsrs	r3, r3, #1
    4ed2:	ea4f 0232 	mov.w	r2, r2, rrx
    4ed6:	ebb6 0e02 	subs.w	lr, r6, r2
    4eda:	eb75 0e03 	sbcs.w	lr, r5, r3
    4ede:	bf22      	ittt	cs
    4ee0:	1ab6      	subcs	r6, r6, r2
    4ee2:	4675      	movcs	r5, lr
    4ee4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4ee8:	085b      	lsrs	r3, r3, #1
    4eea:	ea4f 0232 	mov.w	r2, r2, rrx
    4eee:	ebb6 0e02 	subs.w	lr, r6, r2
    4ef2:	eb75 0e03 	sbcs.w	lr, r5, r3
    4ef6:	bf22      	ittt	cs
    4ef8:	1ab6      	subcs	r6, r6, r2
    4efa:	4675      	movcs	r5, lr
    4efc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4f00:	ea55 0e06 	orrs.w	lr, r5, r6
    4f04:	d018      	beq.n	4f38 <__aeabi_ddiv+0x114>
    4f06:	ea4f 1505 	mov.w	r5, r5, lsl #4
    4f0a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    4f0e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    4f12:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4f16:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    4f1a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    4f1e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    4f22:	d1c0      	bne.n	4ea6 <__aeabi_ddiv+0x82>
    4f24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4f28:	d10b      	bne.n	4f42 <__aeabi_ddiv+0x11e>
    4f2a:	ea41 0100 	orr.w	r1, r1, r0
    4f2e:	f04f 0000 	mov.w	r0, #0
    4f32:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    4f36:	e7b6      	b.n	4ea6 <__aeabi_ddiv+0x82>
    4f38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4f3c:	bf04      	itt	eq
    4f3e:	4301      	orreq	r1, r0
    4f40:	2000      	moveq	r0, #0
    4f42:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    4f46:	bf88      	it	hi
    4f48:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4f4c:	f63f aeaf 	bhi.w	4cae <__aeabi_dmul+0xde>
    4f50:	ebb5 0c03 	subs.w	ip, r5, r3
    4f54:	bf04      	itt	eq
    4f56:	ebb6 0c02 	subseq.w	ip, r6, r2
    4f5a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4f5e:	f150 0000 	adcs.w	r0, r0, #0
    4f62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4f66:	bd70      	pop	{r4, r5, r6, pc}
    4f68:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    4f6c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4f70:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4f74:	bfc2      	ittt	gt
    4f76:	ebd4 050c 	rsbsgt	r5, r4, ip
    4f7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4f7e:	bd70      	popgt	{r4, r5, r6, pc}
    4f80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4f84:	f04f 0e00 	mov.w	lr, #0
    4f88:	3c01      	subs	r4, #1
    4f8a:	e690      	b.n	4cae <__aeabi_dmul+0xde>
    4f8c:	ea45 0e06 	orr.w	lr, r5, r6
    4f90:	e68d      	b.n	4cae <__aeabi_dmul+0xde>
    4f92:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    4f96:	ea94 0f0c 	teq	r4, ip
    4f9a:	bf08      	it	eq
    4f9c:	ea95 0f0c 	teqeq	r5, ip
    4fa0:	f43f af3b 	beq.w	4e1a <__aeabi_dmul+0x24a>
    4fa4:	ea94 0f0c 	teq	r4, ip
    4fa8:	d10a      	bne.n	4fc0 <__aeabi_ddiv+0x19c>
    4faa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    4fae:	f47f af34 	bne.w	4e1a <__aeabi_dmul+0x24a>
    4fb2:	ea95 0f0c 	teq	r5, ip
    4fb6:	f47f af25 	bne.w	4e04 <__aeabi_dmul+0x234>
    4fba:	4610      	mov	r0, r2
    4fbc:	4619      	mov	r1, r3
    4fbe:	e72c      	b.n	4e1a <__aeabi_dmul+0x24a>
    4fc0:	ea95 0f0c 	teq	r5, ip
    4fc4:	d106      	bne.n	4fd4 <__aeabi_ddiv+0x1b0>
    4fc6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4fca:	f43f aefd 	beq.w	4dc8 <__aeabi_dmul+0x1f8>
    4fce:	4610      	mov	r0, r2
    4fd0:	4619      	mov	r1, r3
    4fd2:	e722      	b.n	4e1a <__aeabi_dmul+0x24a>
    4fd4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    4fd8:	bf18      	it	ne
    4fda:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    4fde:	f47f aec5 	bne.w	4d6c <__aeabi_dmul+0x19c>
    4fe2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    4fe6:	f47f af0d 	bne.w	4e04 <__aeabi_dmul+0x234>
    4fea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    4fee:	f47f aeeb 	bne.w	4dc8 <__aeabi_dmul+0x1f8>
    4ff2:	e712      	b.n	4e1a <__aeabi_dmul+0x24a>

00004ff4 <__gedf2>:
    4ff4:	f04f 3cff 	mov.w	ip, #4294967295
    4ff8:	e006      	b.n	5008 <__cmpdf2+0x4>
    4ffa:	bf00      	nop

00004ffc <__ledf2>:
    4ffc:	f04f 0c01 	mov.w	ip, #1
    5000:	e002      	b.n	5008 <__cmpdf2+0x4>
    5002:	bf00      	nop

00005004 <__cmpdf2>:
    5004:	f04f 0c01 	mov.w	ip, #1
    5008:	f84d cd04 	str.w	ip, [sp, #-4]!
    500c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    5010:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5014:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    5018:	bf18      	it	ne
    501a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    501e:	d01b      	beq.n	5058 <__cmpdf2+0x54>
    5020:	b001      	add	sp, #4
    5022:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    5026:	bf0c      	ite	eq
    5028:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    502c:	ea91 0f03 	teqne	r1, r3
    5030:	bf02      	ittt	eq
    5032:	ea90 0f02 	teqeq	r0, r2
    5036:	2000      	moveq	r0, #0
    5038:	4770      	bxeq	lr
    503a:	f110 0f00 	cmn.w	r0, #0
    503e:	ea91 0f03 	teq	r1, r3
    5042:	bf58      	it	pl
    5044:	4299      	cmppl	r1, r3
    5046:	bf08      	it	eq
    5048:	4290      	cmpeq	r0, r2
    504a:	bf2c      	ite	cs
    504c:	17d8      	asrcs	r0, r3, #31
    504e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    5052:	f040 0001 	orr.w	r0, r0, #1
    5056:	4770      	bx	lr
    5058:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    505c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5060:	d102      	bne.n	5068 <__cmpdf2+0x64>
    5062:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    5066:	d107      	bne.n	5078 <__cmpdf2+0x74>
    5068:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    506c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    5070:	d1d6      	bne.n	5020 <__cmpdf2+0x1c>
    5072:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    5076:	d0d3      	beq.n	5020 <__cmpdf2+0x1c>
    5078:	f85d 0b04 	ldr.w	r0, [sp], #4
    507c:	4770      	bx	lr
    507e:	bf00      	nop

00005080 <__aeabi_cdrcmple>:
    5080:	4684      	mov	ip, r0
    5082:	4610      	mov	r0, r2
    5084:	4662      	mov	r2, ip
    5086:	468c      	mov	ip, r1
    5088:	4619      	mov	r1, r3
    508a:	4663      	mov	r3, ip
    508c:	e000      	b.n	5090 <__aeabi_cdcmpeq>
    508e:	bf00      	nop

00005090 <__aeabi_cdcmpeq>:
    5090:	b501      	push	{r0, lr}
    5092:	f7ff ffb7 	bl	5004 <__cmpdf2>
    5096:	2800      	cmp	r0, #0
    5098:	bf48      	it	mi
    509a:	f110 0f00 	cmnmi.w	r0, #0
    509e:	bd01      	pop	{r0, pc}

000050a0 <__aeabi_dcmpeq>:
    50a0:	f84d ed08 	str.w	lr, [sp, #-8]!
    50a4:	f7ff fff4 	bl	5090 <__aeabi_cdcmpeq>
    50a8:	bf0c      	ite	eq
    50aa:	2001      	moveq	r0, #1
    50ac:	2000      	movne	r0, #0
    50ae:	f85d fb08 	ldr.w	pc, [sp], #8
    50b2:	bf00      	nop

000050b4 <__aeabi_dcmplt>:
    50b4:	f84d ed08 	str.w	lr, [sp, #-8]!
    50b8:	f7ff ffea 	bl	5090 <__aeabi_cdcmpeq>
    50bc:	bf34      	ite	cc
    50be:	2001      	movcc	r0, #1
    50c0:	2000      	movcs	r0, #0
    50c2:	f85d fb08 	ldr.w	pc, [sp], #8
    50c6:	bf00      	nop

000050c8 <__aeabi_dcmple>:
    50c8:	f84d ed08 	str.w	lr, [sp, #-8]!
    50cc:	f7ff ffe0 	bl	5090 <__aeabi_cdcmpeq>
    50d0:	bf94      	ite	ls
    50d2:	2001      	movls	r0, #1
    50d4:	2000      	movhi	r0, #0
    50d6:	f85d fb08 	ldr.w	pc, [sp], #8
    50da:	bf00      	nop

000050dc <__aeabi_dcmpge>:
    50dc:	f84d ed08 	str.w	lr, [sp, #-8]!
    50e0:	f7ff ffce 	bl	5080 <__aeabi_cdrcmple>
    50e4:	bf94      	ite	ls
    50e6:	2001      	movls	r0, #1
    50e8:	2000      	movhi	r0, #0
    50ea:	f85d fb08 	ldr.w	pc, [sp], #8
    50ee:	bf00      	nop

000050f0 <__aeabi_dcmpgt>:
    50f0:	f84d ed08 	str.w	lr, [sp, #-8]!
    50f4:	f7ff ffc4 	bl	5080 <__aeabi_cdrcmple>
    50f8:	bf34      	ite	cc
    50fa:	2001      	movcc	r0, #1
    50fc:	2000      	movcs	r0, #0
    50fe:	f85d fb08 	ldr.w	pc, [sp], #8
    5102:	bf00      	nop

00005104 <__aeabi_d2uiz>:
    5104:	004a      	lsls	r2, r1, #1
    5106:	d211      	bcs.n	512c <__aeabi_d2uiz+0x28>
    5108:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    510c:	d211      	bcs.n	5132 <__aeabi_d2uiz+0x2e>
    510e:	d50d      	bpl.n	512c <__aeabi_d2uiz+0x28>
    5110:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    5114:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    5118:	d40e      	bmi.n	5138 <__aeabi_d2uiz+0x34>
    511a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    511e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    5122:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    5126:	fa23 f002 	lsr.w	r0, r3, r2
    512a:	4770      	bx	lr
    512c:	f04f 0000 	mov.w	r0, #0
    5130:	4770      	bx	lr
    5132:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    5136:	d102      	bne.n	513e <__aeabi_d2uiz+0x3a>
    5138:	f04f 30ff 	mov.w	r0, #4294967295
    513c:	4770      	bx	lr
    513e:	f04f 0000 	mov.w	r0, #0
    5142:	4770      	bx	lr

00005144 <__aeabi_d2f>:
    5144:	ea4f 0241 	mov.w	r2, r1, lsl #1
    5148:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    514c:	bf24      	itt	cs
    514e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    5152:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    5156:	d90d      	bls.n	5174 <__aeabi_d2f+0x30>
    5158:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    515c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    5160:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    5164:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    5168:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    516c:	bf08      	it	eq
    516e:	f020 0001 	biceq.w	r0, r0, #1
    5172:	4770      	bx	lr
    5174:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    5178:	d121      	bne.n	51be <__aeabi_d2f+0x7a>
    517a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    517e:	bfbc      	itt	lt
    5180:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    5184:	4770      	bxlt	lr
    5186:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    518a:	ea4f 5252 	mov.w	r2, r2, lsr #21
    518e:	f1c2 0218 	rsb	r2, r2, #24
    5192:	f1c2 0c20 	rsb	ip, r2, #32
    5196:	fa10 f30c 	lsls.w	r3, r0, ip
    519a:	fa20 f002 	lsr.w	r0, r0, r2
    519e:	bf18      	it	ne
    51a0:	f040 0001 	orrne.w	r0, r0, #1
    51a4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    51a8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    51ac:	fa03 fc0c 	lsl.w	ip, r3, ip
    51b0:	ea40 000c 	orr.w	r0, r0, ip
    51b4:	fa23 f302 	lsr.w	r3, r3, r2
    51b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    51bc:	e7cc      	b.n	5158 <__aeabi_d2f+0x14>
    51be:	ea7f 5362 	mvns.w	r3, r2, asr #21
    51c2:	d107      	bne.n	51d4 <__aeabi_d2f+0x90>
    51c4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    51c8:	bf1e      	ittt	ne
    51ca:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    51ce:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    51d2:	4770      	bxne	lr
    51d4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    51d8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    51dc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    51e0:	4770      	bx	lr
    51e2:	bf00      	nop

000051e4 <__aeabi_frsub>:
    51e4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    51e8:	e002      	b.n	51f0 <__addsf3>
    51ea:	bf00      	nop

000051ec <__aeabi_fsub>:
    51ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000051f0 <__addsf3>:
    51f0:	0042      	lsls	r2, r0, #1
    51f2:	bf1f      	itttt	ne
    51f4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    51f8:	ea92 0f03 	teqne	r2, r3
    51fc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    5200:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    5204:	d06a      	beq.n	52dc <__addsf3+0xec>
    5206:	ea4f 6212 	mov.w	r2, r2, lsr #24
    520a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    520e:	bfc1      	itttt	gt
    5210:	18d2      	addgt	r2, r2, r3
    5212:	4041      	eorgt	r1, r0
    5214:	4048      	eorgt	r0, r1
    5216:	4041      	eorgt	r1, r0
    5218:	bfb8      	it	lt
    521a:	425b      	neglt	r3, r3
    521c:	2b19      	cmp	r3, #25
    521e:	bf88      	it	hi
    5220:	4770      	bxhi	lr
    5222:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    5226:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    522a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    522e:	bf18      	it	ne
    5230:	4240      	negne	r0, r0
    5232:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    5236:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    523a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    523e:	bf18      	it	ne
    5240:	4249      	negne	r1, r1
    5242:	ea92 0f03 	teq	r2, r3
    5246:	d03f      	beq.n	52c8 <__addsf3+0xd8>
    5248:	f1a2 0201 	sub.w	r2, r2, #1
    524c:	fa41 fc03 	asr.w	ip, r1, r3
    5250:	eb10 000c 	adds.w	r0, r0, ip
    5254:	f1c3 0320 	rsb	r3, r3, #32
    5258:	fa01 f103 	lsl.w	r1, r1, r3
    525c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    5260:	d502      	bpl.n	5268 <__addsf3+0x78>
    5262:	4249      	negs	r1, r1
    5264:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    5268:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    526c:	d313      	bcc.n	5296 <__addsf3+0xa6>
    526e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    5272:	d306      	bcc.n	5282 <__addsf3+0x92>
    5274:	0840      	lsrs	r0, r0, #1
    5276:	ea4f 0131 	mov.w	r1, r1, rrx
    527a:	f102 0201 	add.w	r2, r2, #1
    527e:	2afe      	cmp	r2, #254	; 0xfe
    5280:	d251      	bcs.n	5326 <__addsf3+0x136>
    5282:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    5286:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    528a:	bf08      	it	eq
    528c:	f020 0001 	biceq.w	r0, r0, #1
    5290:	ea40 0003 	orr.w	r0, r0, r3
    5294:	4770      	bx	lr
    5296:	0049      	lsls	r1, r1, #1
    5298:	eb40 0000 	adc.w	r0, r0, r0
    529c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    52a0:	f1a2 0201 	sub.w	r2, r2, #1
    52a4:	d1ed      	bne.n	5282 <__addsf3+0x92>
    52a6:	fab0 fc80 	clz	ip, r0
    52aa:	f1ac 0c08 	sub.w	ip, ip, #8
    52ae:	ebb2 020c 	subs.w	r2, r2, ip
    52b2:	fa00 f00c 	lsl.w	r0, r0, ip
    52b6:	bfaa      	itet	ge
    52b8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    52bc:	4252      	neglt	r2, r2
    52be:	4318      	orrge	r0, r3
    52c0:	bfbc      	itt	lt
    52c2:	40d0      	lsrlt	r0, r2
    52c4:	4318      	orrlt	r0, r3
    52c6:	4770      	bx	lr
    52c8:	f092 0f00 	teq	r2, #0
    52cc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    52d0:	bf06      	itte	eq
    52d2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    52d6:	3201      	addeq	r2, #1
    52d8:	3b01      	subne	r3, #1
    52da:	e7b5      	b.n	5248 <__addsf3+0x58>
    52dc:	ea4f 0341 	mov.w	r3, r1, lsl #1
    52e0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    52e4:	bf18      	it	ne
    52e6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    52ea:	d021      	beq.n	5330 <__addsf3+0x140>
    52ec:	ea92 0f03 	teq	r2, r3
    52f0:	d004      	beq.n	52fc <__addsf3+0x10c>
    52f2:	f092 0f00 	teq	r2, #0
    52f6:	bf08      	it	eq
    52f8:	4608      	moveq	r0, r1
    52fa:	4770      	bx	lr
    52fc:	ea90 0f01 	teq	r0, r1
    5300:	bf1c      	itt	ne
    5302:	2000      	movne	r0, #0
    5304:	4770      	bxne	lr
    5306:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    530a:	d104      	bne.n	5316 <__addsf3+0x126>
    530c:	0040      	lsls	r0, r0, #1
    530e:	bf28      	it	cs
    5310:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    5314:	4770      	bx	lr
    5316:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    531a:	bf3c      	itt	cc
    531c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    5320:	4770      	bxcc	lr
    5322:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    5326:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    532a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    532e:	4770      	bx	lr
    5330:	ea7f 6222 	mvns.w	r2, r2, asr #24
    5334:	bf16      	itet	ne
    5336:	4608      	movne	r0, r1
    5338:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    533c:	4601      	movne	r1, r0
    533e:	0242      	lsls	r2, r0, #9
    5340:	bf06      	itte	eq
    5342:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    5346:	ea90 0f01 	teqeq	r0, r1
    534a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    534e:	4770      	bx	lr

00005350 <__aeabi_ui2f>:
    5350:	f04f 0300 	mov.w	r3, #0
    5354:	e004      	b.n	5360 <__aeabi_i2f+0x8>
    5356:	bf00      	nop

00005358 <__aeabi_i2f>:
    5358:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    535c:	bf48      	it	mi
    535e:	4240      	negmi	r0, r0
    5360:	ea5f 0c00 	movs.w	ip, r0
    5364:	bf08      	it	eq
    5366:	4770      	bxeq	lr
    5368:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    536c:	4601      	mov	r1, r0
    536e:	f04f 0000 	mov.w	r0, #0
    5372:	e01c      	b.n	53ae <__aeabi_l2f+0x2a>

00005374 <__aeabi_ul2f>:
    5374:	ea50 0201 	orrs.w	r2, r0, r1
    5378:	bf08      	it	eq
    537a:	4770      	bxeq	lr
    537c:	f04f 0300 	mov.w	r3, #0
    5380:	e00a      	b.n	5398 <__aeabi_l2f+0x14>
    5382:	bf00      	nop

00005384 <__aeabi_l2f>:
    5384:	ea50 0201 	orrs.w	r2, r0, r1
    5388:	bf08      	it	eq
    538a:	4770      	bxeq	lr
    538c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    5390:	d502      	bpl.n	5398 <__aeabi_l2f+0x14>
    5392:	4240      	negs	r0, r0
    5394:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    5398:	ea5f 0c01 	movs.w	ip, r1
    539c:	bf02      	ittt	eq
    539e:	4684      	moveq	ip, r0
    53a0:	4601      	moveq	r1, r0
    53a2:	2000      	moveq	r0, #0
    53a4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    53a8:	bf08      	it	eq
    53aa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    53ae:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    53b2:	fabc f28c 	clz	r2, ip
    53b6:	3a08      	subs	r2, #8
    53b8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    53bc:	db10      	blt.n	53e0 <__aeabi_l2f+0x5c>
    53be:	fa01 fc02 	lsl.w	ip, r1, r2
    53c2:	4463      	add	r3, ip
    53c4:	fa00 fc02 	lsl.w	ip, r0, r2
    53c8:	f1c2 0220 	rsb	r2, r2, #32
    53cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    53d0:	fa20 f202 	lsr.w	r2, r0, r2
    53d4:	eb43 0002 	adc.w	r0, r3, r2
    53d8:	bf08      	it	eq
    53da:	f020 0001 	biceq.w	r0, r0, #1
    53de:	4770      	bx	lr
    53e0:	f102 0220 	add.w	r2, r2, #32
    53e4:	fa01 fc02 	lsl.w	ip, r1, r2
    53e8:	f1c2 0220 	rsb	r2, r2, #32
    53ec:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    53f0:	fa21 f202 	lsr.w	r2, r1, r2
    53f4:	eb43 0002 	adc.w	r0, r3, r2
    53f8:	bf08      	it	eq
    53fa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    53fe:	4770      	bx	lr

00005400 <__aeabi_fmul>:
    5400:	f04f 0cff 	mov.w	ip, #255	; 0xff
    5404:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    5408:	bf1e      	ittt	ne
    540a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    540e:	ea92 0f0c 	teqne	r2, ip
    5412:	ea93 0f0c 	teqne	r3, ip
    5416:	d06f      	beq.n	54f8 <__aeabi_fmul+0xf8>
    5418:	441a      	add	r2, r3
    541a:	ea80 0c01 	eor.w	ip, r0, r1
    541e:	0240      	lsls	r0, r0, #9
    5420:	bf18      	it	ne
    5422:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    5426:	d01e      	beq.n	5466 <__aeabi_fmul+0x66>
    5428:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    542c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    5430:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    5434:	fba0 3101 	umull	r3, r1, r0, r1
    5438:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    543c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    5440:	bf3e      	ittt	cc
    5442:	0049      	lslcc	r1, r1, #1
    5444:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    5448:	005b      	lslcc	r3, r3, #1
    544a:	ea40 0001 	orr.w	r0, r0, r1
    544e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    5452:	2afd      	cmp	r2, #253	; 0xfd
    5454:	d81d      	bhi.n	5492 <__aeabi_fmul+0x92>
    5456:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    545a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    545e:	bf08      	it	eq
    5460:	f020 0001 	biceq.w	r0, r0, #1
    5464:	4770      	bx	lr
    5466:	f090 0f00 	teq	r0, #0
    546a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    546e:	bf08      	it	eq
    5470:	0249      	lsleq	r1, r1, #9
    5472:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    5476:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    547a:	3a7f      	subs	r2, #127	; 0x7f
    547c:	bfc2      	ittt	gt
    547e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    5482:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    5486:	4770      	bxgt	lr
    5488:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    548c:	f04f 0300 	mov.w	r3, #0
    5490:	3a01      	subs	r2, #1
    5492:	dc5d      	bgt.n	5550 <__aeabi_fmul+0x150>
    5494:	f112 0f19 	cmn.w	r2, #25
    5498:	bfdc      	itt	le
    549a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    549e:	4770      	bxle	lr
    54a0:	f1c2 0200 	rsb	r2, r2, #0
    54a4:	0041      	lsls	r1, r0, #1
    54a6:	fa21 f102 	lsr.w	r1, r1, r2
    54aa:	f1c2 0220 	rsb	r2, r2, #32
    54ae:	fa00 fc02 	lsl.w	ip, r0, r2
    54b2:	ea5f 0031 	movs.w	r0, r1, rrx
    54b6:	f140 0000 	adc.w	r0, r0, #0
    54ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    54be:	bf08      	it	eq
    54c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    54c4:	4770      	bx	lr
    54c6:	f092 0f00 	teq	r2, #0
    54ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    54ce:	bf02      	ittt	eq
    54d0:	0040      	lsleq	r0, r0, #1
    54d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    54d6:	3a01      	subeq	r2, #1
    54d8:	d0f9      	beq.n	54ce <__aeabi_fmul+0xce>
    54da:	ea40 000c 	orr.w	r0, r0, ip
    54de:	f093 0f00 	teq	r3, #0
    54e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    54e6:	bf02      	ittt	eq
    54e8:	0049      	lsleq	r1, r1, #1
    54ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    54ee:	3b01      	subeq	r3, #1
    54f0:	d0f9      	beq.n	54e6 <__aeabi_fmul+0xe6>
    54f2:	ea41 010c 	orr.w	r1, r1, ip
    54f6:	e78f      	b.n	5418 <__aeabi_fmul+0x18>
    54f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    54fc:	ea92 0f0c 	teq	r2, ip
    5500:	bf18      	it	ne
    5502:	ea93 0f0c 	teqne	r3, ip
    5506:	d00a      	beq.n	551e <__aeabi_fmul+0x11e>
    5508:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    550c:	bf18      	it	ne
    550e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    5512:	d1d8      	bne.n	54c6 <__aeabi_fmul+0xc6>
    5514:	ea80 0001 	eor.w	r0, r0, r1
    5518:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    551c:	4770      	bx	lr
    551e:	f090 0f00 	teq	r0, #0
    5522:	bf17      	itett	ne
    5524:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    5528:	4608      	moveq	r0, r1
    552a:	f091 0f00 	teqne	r1, #0
    552e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    5532:	d014      	beq.n	555e <__aeabi_fmul+0x15e>
    5534:	ea92 0f0c 	teq	r2, ip
    5538:	d101      	bne.n	553e <__aeabi_fmul+0x13e>
    553a:	0242      	lsls	r2, r0, #9
    553c:	d10f      	bne.n	555e <__aeabi_fmul+0x15e>
    553e:	ea93 0f0c 	teq	r3, ip
    5542:	d103      	bne.n	554c <__aeabi_fmul+0x14c>
    5544:	024b      	lsls	r3, r1, #9
    5546:	bf18      	it	ne
    5548:	4608      	movne	r0, r1
    554a:	d108      	bne.n	555e <__aeabi_fmul+0x15e>
    554c:	ea80 0001 	eor.w	r0, r0, r1
    5550:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    5554:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    5558:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    555c:	4770      	bx	lr
    555e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    5562:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    5566:	4770      	bx	lr

00005568 <__aeabi_fdiv>:
    5568:	f04f 0cff 	mov.w	ip, #255	; 0xff
    556c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    5570:	bf1e      	ittt	ne
    5572:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    5576:	ea92 0f0c 	teqne	r2, ip
    557a:	ea93 0f0c 	teqne	r3, ip
    557e:	d069      	beq.n	5654 <__aeabi_fdiv+0xec>
    5580:	eba2 0203 	sub.w	r2, r2, r3
    5584:	ea80 0c01 	eor.w	ip, r0, r1
    5588:	0249      	lsls	r1, r1, #9
    558a:	ea4f 2040 	mov.w	r0, r0, lsl #9
    558e:	d037      	beq.n	5600 <__aeabi_fdiv+0x98>
    5590:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5594:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    5598:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    559c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    55a0:	428b      	cmp	r3, r1
    55a2:	bf38      	it	cc
    55a4:	005b      	lslcc	r3, r3, #1
    55a6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    55aa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    55ae:	428b      	cmp	r3, r1
    55b0:	bf24      	itt	cs
    55b2:	1a5b      	subcs	r3, r3, r1
    55b4:	ea40 000c 	orrcs.w	r0, r0, ip
    55b8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    55bc:	bf24      	itt	cs
    55be:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    55c2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    55c6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    55ca:	bf24      	itt	cs
    55cc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    55d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    55d4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    55d8:	bf24      	itt	cs
    55da:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    55de:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    55e2:	011b      	lsls	r3, r3, #4
    55e4:	bf18      	it	ne
    55e6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    55ea:	d1e0      	bne.n	55ae <__aeabi_fdiv+0x46>
    55ec:	2afd      	cmp	r2, #253	; 0xfd
    55ee:	f63f af50 	bhi.w	5492 <__aeabi_fmul+0x92>
    55f2:	428b      	cmp	r3, r1
    55f4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    55f8:	bf08      	it	eq
    55fa:	f020 0001 	biceq.w	r0, r0, #1
    55fe:	4770      	bx	lr
    5600:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    5604:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    5608:	327f      	adds	r2, #127	; 0x7f
    560a:	bfc2      	ittt	gt
    560c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    5610:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    5614:	4770      	bxgt	lr
    5616:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    561a:	f04f 0300 	mov.w	r3, #0
    561e:	3a01      	subs	r2, #1
    5620:	e737      	b.n	5492 <__aeabi_fmul+0x92>
    5622:	f092 0f00 	teq	r2, #0
    5626:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    562a:	bf02      	ittt	eq
    562c:	0040      	lsleq	r0, r0, #1
    562e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    5632:	3a01      	subeq	r2, #1
    5634:	d0f9      	beq.n	562a <__aeabi_fdiv+0xc2>
    5636:	ea40 000c 	orr.w	r0, r0, ip
    563a:	f093 0f00 	teq	r3, #0
    563e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    5642:	bf02      	ittt	eq
    5644:	0049      	lsleq	r1, r1, #1
    5646:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    564a:	3b01      	subeq	r3, #1
    564c:	d0f9      	beq.n	5642 <__aeabi_fdiv+0xda>
    564e:	ea41 010c 	orr.w	r1, r1, ip
    5652:	e795      	b.n	5580 <__aeabi_fdiv+0x18>
    5654:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    5658:	ea92 0f0c 	teq	r2, ip
    565c:	d108      	bne.n	5670 <__aeabi_fdiv+0x108>
    565e:	0242      	lsls	r2, r0, #9
    5660:	f47f af7d 	bne.w	555e <__aeabi_fmul+0x15e>
    5664:	ea93 0f0c 	teq	r3, ip
    5668:	f47f af70 	bne.w	554c <__aeabi_fmul+0x14c>
    566c:	4608      	mov	r0, r1
    566e:	e776      	b.n	555e <__aeabi_fmul+0x15e>
    5670:	ea93 0f0c 	teq	r3, ip
    5674:	d104      	bne.n	5680 <__aeabi_fdiv+0x118>
    5676:	024b      	lsls	r3, r1, #9
    5678:	f43f af4c 	beq.w	5514 <__aeabi_fmul+0x114>
    567c:	4608      	mov	r0, r1
    567e:	e76e      	b.n	555e <__aeabi_fmul+0x15e>
    5680:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    5684:	bf18      	it	ne
    5686:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    568a:	d1ca      	bne.n	5622 <__aeabi_fdiv+0xba>
    568c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    5690:	f47f af5c 	bne.w	554c <__aeabi_fmul+0x14c>
    5694:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    5698:	f47f af3c 	bne.w	5514 <__aeabi_fmul+0x114>
    569c:	e75f      	b.n	555e <__aeabi_fmul+0x15e>
    569e:	bf00      	nop

000056a0 <__gesf2>:
    56a0:	f04f 3cff 	mov.w	ip, #4294967295
    56a4:	e006      	b.n	56b4 <__cmpsf2+0x4>
    56a6:	bf00      	nop

000056a8 <__lesf2>:
    56a8:	f04f 0c01 	mov.w	ip, #1
    56ac:	e002      	b.n	56b4 <__cmpsf2+0x4>
    56ae:	bf00      	nop

000056b0 <__cmpsf2>:
    56b0:	f04f 0c01 	mov.w	ip, #1
    56b4:	f84d cd04 	str.w	ip, [sp, #-4]!
    56b8:	ea4f 0240 	mov.w	r2, r0, lsl #1
    56bc:	ea4f 0341 	mov.w	r3, r1, lsl #1
    56c0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    56c4:	bf18      	it	ne
    56c6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    56ca:	d011      	beq.n	56f0 <__cmpsf2+0x40>
    56cc:	b001      	add	sp, #4
    56ce:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    56d2:	bf18      	it	ne
    56d4:	ea90 0f01 	teqne	r0, r1
    56d8:	bf58      	it	pl
    56da:	ebb2 0003 	subspl.w	r0, r2, r3
    56de:	bf88      	it	hi
    56e0:	17c8      	asrhi	r0, r1, #31
    56e2:	bf38      	it	cc
    56e4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    56e8:	bf18      	it	ne
    56ea:	f040 0001 	orrne.w	r0, r0, #1
    56ee:	4770      	bx	lr
    56f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    56f4:	d102      	bne.n	56fc <__cmpsf2+0x4c>
    56f6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    56fa:	d105      	bne.n	5708 <__cmpsf2+0x58>
    56fc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    5700:	d1e4      	bne.n	56cc <__cmpsf2+0x1c>
    5702:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    5706:	d0e1      	beq.n	56cc <__cmpsf2+0x1c>
    5708:	f85d 0b04 	ldr.w	r0, [sp], #4
    570c:	4770      	bx	lr
    570e:	bf00      	nop

00005710 <__aeabi_cfrcmple>:
    5710:	4684      	mov	ip, r0
    5712:	4608      	mov	r0, r1
    5714:	4661      	mov	r1, ip
    5716:	e7ff      	b.n	5718 <__aeabi_cfcmpeq>

00005718 <__aeabi_cfcmpeq>:
    5718:	b50f      	push	{r0, r1, r2, r3, lr}
    571a:	f7ff ffc9 	bl	56b0 <__cmpsf2>
    571e:	2800      	cmp	r0, #0
    5720:	bf48      	it	mi
    5722:	f110 0f00 	cmnmi.w	r0, #0
    5726:	bd0f      	pop	{r0, r1, r2, r3, pc}

00005728 <__aeabi_fcmpeq>:
    5728:	f84d ed08 	str.w	lr, [sp, #-8]!
    572c:	f7ff fff4 	bl	5718 <__aeabi_cfcmpeq>
    5730:	bf0c      	ite	eq
    5732:	2001      	moveq	r0, #1
    5734:	2000      	movne	r0, #0
    5736:	f85d fb08 	ldr.w	pc, [sp], #8
    573a:	bf00      	nop

0000573c <__aeabi_fcmplt>:
    573c:	f84d ed08 	str.w	lr, [sp, #-8]!
    5740:	f7ff ffea 	bl	5718 <__aeabi_cfcmpeq>
    5744:	bf34      	ite	cc
    5746:	2001      	movcc	r0, #1
    5748:	2000      	movcs	r0, #0
    574a:	f85d fb08 	ldr.w	pc, [sp], #8
    574e:	bf00      	nop

00005750 <__aeabi_fcmple>:
    5750:	f84d ed08 	str.w	lr, [sp, #-8]!
    5754:	f7ff ffe0 	bl	5718 <__aeabi_cfcmpeq>
    5758:	bf94      	ite	ls
    575a:	2001      	movls	r0, #1
    575c:	2000      	movhi	r0, #0
    575e:	f85d fb08 	ldr.w	pc, [sp], #8
    5762:	bf00      	nop

00005764 <__aeabi_fcmpge>:
    5764:	f84d ed08 	str.w	lr, [sp, #-8]!
    5768:	f7ff ffd2 	bl	5710 <__aeabi_cfrcmple>
    576c:	bf94      	ite	ls
    576e:	2001      	movls	r0, #1
    5770:	2000      	movhi	r0, #0
    5772:	f85d fb08 	ldr.w	pc, [sp], #8
    5776:	bf00      	nop

00005778 <__aeabi_fcmpgt>:
    5778:	f84d ed08 	str.w	lr, [sp, #-8]!
    577c:	f7ff ffc8 	bl	5710 <__aeabi_cfrcmple>
    5780:	bf34      	ite	cc
    5782:	2001      	movcc	r0, #1
    5784:	2000      	movcs	r0, #0
    5786:	f85d fb08 	ldr.w	pc, [sp], #8
    578a:	bf00      	nop

0000578c <clock>:
    578c:	f240 0324 	movw	r3, #36	; 0x24
    5790:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5794:	b500      	push	{lr}
    5796:	b085      	sub	sp, #20
    5798:	4669      	mov	r1, sp
    579a:	6818      	ldr	r0, [r3, #0]
    579c:	f000 fbd0 	bl	5f40 <_times_r>
    57a0:	f1b0 3fff 	cmp.w	r0, #4294967295
    57a4:	d006      	beq.n	57b4 <clock+0x28>
    57a6:	9b00      	ldr	r3, [sp, #0]
    57a8:	9801      	ldr	r0, [sp, #4]
    57aa:	18c0      	adds	r0, r0, r3
    57ac:	9b02      	ldr	r3, [sp, #8]
    57ae:	18c0      	adds	r0, r0, r3
    57b0:	9b03      	ldr	r3, [sp, #12]
    57b2:	18c0      	adds	r0, r0, r3
    57b4:	b005      	add	sp, #20
    57b6:	bd00      	pop	{pc}

000057b8 <__errno>:
    57b8:	f240 0324 	movw	r3, #36	; 0x24
    57bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57c0:	6818      	ldr	r0, [r3, #0]
    57c2:	4770      	bx	lr

000057c4 <__libc_init_array>:
    57c4:	b570      	push	{r4, r5, r6, lr}
    57c6:	f64b 4670 	movw	r6, #48240	; 0xbc70
    57ca:	f64b 4570 	movw	r5, #48240	; 0xbc70
    57ce:	f2c0 0600 	movt	r6, #0
    57d2:	f2c0 0500 	movt	r5, #0
    57d6:	1b76      	subs	r6, r6, r5
    57d8:	10b6      	asrs	r6, r6, #2
    57da:	d006      	beq.n	57ea <__libc_init_array+0x26>
    57dc:	2400      	movs	r4, #0
    57de:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    57e2:	3401      	adds	r4, #1
    57e4:	4798      	blx	r3
    57e6:	42a6      	cmp	r6, r4
    57e8:	d8f9      	bhi.n	57de <__libc_init_array+0x1a>
    57ea:	f64b 4570 	movw	r5, #48240	; 0xbc70
    57ee:	f64b 4674 	movw	r6, #48244	; 0xbc74
    57f2:	f2c0 0500 	movt	r5, #0
    57f6:	f2c0 0600 	movt	r6, #0
    57fa:	1b76      	subs	r6, r6, r5
    57fc:	f006 fa2c 	bl	bc58 <_init>
    5800:	10b6      	asrs	r6, r6, #2
    5802:	d006      	beq.n	5812 <__libc_init_array+0x4e>
    5804:	2400      	movs	r4, #0
    5806:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    580a:	3401      	adds	r4, #1
    580c:	4798      	blx	r3
    580e:	42a6      	cmp	r6, r4
    5810:	d8f9      	bhi.n	5806 <__libc_init_array+0x42>
    5812:	bd70      	pop	{r4, r5, r6, pc}

00005814 <free>:
    5814:	f240 0324 	movw	r3, #36	; 0x24
    5818:	4601      	mov	r1, r0
    581a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    581e:	6818      	ldr	r0, [r3, #0]
    5820:	f003 ba86 	b.w	8d30 <_free_r>

00005824 <malloc>:
    5824:	f240 0324 	movw	r3, #36	; 0x24
    5828:	4601      	mov	r1, r0
    582a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    582e:	6818      	ldr	r0, [r3, #0]
    5830:	f000 b800 	b.w	5834 <_malloc_r>

00005834 <_malloc_r>:
    5834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5838:	f101 040b 	add.w	r4, r1, #11
    583c:	2c16      	cmp	r4, #22
    583e:	b083      	sub	sp, #12
    5840:	4606      	mov	r6, r0
    5842:	d82f      	bhi.n	58a4 <_malloc_r+0x70>
    5844:	2300      	movs	r3, #0
    5846:	2410      	movs	r4, #16
    5848:	428c      	cmp	r4, r1
    584a:	bf2c      	ite	cs
    584c:	4619      	movcs	r1, r3
    584e:	f043 0101 	orrcc.w	r1, r3, #1
    5852:	2900      	cmp	r1, #0
    5854:	d130      	bne.n	58b8 <_malloc_r+0x84>
    5856:	4630      	mov	r0, r6
    5858:	f000 fb28 	bl	5eac <__malloc_lock>
    585c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    5860:	d22e      	bcs.n	58c0 <_malloc_r+0x8c>
    5862:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    5866:	f240 1518 	movw	r5, #280	; 0x118
    586a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    586e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    5872:	68d3      	ldr	r3, [r2, #12]
    5874:	4293      	cmp	r3, r2
    5876:	f000 8206 	beq.w	5c86 <_malloc_r+0x452>
    587a:	685a      	ldr	r2, [r3, #4]
    587c:	f103 0508 	add.w	r5, r3, #8
    5880:	68d9      	ldr	r1, [r3, #12]
    5882:	4630      	mov	r0, r6
    5884:	f022 0c03 	bic.w	ip, r2, #3
    5888:	689a      	ldr	r2, [r3, #8]
    588a:	4463      	add	r3, ip
    588c:	685c      	ldr	r4, [r3, #4]
    588e:	608a      	str	r2, [r1, #8]
    5890:	f044 0401 	orr.w	r4, r4, #1
    5894:	60d1      	str	r1, [r2, #12]
    5896:	605c      	str	r4, [r3, #4]
    5898:	f000 fb0a 	bl	5eb0 <__malloc_unlock>
    589c:	4628      	mov	r0, r5
    589e:	b003      	add	sp, #12
    58a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    58a4:	f024 0407 	bic.w	r4, r4, #7
    58a8:	0fe3      	lsrs	r3, r4, #31
    58aa:	428c      	cmp	r4, r1
    58ac:	bf2c      	ite	cs
    58ae:	4619      	movcs	r1, r3
    58b0:	f043 0101 	orrcc.w	r1, r3, #1
    58b4:	2900      	cmp	r1, #0
    58b6:	d0ce      	beq.n	5856 <_malloc_r+0x22>
    58b8:	230c      	movs	r3, #12
    58ba:	2500      	movs	r5, #0
    58bc:	6033      	str	r3, [r6, #0]
    58be:	e7ed      	b.n	589c <_malloc_r+0x68>
    58c0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    58c4:	bf04      	itt	eq
    58c6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    58ca:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    58ce:	f040 8090 	bne.w	59f2 <_malloc_r+0x1be>
    58d2:	f240 1518 	movw	r5, #280	; 0x118
    58d6:	f2c2 0500 	movt	r5, #8192	; 0x2000
    58da:	1828      	adds	r0, r5, r0
    58dc:	68c3      	ldr	r3, [r0, #12]
    58de:	4298      	cmp	r0, r3
    58e0:	d106      	bne.n	58f0 <_malloc_r+0xbc>
    58e2:	e00d      	b.n	5900 <_malloc_r+0xcc>
    58e4:	2a00      	cmp	r2, #0
    58e6:	f280 816f 	bge.w	5bc8 <_malloc_r+0x394>
    58ea:	68db      	ldr	r3, [r3, #12]
    58ec:	4298      	cmp	r0, r3
    58ee:	d007      	beq.n	5900 <_malloc_r+0xcc>
    58f0:	6859      	ldr	r1, [r3, #4]
    58f2:	f021 0103 	bic.w	r1, r1, #3
    58f6:	1b0a      	subs	r2, r1, r4
    58f8:	2a0f      	cmp	r2, #15
    58fa:	ddf3      	ble.n	58e4 <_malloc_r+0xb0>
    58fc:	f10e 3eff 	add.w	lr, lr, #4294967295
    5900:	f10e 0e01 	add.w	lr, lr, #1
    5904:	f240 1718 	movw	r7, #280	; 0x118
    5908:	f2c2 0700 	movt	r7, #8192	; 0x2000
    590c:	f107 0108 	add.w	r1, r7, #8
    5910:	688b      	ldr	r3, [r1, #8]
    5912:	4299      	cmp	r1, r3
    5914:	bf08      	it	eq
    5916:	687a      	ldreq	r2, [r7, #4]
    5918:	d026      	beq.n	5968 <_malloc_r+0x134>
    591a:	685a      	ldr	r2, [r3, #4]
    591c:	f022 0c03 	bic.w	ip, r2, #3
    5920:	ebc4 020c 	rsb	r2, r4, ip
    5924:	2a0f      	cmp	r2, #15
    5926:	f300 8194 	bgt.w	5c52 <_malloc_r+0x41e>
    592a:	2a00      	cmp	r2, #0
    592c:	60c9      	str	r1, [r1, #12]
    592e:	6089      	str	r1, [r1, #8]
    5930:	f280 8099 	bge.w	5a66 <_malloc_r+0x232>
    5934:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    5938:	f080 8165 	bcs.w	5c06 <_malloc_r+0x3d2>
    593c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    5940:	f04f 0a01 	mov.w	sl, #1
    5944:	687a      	ldr	r2, [r7, #4]
    5946:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    594a:	ea4f 0cac 	mov.w	ip, ip, asr #2
    594e:	fa0a fc0c 	lsl.w	ip, sl, ip
    5952:	60d8      	str	r0, [r3, #12]
    5954:	f8d0 8008 	ldr.w	r8, [r0, #8]
    5958:	ea4c 0202 	orr.w	r2, ip, r2
    595c:	607a      	str	r2, [r7, #4]
    595e:	f8c3 8008 	str.w	r8, [r3, #8]
    5962:	f8c8 300c 	str.w	r3, [r8, #12]
    5966:	6083      	str	r3, [r0, #8]
    5968:	f04f 0c01 	mov.w	ip, #1
    596c:	ea4f 03ae 	mov.w	r3, lr, asr #2
    5970:	fa0c fc03 	lsl.w	ip, ip, r3
    5974:	4594      	cmp	ip, r2
    5976:	f200 8082 	bhi.w	5a7e <_malloc_r+0x24a>
    597a:	ea12 0f0c 	tst.w	r2, ip
    597e:	d108      	bne.n	5992 <_malloc_r+0x15e>
    5980:	f02e 0e03 	bic.w	lr, lr, #3
    5984:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5988:	f10e 0e04 	add.w	lr, lr, #4
    598c:	ea12 0f0c 	tst.w	r2, ip
    5990:	d0f8      	beq.n	5984 <_malloc_r+0x150>
    5992:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    5996:	46f2      	mov	sl, lr
    5998:	46c8      	mov	r8, r9
    599a:	f8d8 300c 	ldr.w	r3, [r8, #12]
    599e:	4598      	cmp	r8, r3
    59a0:	d107      	bne.n	59b2 <_malloc_r+0x17e>
    59a2:	e168      	b.n	5c76 <_malloc_r+0x442>
    59a4:	2a00      	cmp	r2, #0
    59a6:	f280 8178 	bge.w	5c9a <_malloc_r+0x466>
    59aa:	68db      	ldr	r3, [r3, #12]
    59ac:	4598      	cmp	r8, r3
    59ae:	f000 8162 	beq.w	5c76 <_malloc_r+0x442>
    59b2:	6858      	ldr	r0, [r3, #4]
    59b4:	f020 0003 	bic.w	r0, r0, #3
    59b8:	1b02      	subs	r2, r0, r4
    59ba:	2a0f      	cmp	r2, #15
    59bc:	ddf2      	ble.n	59a4 <_malloc_r+0x170>
    59be:	461d      	mov	r5, r3
    59c0:	191f      	adds	r7, r3, r4
    59c2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    59c6:	f044 0e01 	orr.w	lr, r4, #1
    59ca:	f855 4f08 	ldr.w	r4, [r5, #8]!
    59ce:	4630      	mov	r0, r6
    59d0:	50ba      	str	r2, [r7, r2]
    59d2:	f042 0201 	orr.w	r2, r2, #1
    59d6:	f8c3 e004 	str.w	lr, [r3, #4]
    59da:	f8cc 4008 	str.w	r4, [ip, #8]
    59de:	f8c4 c00c 	str.w	ip, [r4, #12]
    59e2:	608f      	str	r7, [r1, #8]
    59e4:	60cf      	str	r7, [r1, #12]
    59e6:	607a      	str	r2, [r7, #4]
    59e8:	60b9      	str	r1, [r7, #8]
    59ea:	60f9      	str	r1, [r7, #12]
    59ec:	f000 fa60 	bl	5eb0 <__malloc_unlock>
    59f0:	e754      	b.n	589c <_malloc_r+0x68>
    59f2:	f1be 0f04 	cmp.w	lr, #4
    59f6:	bf9e      	ittt	ls
    59f8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    59fc:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    5a00:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5a04:	f67f af65 	bls.w	58d2 <_malloc_r+0x9e>
    5a08:	f1be 0f14 	cmp.w	lr, #20
    5a0c:	bf9c      	itt	ls
    5a0e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    5a12:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5a16:	f67f af5c 	bls.w	58d2 <_malloc_r+0x9e>
    5a1a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    5a1e:	bf9e      	ittt	ls
    5a20:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    5a24:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    5a28:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5a2c:	f67f af51 	bls.w	58d2 <_malloc_r+0x9e>
    5a30:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    5a34:	bf9e      	ittt	ls
    5a36:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    5a3a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    5a3e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5a42:	f67f af46 	bls.w	58d2 <_malloc_r+0x9e>
    5a46:	f240 5354 	movw	r3, #1364	; 0x554
    5a4a:	459e      	cmp	lr, r3
    5a4c:	bf95      	itete	ls
    5a4e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    5a52:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    5a56:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    5a5a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    5a5e:	bf98      	it	ls
    5a60:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5a64:	e735      	b.n	58d2 <_malloc_r+0x9e>
    5a66:	eb03 020c 	add.w	r2, r3, ip
    5a6a:	f103 0508 	add.w	r5, r3, #8
    5a6e:	4630      	mov	r0, r6
    5a70:	6853      	ldr	r3, [r2, #4]
    5a72:	f043 0301 	orr.w	r3, r3, #1
    5a76:	6053      	str	r3, [r2, #4]
    5a78:	f000 fa1a 	bl	5eb0 <__malloc_unlock>
    5a7c:	e70e      	b.n	589c <_malloc_r+0x68>
    5a7e:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5a82:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5a86:	f023 0903 	bic.w	r9, r3, #3
    5a8a:	ebc4 0209 	rsb	r2, r4, r9
    5a8e:	454c      	cmp	r4, r9
    5a90:	bf94      	ite	ls
    5a92:	2300      	movls	r3, #0
    5a94:	2301      	movhi	r3, #1
    5a96:	2a0f      	cmp	r2, #15
    5a98:	bfd8      	it	le
    5a9a:	f043 0301 	orrle.w	r3, r3, #1
    5a9e:	2b00      	cmp	r3, #0
    5aa0:	f000 80a1 	beq.w	5be6 <_malloc_r+0x3b2>
    5aa4:	f240 5b40 	movw	fp, #1344	; 0x540
    5aa8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    5aac:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    5ab0:	f8db 3000 	ldr.w	r3, [fp]
    5ab4:	3310      	adds	r3, #16
    5ab6:	191b      	adds	r3, r3, r4
    5ab8:	f1b2 3fff 	cmp.w	r2, #4294967295
    5abc:	d006      	beq.n	5acc <_malloc_r+0x298>
    5abe:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    5ac2:	331f      	adds	r3, #31
    5ac4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    5ac8:	f023 031f 	bic.w	r3, r3, #31
    5acc:	4619      	mov	r1, r3
    5ace:	4630      	mov	r0, r6
    5ad0:	9301      	str	r3, [sp, #4]
    5ad2:	f000 fa21 	bl	5f18 <_sbrk_r>
    5ad6:	9b01      	ldr	r3, [sp, #4]
    5ad8:	f1b0 3fff 	cmp.w	r0, #4294967295
    5adc:	4682      	mov	sl, r0
    5ade:	f000 80f4 	beq.w	5cca <_malloc_r+0x496>
    5ae2:	eb08 0109 	add.w	r1, r8, r9
    5ae6:	4281      	cmp	r1, r0
    5ae8:	f200 80ec 	bhi.w	5cc4 <_malloc_r+0x490>
    5aec:	f8db 2004 	ldr.w	r2, [fp, #4]
    5af0:	189a      	adds	r2, r3, r2
    5af2:	4551      	cmp	r1, sl
    5af4:	f8cb 2004 	str.w	r2, [fp, #4]
    5af8:	f000 8145 	beq.w	5d86 <_malloc_r+0x552>
    5afc:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    5b00:	f240 1018 	movw	r0, #280	; 0x118
    5b04:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5b08:	f1b5 3fff 	cmp.w	r5, #4294967295
    5b0c:	bf08      	it	eq
    5b0e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    5b12:	d003      	beq.n	5b1c <_malloc_r+0x2e8>
    5b14:	4452      	add	r2, sl
    5b16:	1a51      	subs	r1, r2, r1
    5b18:	f8cb 1004 	str.w	r1, [fp, #4]
    5b1c:	f01a 0507 	ands.w	r5, sl, #7
    5b20:	4630      	mov	r0, r6
    5b22:	bf17      	itett	ne
    5b24:	f1c5 0508 	rsbne	r5, r5, #8
    5b28:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    5b2c:	44aa      	addne	sl, r5
    5b2e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    5b32:	4453      	add	r3, sl
    5b34:	051b      	lsls	r3, r3, #20
    5b36:	0d1b      	lsrs	r3, r3, #20
    5b38:	1aed      	subs	r5, r5, r3
    5b3a:	4629      	mov	r1, r5
    5b3c:	f000 f9ec 	bl	5f18 <_sbrk_r>
    5b40:	f1b0 3fff 	cmp.w	r0, #4294967295
    5b44:	f000 812c 	beq.w	5da0 <_malloc_r+0x56c>
    5b48:	ebca 0100 	rsb	r1, sl, r0
    5b4c:	1949      	adds	r1, r1, r5
    5b4e:	f041 0101 	orr.w	r1, r1, #1
    5b52:	f8db 2004 	ldr.w	r2, [fp, #4]
    5b56:	f240 5340 	movw	r3, #1344	; 0x540
    5b5a:	f8c7 a008 	str.w	sl, [r7, #8]
    5b5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b62:	18aa      	adds	r2, r5, r2
    5b64:	45b8      	cmp	r8, r7
    5b66:	f8cb 2004 	str.w	r2, [fp, #4]
    5b6a:	f8ca 1004 	str.w	r1, [sl, #4]
    5b6e:	d017      	beq.n	5ba0 <_malloc_r+0x36c>
    5b70:	f1b9 0f0f 	cmp.w	r9, #15
    5b74:	f240 80df 	bls.w	5d36 <_malloc_r+0x502>
    5b78:	f1a9 010c 	sub.w	r1, r9, #12
    5b7c:	2505      	movs	r5, #5
    5b7e:	f021 0107 	bic.w	r1, r1, #7
    5b82:	eb08 0001 	add.w	r0, r8, r1
    5b86:	290f      	cmp	r1, #15
    5b88:	6085      	str	r5, [r0, #8]
    5b8a:	6045      	str	r5, [r0, #4]
    5b8c:	f8d8 0004 	ldr.w	r0, [r8, #4]
    5b90:	f000 0001 	and.w	r0, r0, #1
    5b94:	ea41 0000 	orr.w	r0, r1, r0
    5b98:	f8c8 0004 	str.w	r0, [r8, #4]
    5b9c:	f200 80ac 	bhi.w	5cf8 <_malloc_r+0x4c4>
    5ba0:	46d0      	mov	r8, sl
    5ba2:	f240 5340 	movw	r3, #1344	; 0x540
    5ba6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    5baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bae:	428a      	cmp	r2, r1
    5bb0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    5bb4:	bf88      	it	hi
    5bb6:	62da      	strhi	r2, [r3, #44]	; 0x2c
    5bb8:	f240 5340 	movw	r3, #1344	; 0x540
    5bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bc0:	428a      	cmp	r2, r1
    5bc2:	bf88      	it	hi
    5bc4:	631a      	strhi	r2, [r3, #48]	; 0x30
    5bc6:	e082      	b.n	5cce <_malloc_r+0x49a>
    5bc8:	185c      	adds	r4, r3, r1
    5bca:	689a      	ldr	r2, [r3, #8]
    5bcc:	68d9      	ldr	r1, [r3, #12]
    5bce:	4630      	mov	r0, r6
    5bd0:	6866      	ldr	r6, [r4, #4]
    5bd2:	f103 0508 	add.w	r5, r3, #8
    5bd6:	608a      	str	r2, [r1, #8]
    5bd8:	f046 0301 	orr.w	r3, r6, #1
    5bdc:	60d1      	str	r1, [r2, #12]
    5bde:	6063      	str	r3, [r4, #4]
    5be0:	f000 f966 	bl	5eb0 <__malloc_unlock>
    5be4:	e65a      	b.n	589c <_malloc_r+0x68>
    5be6:	eb08 0304 	add.w	r3, r8, r4
    5bea:	f042 0201 	orr.w	r2, r2, #1
    5bee:	f044 0401 	orr.w	r4, r4, #1
    5bf2:	4630      	mov	r0, r6
    5bf4:	f8c8 4004 	str.w	r4, [r8, #4]
    5bf8:	f108 0508 	add.w	r5, r8, #8
    5bfc:	605a      	str	r2, [r3, #4]
    5bfe:	60bb      	str	r3, [r7, #8]
    5c00:	f000 f956 	bl	5eb0 <__malloc_unlock>
    5c04:	e64a      	b.n	589c <_malloc_r+0x68>
    5c06:	ea4f 225c 	mov.w	r2, ip, lsr #9
    5c0a:	2a04      	cmp	r2, #4
    5c0c:	d954      	bls.n	5cb8 <_malloc_r+0x484>
    5c0e:	2a14      	cmp	r2, #20
    5c10:	f200 8089 	bhi.w	5d26 <_malloc_r+0x4f2>
    5c14:	325b      	adds	r2, #91	; 0x5b
    5c16:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5c1a:	44a8      	add	r8, r5
    5c1c:	f240 1718 	movw	r7, #280	; 0x118
    5c20:	f2c2 0700 	movt	r7, #8192	; 0x2000
    5c24:	f8d8 0008 	ldr.w	r0, [r8, #8]
    5c28:	4540      	cmp	r0, r8
    5c2a:	d103      	bne.n	5c34 <_malloc_r+0x400>
    5c2c:	e06f      	b.n	5d0e <_malloc_r+0x4da>
    5c2e:	6880      	ldr	r0, [r0, #8]
    5c30:	4580      	cmp	r8, r0
    5c32:	d004      	beq.n	5c3e <_malloc_r+0x40a>
    5c34:	6842      	ldr	r2, [r0, #4]
    5c36:	f022 0203 	bic.w	r2, r2, #3
    5c3a:	4594      	cmp	ip, r2
    5c3c:	d3f7      	bcc.n	5c2e <_malloc_r+0x3fa>
    5c3e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    5c42:	f8c3 c00c 	str.w	ip, [r3, #12]
    5c46:	6098      	str	r0, [r3, #8]
    5c48:	687a      	ldr	r2, [r7, #4]
    5c4a:	60c3      	str	r3, [r0, #12]
    5c4c:	f8cc 3008 	str.w	r3, [ip, #8]
    5c50:	e68a      	b.n	5968 <_malloc_r+0x134>
    5c52:	191f      	adds	r7, r3, r4
    5c54:	4630      	mov	r0, r6
    5c56:	f044 0401 	orr.w	r4, r4, #1
    5c5a:	60cf      	str	r7, [r1, #12]
    5c5c:	605c      	str	r4, [r3, #4]
    5c5e:	f103 0508 	add.w	r5, r3, #8
    5c62:	50ba      	str	r2, [r7, r2]
    5c64:	f042 0201 	orr.w	r2, r2, #1
    5c68:	608f      	str	r7, [r1, #8]
    5c6a:	607a      	str	r2, [r7, #4]
    5c6c:	60b9      	str	r1, [r7, #8]
    5c6e:	60f9      	str	r1, [r7, #12]
    5c70:	f000 f91e 	bl	5eb0 <__malloc_unlock>
    5c74:	e612      	b.n	589c <_malloc_r+0x68>
    5c76:	f10a 0a01 	add.w	sl, sl, #1
    5c7a:	f01a 0f03 	tst.w	sl, #3
    5c7e:	d05f      	beq.n	5d40 <_malloc_r+0x50c>
    5c80:	f103 0808 	add.w	r8, r3, #8
    5c84:	e689      	b.n	599a <_malloc_r+0x166>
    5c86:	f103 0208 	add.w	r2, r3, #8
    5c8a:	68d3      	ldr	r3, [r2, #12]
    5c8c:	429a      	cmp	r2, r3
    5c8e:	bf08      	it	eq
    5c90:	f10e 0e02 	addeq.w	lr, lr, #2
    5c94:	f43f ae36 	beq.w	5904 <_malloc_r+0xd0>
    5c98:	e5ef      	b.n	587a <_malloc_r+0x46>
    5c9a:	461d      	mov	r5, r3
    5c9c:	1819      	adds	r1, r3, r0
    5c9e:	68da      	ldr	r2, [r3, #12]
    5ca0:	4630      	mov	r0, r6
    5ca2:	f855 3f08 	ldr.w	r3, [r5, #8]!
    5ca6:	684c      	ldr	r4, [r1, #4]
    5ca8:	6093      	str	r3, [r2, #8]
    5caa:	f044 0401 	orr.w	r4, r4, #1
    5cae:	60da      	str	r2, [r3, #12]
    5cb0:	604c      	str	r4, [r1, #4]
    5cb2:	f000 f8fd 	bl	5eb0 <__malloc_unlock>
    5cb6:	e5f1      	b.n	589c <_malloc_r+0x68>
    5cb8:	ea4f 129c 	mov.w	r2, ip, lsr #6
    5cbc:	3238      	adds	r2, #56	; 0x38
    5cbe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5cc2:	e7aa      	b.n	5c1a <_malloc_r+0x3e6>
    5cc4:	45b8      	cmp	r8, r7
    5cc6:	f43f af11 	beq.w	5aec <_malloc_r+0x2b8>
    5cca:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5cce:	f8d8 2004 	ldr.w	r2, [r8, #4]
    5cd2:	f022 0203 	bic.w	r2, r2, #3
    5cd6:	4294      	cmp	r4, r2
    5cd8:	bf94      	ite	ls
    5cda:	2300      	movls	r3, #0
    5cdc:	2301      	movhi	r3, #1
    5cde:	1b12      	subs	r2, r2, r4
    5ce0:	2a0f      	cmp	r2, #15
    5ce2:	bfd8      	it	le
    5ce4:	f043 0301 	orrle.w	r3, r3, #1
    5ce8:	2b00      	cmp	r3, #0
    5cea:	f43f af7c 	beq.w	5be6 <_malloc_r+0x3b2>
    5cee:	4630      	mov	r0, r6
    5cf0:	2500      	movs	r5, #0
    5cf2:	f000 f8dd 	bl	5eb0 <__malloc_unlock>
    5cf6:	e5d1      	b.n	589c <_malloc_r+0x68>
    5cf8:	f108 0108 	add.w	r1, r8, #8
    5cfc:	4630      	mov	r0, r6
    5cfe:	9301      	str	r3, [sp, #4]
    5d00:	f003 f816 	bl	8d30 <_free_r>
    5d04:	9b01      	ldr	r3, [sp, #4]
    5d06:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5d0a:	685a      	ldr	r2, [r3, #4]
    5d0c:	e749      	b.n	5ba2 <_malloc_r+0x36e>
    5d0e:	f04f 0a01 	mov.w	sl, #1
    5d12:	f8d7 8004 	ldr.w	r8, [r7, #4]
    5d16:	1092      	asrs	r2, r2, #2
    5d18:	4684      	mov	ip, r0
    5d1a:	fa0a f202 	lsl.w	r2, sl, r2
    5d1e:	ea48 0202 	orr.w	r2, r8, r2
    5d22:	607a      	str	r2, [r7, #4]
    5d24:	e78d      	b.n	5c42 <_malloc_r+0x40e>
    5d26:	2a54      	cmp	r2, #84	; 0x54
    5d28:	d824      	bhi.n	5d74 <_malloc_r+0x540>
    5d2a:	ea4f 321c 	mov.w	r2, ip, lsr #12
    5d2e:	326e      	adds	r2, #110	; 0x6e
    5d30:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5d34:	e771      	b.n	5c1a <_malloc_r+0x3e6>
    5d36:	2301      	movs	r3, #1
    5d38:	46d0      	mov	r8, sl
    5d3a:	f8ca 3004 	str.w	r3, [sl, #4]
    5d3e:	e7c6      	b.n	5cce <_malloc_r+0x49a>
    5d40:	464a      	mov	r2, r9
    5d42:	f01e 0f03 	tst.w	lr, #3
    5d46:	4613      	mov	r3, r2
    5d48:	f10e 3eff 	add.w	lr, lr, #4294967295
    5d4c:	d033      	beq.n	5db6 <_malloc_r+0x582>
    5d4e:	f853 2908 	ldr.w	r2, [r3], #-8
    5d52:	429a      	cmp	r2, r3
    5d54:	d0f5      	beq.n	5d42 <_malloc_r+0x50e>
    5d56:	687b      	ldr	r3, [r7, #4]
    5d58:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5d5c:	459c      	cmp	ip, r3
    5d5e:	f63f ae8e 	bhi.w	5a7e <_malloc_r+0x24a>
    5d62:	f1bc 0f00 	cmp.w	ip, #0
    5d66:	f43f ae8a 	beq.w	5a7e <_malloc_r+0x24a>
    5d6a:	ea1c 0f03 	tst.w	ip, r3
    5d6e:	d027      	beq.n	5dc0 <_malloc_r+0x58c>
    5d70:	46d6      	mov	lr, sl
    5d72:	e60e      	b.n	5992 <_malloc_r+0x15e>
    5d74:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    5d78:	d815      	bhi.n	5da6 <_malloc_r+0x572>
    5d7a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    5d7e:	3277      	adds	r2, #119	; 0x77
    5d80:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5d84:	e749      	b.n	5c1a <_malloc_r+0x3e6>
    5d86:	0508      	lsls	r0, r1, #20
    5d88:	0d00      	lsrs	r0, r0, #20
    5d8a:	2800      	cmp	r0, #0
    5d8c:	f47f aeb6 	bne.w	5afc <_malloc_r+0x2c8>
    5d90:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5d94:	444b      	add	r3, r9
    5d96:	f043 0301 	orr.w	r3, r3, #1
    5d9a:	f8c8 3004 	str.w	r3, [r8, #4]
    5d9e:	e700      	b.n	5ba2 <_malloc_r+0x36e>
    5da0:	2101      	movs	r1, #1
    5da2:	2500      	movs	r5, #0
    5da4:	e6d5      	b.n	5b52 <_malloc_r+0x31e>
    5da6:	f240 5054 	movw	r0, #1364	; 0x554
    5daa:	4282      	cmp	r2, r0
    5dac:	d90d      	bls.n	5dca <_malloc_r+0x596>
    5dae:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    5db2:	227e      	movs	r2, #126	; 0x7e
    5db4:	e731      	b.n	5c1a <_malloc_r+0x3e6>
    5db6:	687b      	ldr	r3, [r7, #4]
    5db8:	ea23 030c 	bic.w	r3, r3, ip
    5dbc:	607b      	str	r3, [r7, #4]
    5dbe:	e7cb      	b.n	5d58 <_malloc_r+0x524>
    5dc0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5dc4:	f10a 0a04 	add.w	sl, sl, #4
    5dc8:	e7cf      	b.n	5d6a <_malloc_r+0x536>
    5dca:	ea4f 429c 	mov.w	r2, ip, lsr #18
    5dce:	327c      	adds	r2, #124	; 0x7c
    5dd0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5dd4:	e721      	b.n	5c1a <_malloc_r+0x3e6>
    5dd6:	bf00      	nop

00005dd8 <memset>:
    5dd8:	2a03      	cmp	r2, #3
    5dda:	b2c9      	uxtb	r1, r1
    5ddc:	b430      	push	{r4, r5}
    5dde:	d807      	bhi.n	5df0 <memset+0x18>
    5de0:	b122      	cbz	r2, 5dec <memset+0x14>
    5de2:	2300      	movs	r3, #0
    5de4:	54c1      	strb	r1, [r0, r3]
    5de6:	3301      	adds	r3, #1
    5de8:	4293      	cmp	r3, r2
    5dea:	d1fb      	bne.n	5de4 <memset+0xc>
    5dec:	bc30      	pop	{r4, r5}
    5dee:	4770      	bx	lr
    5df0:	eb00 0c02 	add.w	ip, r0, r2
    5df4:	4603      	mov	r3, r0
    5df6:	e001      	b.n	5dfc <memset+0x24>
    5df8:	f803 1c01 	strb.w	r1, [r3, #-1]
    5dfc:	f003 0403 	and.w	r4, r3, #3
    5e00:	461a      	mov	r2, r3
    5e02:	3301      	adds	r3, #1
    5e04:	2c00      	cmp	r4, #0
    5e06:	d1f7      	bne.n	5df8 <memset+0x20>
    5e08:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    5e0c:	ebc2 040c 	rsb	r4, r2, ip
    5e10:	fb03 f301 	mul.w	r3, r3, r1
    5e14:	e01f      	b.n	5e56 <memset+0x7e>
    5e16:	f842 3c40 	str.w	r3, [r2, #-64]
    5e1a:	f842 3c3c 	str.w	r3, [r2, #-60]
    5e1e:	f842 3c38 	str.w	r3, [r2, #-56]
    5e22:	f842 3c34 	str.w	r3, [r2, #-52]
    5e26:	f842 3c30 	str.w	r3, [r2, #-48]
    5e2a:	f842 3c2c 	str.w	r3, [r2, #-44]
    5e2e:	f842 3c28 	str.w	r3, [r2, #-40]
    5e32:	f842 3c24 	str.w	r3, [r2, #-36]
    5e36:	f842 3c20 	str.w	r3, [r2, #-32]
    5e3a:	f842 3c1c 	str.w	r3, [r2, #-28]
    5e3e:	f842 3c18 	str.w	r3, [r2, #-24]
    5e42:	f842 3c14 	str.w	r3, [r2, #-20]
    5e46:	f842 3c10 	str.w	r3, [r2, #-16]
    5e4a:	f842 3c0c 	str.w	r3, [r2, #-12]
    5e4e:	f842 3c08 	str.w	r3, [r2, #-8]
    5e52:	f842 3c04 	str.w	r3, [r2, #-4]
    5e56:	4615      	mov	r5, r2
    5e58:	3240      	adds	r2, #64	; 0x40
    5e5a:	2c3f      	cmp	r4, #63	; 0x3f
    5e5c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    5e60:	dcd9      	bgt.n	5e16 <memset+0x3e>
    5e62:	462a      	mov	r2, r5
    5e64:	ebc5 040c 	rsb	r4, r5, ip
    5e68:	e007      	b.n	5e7a <memset+0xa2>
    5e6a:	f842 3c10 	str.w	r3, [r2, #-16]
    5e6e:	f842 3c0c 	str.w	r3, [r2, #-12]
    5e72:	f842 3c08 	str.w	r3, [r2, #-8]
    5e76:	f842 3c04 	str.w	r3, [r2, #-4]
    5e7a:	4615      	mov	r5, r2
    5e7c:	3210      	adds	r2, #16
    5e7e:	2c0f      	cmp	r4, #15
    5e80:	f1a4 0410 	sub.w	r4, r4, #16
    5e84:	dcf1      	bgt.n	5e6a <memset+0x92>
    5e86:	462a      	mov	r2, r5
    5e88:	ebc5 050c 	rsb	r5, r5, ip
    5e8c:	e001      	b.n	5e92 <memset+0xba>
    5e8e:	f842 3c04 	str.w	r3, [r2, #-4]
    5e92:	4614      	mov	r4, r2
    5e94:	3204      	adds	r2, #4
    5e96:	2d03      	cmp	r5, #3
    5e98:	f1a5 0504 	sub.w	r5, r5, #4
    5e9c:	dcf7      	bgt.n	5e8e <memset+0xb6>
    5e9e:	e001      	b.n	5ea4 <memset+0xcc>
    5ea0:	f804 1b01 	strb.w	r1, [r4], #1
    5ea4:	4564      	cmp	r4, ip
    5ea6:	d3fb      	bcc.n	5ea0 <memset+0xc8>
    5ea8:	e7a0      	b.n	5dec <memset+0x14>
    5eaa:	bf00      	nop

00005eac <__malloc_lock>:
    5eac:	4770      	bx	lr
    5eae:	bf00      	nop

00005eb0 <__malloc_unlock>:
    5eb0:	4770      	bx	lr
    5eb2:	bf00      	nop

00005eb4 <printf>:
    5eb4:	b40f      	push	{r0, r1, r2, r3}
    5eb6:	f240 0324 	movw	r3, #36	; 0x24
    5eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ebe:	b510      	push	{r4, lr}
    5ec0:	681c      	ldr	r4, [r3, #0]
    5ec2:	b082      	sub	sp, #8
    5ec4:	b124      	cbz	r4, 5ed0 <printf+0x1c>
    5ec6:	69a3      	ldr	r3, [r4, #24]
    5ec8:	b913      	cbnz	r3, 5ed0 <printf+0x1c>
    5eca:	4620      	mov	r0, r4
    5ecc:	f002 feac 	bl	8c28 <__sinit>
    5ed0:	4620      	mov	r0, r4
    5ed2:	ac05      	add	r4, sp, #20
    5ed4:	9a04      	ldr	r2, [sp, #16]
    5ed6:	4623      	mov	r3, r4
    5ed8:	6881      	ldr	r1, [r0, #8]
    5eda:	9401      	str	r4, [sp, #4]
    5edc:	f000 f842 	bl	5f64 <_vfprintf_r>
    5ee0:	b002      	add	sp, #8
    5ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5ee6:	b004      	add	sp, #16
    5ee8:	4770      	bx	lr
    5eea:	bf00      	nop

00005eec <_printf_r>:
    5eec:	b40e      	push	{r1, r2, r3}
    5eee:	b510      	push	{r4, lr}
    5ef0:	4604      	mov	r4, r0
    5ef2:	b083      	sub	sp, #12
    5ef4:	b118      	cbz	r0, 5efe <_printf_r+0x12>
    5ef6:	6983      	ldr	r3, [r0, #24]
    5ef8:	b90b      	cbnz	r3, 5efe <_printf_r+0x12>
    5efa:	f002 fe95 	bl	8c28 <__sinit>
    5efe:	4620      	mov	r0, r4
    5f00:	ac06      	add	r4, sp, #24
    5f02:	9a05      	ldr	r2, [sp, #20]
    5f04:	4623      	mov	r3, r4
    5f06:	6881      	ldr	r1, [r0, #8]
    5f08:	9401      	str	r4, [sp, #4]
    5f0a:	f000 f82b 	bl	5f64 <_vfprintf_r>
    5f0e:	b003      	add	sp, #12
    5f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5f14:	b003      	add	sp, #12
    5f16:	4770      	bx	lr

00005f18 <_sbrk_r>:
    5f18:	b538      	push	{r3, r4, r5, lr}
    5f1a:	f240 74bc 	movw	r4, #1980	; 0x7bc
    5f1e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    5f22:	4605      	mov	r5, r0
    5f24:	4608      	mov	r0, r1
    5f26:	2300      	movs	r3, #0
    5f28:	6023      	str	r3, [r4, #0]
    5f2a:	f7fb ff49 	bl	1dc0 <_sbrk>
    5f2e:	f1b0 3fff 	cmp.w	r0, #4294967295
    5f32:	d000      	beq.n	5f36 <_sbrk_r+0x1e>
    5f34:	bd38      	pop	{r3, r4, r5, pc}
    5f36:	6823      	ldr	r3, [r4, #0]
    5f38:	2b00      	cmp	r3, #0
    5f3a:	d0fb      	beq.n	5f34 <_sbrk_r+0x1c>
    5f3c:	602b      	str	r3, [r5, #0]
    5f3e:	bd38      	pop	{r3, r4, r5, pc}

00005f40 <_times_r>:
    5f40:	4608      	mov	r0, r1
    5f42:	f7fb bed9 	b.w	1cf8 <_times>
    5f46:	bf00      	nop

00005f48 <__sprint_r>:
    5f48:	6893      	ldr	r3, [r2, #8]
    5f4a:	b510      	push	{r4, lr}
    5f4c:	4614      	mov	r4, r2
    5f4e:	b913      	cbnz	r3, 5f56 <__sprint_r+0xe>
    5f50:	6053      	str	r3, [r2, #4]
    5f52:	4618      	mov	r0, r3
    5f54:	bd10      	pop	{r4, pc}
    5f56:	f002 ffcb 	bl	8ef0 <__sfvwrite_r>
    5f5a:	2300      	movs	r3, #0
    5f5c:	6063      	str	r3, [r4, #4]
    5f5e:	60a3      	str	r3, [r4, #8]
    5f60:	bd10      	pop	{r4, pc}
    5f62:	bf00      	nop

00005f64 <_vfprintf_r>:
    5f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5f68:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    5f6c:	b083      	sub	sp, #12
    5f6e:	460e      	mov	r6, r1
    5f70:	4615      	mov	r5, r2
    5f72:	469a      	mov	sl, r3
    5f74:	4681      	mov	r9, r0
    5f76:	f003 f9ab 	bl	92d0 <_localeconv_r>
    5f7a:	6800      	ldr	r0, [r0, #0]
    5f7c:	901d      	str	r0, [sp, #116]	; 0x74
    5f7e:	f1b9 0f00 	cmp.w	r9, #0
    5f82:	d004      	beq.n	5f8e <_vfprintf_r+0x2a>
    5f84:	f8d9 3018 	ldr.w	r3, [r9, #24]
    5f88:	2b00      	cmp	r3, #0
    5f8a:	f000 815a 	beq.w	6242 <_vfprintf_r+0x2de>
    5f8e:	f64b 2388 	movw	r3, #47752	; 0xba88
    5f92:	f2c0 0300 	movt	r3, #0
    5f96:	429e      	cmp	r6, r3
    5f98:	bf08      	it	eq
    5f9a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    5f9e:	d010      	beq.n	5fc2 <_vfprintf_r+0x5e>
    5fa0:	f64b 23a8 	movw	r3, #47784	; 0xbaa8
    5fa4:	f2c0 0300 	movt	r3, #0
    5fa8:	429e      	cmp	r6, r3
    5faa:	bf08      	it	eq
    5fac:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    5fb0:	d007      	beq.n	5fc2 <_vfprintf_r+0x5e>
    5fb2:	f64b 23c8 	movw	r3, #47816	; 0xbac8
    5fb6:	f2c0 0300 	movt	r3, #0
    5fba:	429e      	cmp	r6, r3
    5fbc:	bf08      	it	eq
    5fbe:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    5fc2:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    5fc6:	fa1f f38c 	uxth.w	r3, ip
    5fca:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    5fce:	d109      	bne.n	5fe4 <_vfprintf_r+0x80>
    5fd0:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    5fd4:	6e72      	ldr	r2, [r6, #100]	; 0x64
    5fd6:	f8a6 c00c 	strh.w	ip, [r6, #12]
    5fda:	fa1f f38c 	uxth.w	r3, ip
    5fde:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    5fe2:	6672      	str	r2, [r6, #100]	; 0x64
    5fe4:	f013 0f08 	tst.w	r3, #8
    5fe8:	f001 8301 	beq.w	75ee <_vfprintf_r+0x168a>
    5fec:	6932      	ldr	r2, [r6, #16]
    5fee:	2a00      	cmp	r2, #0
    5ff0:	f001 82fd 	beq.w	75ee <_vfprintf_r+0x168a>
    5ff4:	f003 031a 	and.w	r3, r3, #26
    5ff8:	2b0a      	cmp	r3, #10
    5ffa:	f000 80e0 	beq.w	61be <_vfprintf_r+0x25a>
    5ffe:	2200      	movs	r2, #0
    6000:	9212      	str	r2, [sp, #72]	; 0x48
    6002:	921a      	str	r2, [sp, #104]	; 0x68
    6004:	2300      	movs	r3, #0
    6006:	921c      	str	r2, [sp, #112]	; 0x70
    6008:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    600c:	9211      	str	r2, [sp, #68]	; 0x44
    600e:	3404      	adds	r4, #4
    6010:	9219      	str	r2, [sp, #100]	; 0x64
    6012:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    6016:	931b      	str	r3, [sp, #108]	; 0x6c
    6018:	3204      	adds	r2, #4
    601a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    601e:	3228      	adds	r2, #40	; 0x28
    6020:	3303      	adds	r3, #3
    6022:	9218      	str	r2, [sp, #96]	; 0x60
    6024:	9307      	str	r3, [sp, #28]
    6026:	2300      	movs	r3, #0
    6028:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    602c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6030:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6034:	782b      	ldrb	r3, [r5, #0]
    6036:	1e1a      	subs	r2, r3, #0
    6038:	bf18      	it	ne
    603a:	2201      	movne	r2, #1
    603c:	2b25      	cmp	r3, #37	; 0x25
    603e:	bf0c      	ite	eq
    6040:	2200      	moveq	r2, #0
    6042:	f002 0201 	andne.w	r2, r2, #1
    6046:	b332      	cbz	r2, 6096 <_vfprintf_r+0x132>
    6048:	462f      	mov	r7, r5
    604a:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    604e:	1e1a      	subs	r2, r3, #0
    6050:	bf18      	it	ne
    6052:	2201      	movne	r2, #1
    6054:	2b25      	cmp	r3, #37	; 0x25
    6056:	bf0c      	ite	eq
    6058:	2200      	moveq	r2, #0
    605a:	f002 0201 	andne.w	r2, r2, #1
    605e:	2a00      	cmp	r2, #0
    6060:	d1f3      	bne.n	604a <_vfprintf_r+0xe6>
    6062:	ebb7 0805 	subs.w	r8, r7, r5
    6066:	bf08      	it	eq
    6068:	463d      	moveq	r5, r7
    606a:	d014      	beq.n	6096 <_vfprintf_r+0x132>
    606c:	f8c4 8004 	str.w	r8, [r4, #4]
    6070:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6074:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6078:	3301      	adds	r3, #1
    607a:	6025      	str	r5, [r4, #0]
    607c:	2b07      	cmp	r3, #7
    607e:	4442      	add	r2, r8
    6080:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6084:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6088:	dc78      	bgt.n	617c <_vfprintf_r+0x218>
    608a:	3408      	adds	r4, #8
    608c:	9811      	ldr	r0, [sp, #68]	; 0x44
    608e:	463d      	mov	r5, r7
    6090:	4440      	add	r0, r8
    6092:	9011      	str	r0, [sp, #68]	; 0x44
    6094:	783b      	ldrb	r3, [r7, #0]
    6096:	2b00      	cmp	r3, #0
    6098:	d07c      	beq.n	6194 <_vfprintf_r+0x230>
    609a:	1c6b      	adds	r3, r5, #1
    609c:	f04f 37ff 	mov.w	r7, #4294967295
    60a0:	202b      	movs	r0, #43	; 0x2b
    60a2:	f04f 0c20 	mov.w	ip, #32
    60a6:	2100      	movs	r1, #0
    60a8:	f04f 0200 	mov.w	r2, #0
    60ac:	910f      	str	r1, [sp, #60]	; 0x3c
    60ae:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    60b2:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    60b6:	786a      	ldrb	r2, [r5, #1]
    60b8:	910a      	str	r1, [sp, #40]	; 0x28
    60ba:	1c5d      	adds	r5, r3, #1
    60bc:	f1a2 0320 	sub.w	r3, r2, #32
    60c0:	2b58      	cmp	r3, #88	; 0x58
    60c2:	f200 8286 	bhi.w	65d2 <_vfprintf_r+0x66e>
    60c6:	e8df f013 	tbh	[pc, r3, lsl #1]
    60ca:	0298      	.short	0x0298
    60cc:	02840284 	.word	0x02840284
    60d0:	028402a4 	.word	0x028402a4
    60d4:	02840284 	.word	0x02840284
    60d8:	02840284 	.word	0x02840284
    60dc:	02ad0284 	.word	0x02ad0284
    60e0:	028402ba 	.word	0x028402ba
    60e4:	02ca02c1 	.word	0x02ca02c1
    60e8:	02e70284 	.word	0x02e70284
    60ec:	02f002f0 	.word	0x02f002f0
    60f0:	02f002f0 	.word	0x02f002f0
    60f4:	02f002f0 	.word	0x02f002f0
    60f8:	02f002f0 	.word	0x02f002f0
    60fc:	028402f0 	.word	0x028402f0
    6100:	02840284 	.word	0x02840284
    6104:	02840284 	.word	0x02840284
    6108:	02840284 	.word	0x02840284
    610c:	02840284 	.word	0x02840284
    6110:	03040284 	.word	0x03040284
    6114:	02840326 	.word	0x02840326
    6118:	02840326 	.word	0x02840326
    611c:	02840284 	.word	0x02840284
    6120:	036a0284 	.word	0x036a0284
    6124:	02840284 	.word	0x02840284
    6128:	02840481 	.word	0x02840481
    612c:	02840284 	.word	0x02840284
    6130:	02840284 	.word	0x02840284
    6134:	02840414 	.word	0x02840414
    6138:	042f0284 	.word	0x042f0284
    613c:	02840284 	.word	0x02840284
    6140:	02840284 	.word	0x02840284
    6144:	02840284 	.word	0x02840284
    6148:	02840284 	.word	0x02840284
    614c:	02840284 	.word	0x02840284
    6150:	0465044f 	.word	0x0465044f
    6154:	03260326 	.word	0x03260326
    6158:	03730326 	.word	0x03730326
    615c:	02840465 	.word	0x02840465
    6160:	03790284 	.word	0x03790284
    6164:	03850284 	.word	0x03850284
    6168:	03ad0396 	.word	0x03ad0396
    616c:	0284040a 	.word	0x0284040a
    6170:	028403cc 	.word	0x028403cc
    6174:	028403f4 	.word	0x028403f4
    6178:	00c00284 	.word	0x00c00284
    617c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6180:	4648      	mov	r0, r9
    6182:	4631      	mov	r1, r6
    6184:	320c      	adds	r2, #12
    6186:	f7ff fedf 	bl	5f48 <__sprint_r>
    618a:	b958      	cbnz	r0, 61a4 <_vfprintf_r+0x240>
    618c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6190:	3404      	adds	r4, #4
    6192:	e77b      	b.n	608c <_vfprintf_r+0x128>
    6194:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6198:	2b00      	cmp	r3, #0
    619a:	f041 8192 	bne.w	74c2 <_vfprintf_r+0x155e>
    619e:	2300      	movs	r3, #0
    61a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    61a4:	89b3      	ldrh	r3, [r6, #12]
    61a6:	f013 0f40 	tst.w	r3, #64	; 0x40
    61aa:	d002      	beq.n	61b2 <_vfprintf_r+0x24e>
    61ac:	f04f 30ff 	mov.w	r0, #4294967295
    61b0:	9011      	str	r0, [sp, #68]	; 0x44
    61b2:	9811      	ldr	r0, [sp, #68]	; 0x44
    61b4:	b05f      	add	sp, #380	; 0x17c
    61b6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    61ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    61be:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    61c2:	2b00      	cmp	r3, #0
    61c4:	f6ff af1b 	blt.w	5ffe <_vfprintf_r+0x9a>
    61c8:	6a37      	ldr	r7, [r6, #32]
    61ca:	f02c 0c02 	bic.w	ip, ip, #2
    61ce:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    61d2:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    61d6:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    61da:	340c      	adds	r4, #12
    61dc:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    61e0:	462a      	mov	r2, r5
    61e2:	4653      	mov	r3, sl
    61e4:	4648      	mov	r0, r9
    61e6:	4621      	mov	r1, r4
    61e8:	ad1f      	add	r5, sp, #124	; 0x7c
    61ea:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    61ee:	2700      	movs	r7, #0
    61f0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    61f4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    61f8:	f44f 6580 	mov.w	r5, #1024	; 0x400
    61fc:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    6200:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    6204:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    6208:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    620c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    6210:	f7ff fea8 	bl	5f64 <_vfprintf_r>
    6214:	2800      	cmp	r0, #0
    6216:	9011      	str	r0, [sp, #68]	; 0x44
    6218:	db09      	blt.n	622e <_vfprintf_r+0x2ca>
    621a:	4621      	mov	r1, r4
    621c:	4648      	mov	r0, r9
    621e:	f002 fb93 	bl	8948 <_fflush_r>
    6222:	9911      	ldr	r1, [sp, #68]	; 0x44
    6224:	42b8      	cmp	r0, r7
    6226:	bf18      	it	ne
    6228:	f04f 31ff 	movne.w	r1, #4294967295
    622c:	9111      	str	r1, [sp, #68]	; 0x44
    622e:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    6232:	f013 0f40 	tst.w	r3, #64	; 0x40
    6236:	d0bc      	beq.n	61b2 <_vfprintf_r+0x24e>
    6238:	89b3      	ldrh	r3, [r6, #12]
    623a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    623e:	81b3      	strh	r3, [r6, #12]
    6240:	e7b7      	b.n	61b2 <_vfprintf_r+0x24e>
    6242:	4648      	mov	r0, r9
    6244:	f002 fcf0 	bl	8c28 <__sinit>
    6248:	e6a1      	b.n	5f8e <_vfprintf_r+0x2a>
    624a:	980a      	ldr	r0, [sp, #40]	; 0x28
    624c:	f64b 2c58 	movw	ip, #47704	; 0xba58
    6250:	f2c0 0c00 	movt	ip, #0
    6254:	9216      	str	r2, [sp, #88]	; 0x58
    6256:	f010 0f20 	tst.w	r0, #32
    625a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    625e:	f000 836e 	beq.w	693e <_vfprintf_r+0x9da>
    6262:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6264:	1dcb      	adds	r3, r1, #7
    6266:	f023 0307 	bic.w	r3, r3, #7
    626a:	f103 0208 	add.w	r2, r3, #8
    626e:	920b      	str	r2, [sp, #44]	; 0x2c
    6270:	e9d3 ab00 	ldrd	sl, fp, [r3]
    6274:	ea5a 020b 	orrs.w	r2, sl, fp
    6278:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    627a:	bf0c      	ite	eq
    627c:	2200      	moveq	r2, #0
    627e:	2201      	movne	r2, #1
    6280:	4213      	tst	r3, r2
    6282:	f040 866b 	bne.w	6f5c <_vfprintf_r+0xff8>
    6286:	2302      	movs	r3, #2
    6288:	f04f 0100 	mov.w	r1, #0
    628c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    6290:	2f00      	cmp	r7, #0
    6292:	bfa2      	ittt	ge
    6294:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    6298:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    629c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    62a0:	2f00      	cmp	r7, #0
    62a2:	bf18      	it	ne
    62a4:	f042 0201 	orrne.w	r2, r2, #1
    62a8:	2a00      	cmp	r2, #0
    62aa:	f000 841e 	beq.w	6aea <_vfprintf_r+0xb86>
    62ae:	2b01      	cmp	r3, #1
    62b0:	f000 85de 	beq.w	6e70 <_vfprintf_r+0xf0c>
    62b4:	2b02      	cmp	r3, #2
    62b6:	f000 85c1 	beq.w	6e3c <_vfprintf_r+0xed8>
    62ba:	9918      	ldr	r1, [sp, #96]	; 0x60
    62bc:	9113      	str	r1, [sp, #76]	; 0x4c
    62be:	ea4f 08da 	mov.w	r8, sl, lsr #3
    62c2:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    62c6:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    62ca:	f00a 0007 	and.w	r0, sl, #7
    62ce:	46e3      	mov	fp, ip
    62d0:	46c2      	mov	sl, r8
    62d2:	3030      	adds	r0, #48	; 0x30
    62d4:	ea5a 020b 	orrs.w	r2, sl, fp
    62d8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    62dc:	d1ef      	bne.n	62be <_vfprintf_r+0x35a>
    62de:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    62e2:	9113      	str	r1, [sp, #76]	; 0x4c
    62e4:	f01c 0f01 	tst.w	ip, #1
    62e8:	f040 868c 	bne.w	7004 <_vfprintf_r+0x10a0>
    62ec:	9818      	ldr	r0, [sp, #96]	; 0x60
    62ee:	1a40      	subs	r0, r0, r1
    62f0:	9010      	str	r0, [sp, #64]	; 0x40
    62f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    62f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    62f8:	9717      	str	r7, [sp, #92]	; 0x5c
    62fa:	42ba      	cmp	r2, r7
    62fc:	bfb8      	it	lt
    62fe:	463a      	movlt	r2, r7
    6300:	920c      	str	r2, [sp, #48]	; 0x30
    6302:	b113      	cbz	r3, 630a <_vfprintf_r+0x3a6>
    6304:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    6306:	3201      	adds	r2, #1
    6308:	920c      	str	r2, [sp, #48]	; 0x30
    630a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    630c:	980a      	ldr	r0, [sp, #40]	; 0x28
    630e:	f013 0302 	ands.w	r3, r3, #2
    6312:	9315      	str	r3, [sp, #84]	; 0x54
    6314:	bf1e      	ittt	ne
    6316:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    631a:	f10c 0c02 	addne.w	ip, ip, #2
    631e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    6322:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    6326:	9014      	str	r0, [sp, #80]	; 0x50
    6328:	d14d      	bne.n	63c6 <_vfprintf_r+0x462>
    632a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    632c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    632e:	1a8f      	subs	r7, r1, r2
    6330:	2f00      	cmp	r7, #0
    6332:	dd48      	ble.n	63c6 <_vfprintf_r+0x462>
    6334:	2f10      	cmp	r7, #16
    6336:	f64b 2814 	movw	r8, #47636	; 0xba14
    633a:	bfd8      	it	le
    633c:	f2c0 0800 	movtle	r8, #0
    6340:	dd30      	ble.n	63a4 <_vfprintf_r+0x440>
    6342:	f2c0 0800 	movt	r8, #0
    6346:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    634a:	4643      	mov	r3, r8
    634c:	f04f 0a10 	mov.w	sl, #16
    6350:	46a8      	mov	r8, r5
    6352:	f10b 0b0c 	add.w	fp, fp, #12
    6356:	461d      	mov	r5, r3
    6358:	e002      	b.n	6360 <_vfprintf_r+0x3fc>
    635a:	3f10      	subs	r7, #16
    635c:	2f10      	cmp	r7, #16
    635e:	dd1e      	ble.n	639e <_vfprintf_r+0x43a>
    6360:	f8c4 a004 	str.w	sl, [r4, #4]
    6364:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6368:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    636c:	3301      	adds	r3, #1
    636e:	6025      	str	r5, [r4, #0]
    6370:	3210      	adds	r2, #16
    6372:	2b07      	cmp	r3, #7
    6374:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6378:	f104 0408 	add.w	r4, r4, #8
    637c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6380:	ddeb      	ble.n	635a <_vfprintf_r+0x3f6>
    6382:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6386:	4648      	mov	r0, r9
    6388:	4631      	mov	r1, r6
    638a:	465a      	mov	r2, fp
    638c:	3404      	adds	r4, #4
    638e:	f7ff fddb 	bl	5f48 <__sprint_r>
    6392:	2800      	cmp	r0, #0
    6394:	f47f af06 	bne.w	61a4 <_vfprintf_r+0x240>
    6398:	3f10      	subs	r7, #16
    639a:	2f10      	cmp	r7, #16
    639c:	dce0      	bgt.n	6360 <_vfprintf_r+0x3fc>
    639e:	462b      	mov	r3, r5
    63a0:	4645      	mov	r5, r8
    63a2:	4698      	mov	r8, r3
    63a4:	6067      	str	r7, [r4, #4]
    63a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    63aa:	f8c4 8000 	str.w	r8, [r4]
    63ae:	1c5a      	adds	r2, r3, #1
    63b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    63b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    63b8:	19db      	adds	r3, r3, r7
    63ba:	2a07      	cmp	r2, #7
    63bc:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    63c0:	f300 858a 	bgt.w	6ed8 <_vfprintf_r+0xf74>
    63c4:	3408      	adds	r4, #8
    63c6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    63ca:	b19b      	cbz	r3, 63f4 <_vfprintf_r+0x490>
    63cc:	2301      	movs	r3, #1
    63ce:	6063      	str	r3, [r4, #4]
    63d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    63d4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    63d8:	3207      	adds	r2, #7
    63da:	6022      	str	r2, [r4, #0]
    63dc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    63e0:	3301      	adds	r3, #1
    63e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    63e6:	3201      	adds	r2, #1
    63e8:	2b07      	cmp	r3, #7
    63ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    63ee:	f300 84b6 	bgt.w	6d5e <_vfprintf_r+0xdfa>
    63f2:	3408      	adds	r4, #8
    63f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    63f6:	b19b      	cbz	r3, 6420 <_vfprintf_r+0x4bc>
    63f8:	2302      	movs	r3, #2
    63fa:	6063      	str	r3, [r4, #4]
    63fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6400:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    6404:	3204      	adds	r2, #4
    6406:	6022      	str	r2, [r4, #0]
    6408:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    640c:	3301      	adds	r3, #1
    640e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6412:	3202      	adds	r2, #2
    6414:	2b07      	cmp	r3, #7
    6416:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    641a:	f300 84af 	bgt.w	6d7c <_vfprintf_r+0xe18>
    641e:	3408      	adds	r4, #8
    6420:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    6424:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    6428:	f000 8376 	beq.w	6b18 <_vfprintf_r+0xbb4>
    642c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    642e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6430:	1a9f      	subs	r7, r3, r2
    6432:	2f00      	cmp	r7, #0
    6434:	dd43      	ble.n	64be <_vfprintf_r+0x55a>
    6436:	2f10      	cmp	r7, #16
    6438:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 6fc8 <_vfprintf_r+0x1064>
    643c:	dd2e      	ble.n	649c <_vfprintf_r+0x538>
    643e:	4643      	mov	r3, r8
    6440:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6444:	46a8      	mov	r8, r5
    6446:	f04f 0a10 	mov.w	sl, #16
    644a:	f10b 0b0c 	add.w	fp, fp, #12
    644e:	461d      	mov	r5, r3
    6450:	e002      	b.n	6458 <_vfprintf_r+0x4f4>
    6452:	3f10      	subs	r7, #16
    6454:	2f10      	cmp	r7, #16
    6456:	dd1e      	ble.n	6496 <_vfprintf_r+0x532>
    6458:	f8c4 a004 	str.w	sl, [r4, #4]
    645c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6460:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6464:	3301      	adds	r3, #1
    6466:	6025      	str	r5, [r4, #0]
    6468:	3210      	adds	r2, #16
    646a:	2b07      	cmp	r3, #7
    646c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6470:	f104 0408 	add.w	r4, r4, #8
    6474:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6478:	ddeb      	ble.n	6452 <_vfprintf_r+0x4ee>
    647a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    647e:	4648      	mov	r0, r9
    6480:	4631      	mov	r1, r6
    6482:	465a      	mov	r2, fp
    6484:	3404      	adds	r4, #4
    6486:	f7ff fd5f 	bl	5f48 <__sprint_r>
    648a:	2800      	cmp	r0, #0
    648c:	f47f ae8a 	bne.w	61a4 <_vfprintf_r+0x240>
    6490:	3f10      	subs	r7, #16
    6492:	2f10      	cmp	r7, #16
    6494:	dce0      	bgt.n	6458 <_vfprintf_r+0x4f4>
    6496:	462b      	mov	r3, r5
    6498:	4645      	mov	r5, r8
    649a:	4698      	mov	r8, r3
    649c:	6067      	str	r7, [r4, #4]
    649e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    64a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    64a6:	3301      	adds	r3, #1
    64a8:	f8c4 8000 	str.w	r8, [r4]
    64ac:	19d2      	adds	r2, r2, r7
    64ae:	2b07      	cmp	r3, #7
    64b0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    64b4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    64b8:	f300 8442 	bgt.w	6d40 <_vfprintf_r+0xddc>
    64bc:	3408      	adds	r4, #8
    64be:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    64c2:	f41c 7f80 	tst.w	ip, #256	; 0x100
    64c6:	f040 829d 	bne.w	6a04 <_vfprintf_r+0xaa0>
    64ca:	9810      	ldr	r0, [sp, #64]	; 0x40
    64cc:	9913      	ldr	r1, [sp, #76]	; 0x4c
    64ce:	6060      	str	r0, [r4, #4]
    64d0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    64d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    64d8:	3301      	adds	r3, #1
    64da:	6021      	str	r1, [r4, #0]
    64dc:	1812      	adds	r2, r2, r0
    64de:	2b07      	cmp	r3, #7
    64e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    64e4:	bfd8      	it	le
    64e6:	f104 0308 	addle.w	r3, r4, #8
    64ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    64ee:	f300 839b 	bgt.w	6c28 <_vfprintf_r+0xcc4>
    64f2:	990a      	ldr	r1, [sp, #40]	; 0x28
    64f4:	f011 0f04 	tst.w	r1, #4
    64f8:	d055      	beq.n	65a6 <_vfprintf_r+0x642>
    64fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    64fc:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    6500:	ebcc 0702 	rsb	r7, ip, r2
    6504:	2f00      	cmp	r7, #0
    6506:	dd4e      	ble.n	65a6 <_vfprintf_r+0x642>
    6508:	2f10      	cmp	r7, #16
    650a:	f64b 2814 	movw	r8, #47636	; 0xba14
    650e:	bfd8      	it	le
    6510:	f2c0 0800 	movtle	r8, #0
    6514:	dd2e      	ble.n	6574 <_vfprintf_r+0x610>
    6516:	f2c0 0800 	movt	r8, #0
    651a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    651e:	4642      	mov	r2, r8
    6520:	2410      	movs	r4, #16
    6522:	46a8      	mov	r8, r5
    6524:	f10a 0a0c 	add.w	sl, sl, #12
    6528:	4615      	mov	r5, r2
    652a:	e002      	b.n	6532 <_vfprintf_r+0x5ce>
    652c:	3f10      	subs	r7, #16
    652e:	2f10      	cmp	r7, #16
    6530:	dd1d      	ble.n	656e <_vfprintf_r+0x60a>
    6532:	605c      	str	r4, [r3, #4]
    6534:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6538:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    653c:	3201      	adds	r2, #1
    653e:	601d      	str	r5, [r3, #0]
    6540:	3110      	adds	r1, #16
    6542:	2a07      	cmp	r2, #7
    6544:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6548:	f103 0308 	add.w	r3, r3, #8
    654c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6550:	ddec      	ble.n	652c <_vfprintf_r+0x5c8>
    6552:	4648      	mov	r0, r9
    6554:	4631      	mov	r1, r6
    6556:	4652      	mov	r2, sl
    6558:	f7ff fcf6 	bl	5f48 <__sprint_r>
    655c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6560:	3304      	adds	r3, #4
    6562:	2800      	cmp	r0, #0
    6564:	f47f ae1e 	bne.w	61a4 <_vfprintf_r+0x240>
    6568:	3f10      	subs	r7, #16
    656a:	2f10      	cmp	r7, #16
    656c:	dce1      	bgt.n	6532 <_vfprintf_r+0x5ce>
    656e:	462a      	mov	r2, r5
    6570:	4645      	mov	r5, r8
    6572:	4690      	mov	r8, r2
    6574:	605f      	str	r7, [r3, #4]
    6576:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    657a:	f8c3 8000 	str.w	r8, [r3]
    657e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6582:	3201      	adds	r2, #1
    6584:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6588:	18fb      	adds	r3, r7, r3
    658a:	2a07      	cmp	r2, #7
    658c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6590:	dd0b      	ble.n	65aa <_vfprintf_r+0x646>
    6592:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6596:	4648      	mov	r0, r9
    6598:	4631      	mov	r1, r6
    659a:	320c      	adds	r2, #12
    659c:	f7ff fcd4 	bl	5f48 <__sprint_r>
    65a0:	2800      	cmp	r0, #0
    65a2:	f47f adff 	bne.w	61a4 <_vfprintf_r+0x240>
    65a6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    65aa:	9811      	ldr	r0, [sp, #68]	; 0x44
    65ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    65ae:	990f      	ldr	r1, [sp, #60]	; 0x3c
    65b0:	428a      	cmp	r2, r1
    65b2:	bfac      	ite	ge
    65b4:	1880      	addge	r0, r0, r2
    65b6:	1840      	addlt	r0, r0, r1
    65b8:	9011      	str	r0, [sp, #68]	; 0x44
    65ba:	2b00      	cmp	r3, #0
    65bc:	f040 8342 	bne.w	6c44 <_vfprintf_r+0xce0>
    65c0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    65c4:	2300      	movs	r3, #0
    65c6:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    65ca:	3404      	adds	r4, #4
    65cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    65d0:	e530      	b.n	6034 <_vfprintf_r+0xd0>
    65d2:	9216      	str	r2, [sp, #88]	; 0x58
    65d4:	2a00      	cmp	r2, #0
    65d6:	f43f addd 	beq.w	6194 <_vfprintf_r+0x230>
    65da:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    65de:	2301      	movs	r3, #1
    65e0:	f04f 0c00 	mov.w	ip, #0
    65e4:	3004      	adds	r0, #4
    65e6:	930c      	str	r3, [sp, #48]	; 0x30
    65e8:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    65ec:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    65f0:	9013      	str	r0, [sp, #76]	; 0x4c
    65f2:	9310      	str	r3, [sp, #64]	; 0x40
    65f4:	2100      	movs	r1, #0
    65f6:	9117      	str	r1, [sp, #92]	; 0x5c
    65f8:	e687      	b.n	630a <_vfprintf_r+0x3a6>
    65fa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    65fe:	2b00      	cmp	r3, #0
    6600:	f040 852b 	bne.w	705a <_vfprintf_r+0x10f6>
    6604:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6606:	462b      	mov	r3, r5
    6608:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    660c:	782a      	ldrb	r2, [r5, #0]
    660e:	910b      	str	r1, [sp, #44]	; 0x2c
    6610:	e553      	b.n	60ba <_vfprintf_r+0x156>
    6612:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6616:	f043 0301 	orr.w	r3, r3, #1
    661a:	930a      	str	r3, [sp, #40]	; 0x28
    661c:	462b      	mov	r3, r5
    661e:	782a      	ldrb	r2, [r5, #0]
    6620:	910b      	str	r1, [sp, #44]	; 0x2c
    6622:	e54a      	b.n	60ba <_vfprintf_r+0x156>
    6624:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6626:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6628:	6809      	ldr	r1, [r1, #0]
    662a:	910f      	str	r1, [sp, #60]	; 0x3c
    662c:	1d11      	adds	r1, r2, #4
    662e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6630:	2b00      	cmp	r3, #0
    6632:	f2c0 8780 	blt.w	7536 <_vfprintf_r+0x15d2>
    6636:	782a      	ldrb	r2, [r5, #0]
    6638:	462b      	mov	r3, r5
    663a:	910b      	str	r1, [sp, #44]	; 0x2c
    663c:	e53d      	b.n	60ba <_vfprintf_r+0x156>
    663e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6640:	462b      	mov	r3, r5
    6642:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    6646:	782a      	ldrb	r2, [r5, #0]
    6648:	910b      	str	r1, [sp, #44]	; 0x2c
    664a:	e536      	b.n	60ba <_vfprintf_r+0x156>
    664c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    664e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6650:	f043 0304 	orr.w	r3, r3, #4
    6654:	930a      	str	r3, [sp, #40]	; 0x28
    6656:	462b      	mov	r3, r5
    6658:	782a      	ldrb	r2, [r5, #0]
    665a:	910b      	str	r1, [sp, #44]	; 0x2c
    665c:	e52d      	b.n	60ba <_vfprintf_r+0x156>
    665e:	462b      	mov	r3, r5
    6660:	f813 2b01 	ldrb.w	r2, [r3], #1
    6664:	2a2a      	cmp	r2, #42	; 0x2a
    6666:	f001 80cd 	beq.w	7804 <_vfprintf_r+0x18a0>
    666a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    666e:	2909      	cmp	r1, #9
    6670:	f201 8037 	bhi.w	76e2 <_vfprintf_r+0x177e>
    6674:	3502      	adds	r5, #2
    6676:	2700      	movs	r7, #0
    6678:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    667c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    6680:	462b      	mov	r3, r5
    6682:	3501      	adds	r5, #1
    6684:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    6688:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    668c:	2909      	cmp	r1, #9
    668e:	d9f3      	bls.n	6678 <_vfprintf_r+0x714>
    6690:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    6694:	461d      	mov	r5, r3
    6696:	e511      	b.n	60bc <_vfprintf_r+0x158>
    6698:	990b      	ldr	r1, [sp, #44]	; 0x2c
    669a:	462b      	mov	r3, r5
    669c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    669e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    66a2:	920a      	str	r2, [sp, #40]	; 0x28
    66a4:	782a      	ldrb	r2, [r5, #0]
    66a6:	910b      	str	r1, [sp, #44]	; 0x2c
    66a8:	e507      	b.n	60ba <_vfprintf_r+0x156>
    66aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    66ae:	f04f 0800 	mov.w	r8, #0
    66b2:	462b      	mov	r3, r5
    66b4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    66b8:	f813 2b01 	ldrb.w	r2, [r3], #1
    66bc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    66c0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    66c4:	461d      	mov	r5, r3
    66c6:	2909      	cmp	r1, #9
    66c8:	d9f3      	bls.n	66b2 <_vfprintf_r+0x74e>
    66ca:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    66ce:	461d      	mov	r5, r3
    66d0:	e4f4      	b.n	60bc <_vfprintf_r+0x158>
    66d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    66d4:	9216      	str	r2, [sp, #88]	; 0x58
    66d6:	f043 0310 	orr.w	r3, r3, #16
    66da:	930a      	str	r3, [sp, #40]	; 0x28
    66dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    66e0:	f01c 0f20 	tst.w	ip, #32
    66e4:	f000 815d 	beq.w	69a2 <_vfprintf_r+0xa3e>
    66e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    66ea:	1dc3      	adds	r3, r0, #7
    66ec:	f023 0307 	bic.w	r3, r3, #7
    66f0:	f103 0108 	add.w	r1, r3, #8
    66f4:	910b      	str	r1, [sp, #44]	; 0x2c
    66f6:	e9d3 ab00 	ldrd	sl, fp, [r3]
    66fa:	f1ba 0f00 	cmp.w	sl, #0
    66fe:	f17b 0200 	sbcs.w	r2, fp, #0
    6702:	f2c0 849b 	blt.w	703c <_vfprintf_r+0x10d8>
    6706:	ea5a 030b 	orrs.w	r3, sl, fp
    670a:	f04f 0301 	mov.w	r3, #1
    670e:	bf0c      	ite	eq
    6710:	2200      	moveq	r2, #0
    6712:	2201      	movne	r2, #1
    6714:	e5bc      	b.n	6290 <_vfprintf_r+0x32c>
    6716:	980a      	ldr	r0, [sp, #40]	; 0x28
    6718:	9216      	str	r2, [sp, #88]	; 0x58
    671a:	f010 0f08 	tst.w	r0, #8
    671e:	f000 84ed 	beq.w	70fc <_vfprintf_r+0x1198>
    6722:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6724:	1dcb      	adds	r3, r1, #7
    6726:	f023 0307 	bic.w	r3, r3, #7
    672a:	f103 0208 	add.w	r2, r3, #8
    672e:	920b      	str	r2, [sp, #44]	; 0x2c
    6730:	f8d3 8004 	ldr.w	r8, [r3, #4]
    6734:	f8d3 a000 	ldr.w	sl, [r3]
    6738:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    673c:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    6740:	4650      	mov	r0, sl
    6742:	4641      	mov	r1, r8
    6744:	f003 fe4a 	bl	a3dc <__isinfd>
    6748:	4683      	mov	fp, r0
    674a:	2800      	cmp	r0, #0
    674c:	f000 8599 	beq.w	7282 <_vfprintf_r+0x131e>
    6750:	4650      	mov	r0, sl
    6752:	2200      	movs	r2, #0
    6754:	2300      	movs	r3, #0
    6756:	4641      	mov	r1, r8
    6758:	f7fe fcac 	bl	50b4 <__aeabi_dcmplt>
    675c:	2800      	cmp	r0, #0
    675e:	f040 850b 	bne.w	7178 <_vfprintf_r+0x1214>
    6762:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6766:	f64b 214c 	movw	r1, #47692	; 0xba4c
    676a:	f64b 2248 	movw	r2, #47688	; 0xba48
    676e:	9816      	ldr	r0, [sp, #88]	; 0x58
    6770:	f2c0 0100 	movt	r1, #0
    6774:	f2c0 0200 	movt	r2, #0
    6778:	f04f 0c03 	mov.w	ip, #3
    677c:	2847      	cmp	r0, #71	; 0x47
    677e:	bfd8      	it	le
    6780:	4611      	movle	r1, r2
    6782:	9113      	str	r1, [sp, #76]	; 0x4c
    6784:	990a      	ldr	r1, [sp, #40]	; 0x28
    6786:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    678a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    678e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    6792:	910a      	str	r1, [sp, #40]	; 0x28
    6794:	f04f 0c00 	mov.w	ip, #0
    6798:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    679c:	e5b1      	b.n	6302 <_vfprintf_r+0x39e>
    679e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    67a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    67a2:	f043 0308 	orr.w	r3, r3, #8
    67a6:	930a      	str	r3, [sp, #40]	; 0x28
    67a8:	462b      	mov	r3, r5
    67aa:	782a      	ldrb	r2, [r5, #0]
    67ac:	910b      	str	r1, [sp, #44]	; 0x2c
    67ae:	e484      	b.n	60ba <_vfprintf_r+0x156>
    67b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    67b2:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    67b6:	910a      	str	r1, [sp, #40]	; 0x28
    67b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    67ba:	e73c      	b.n	6636 <_vfprintf_r+0x6d2>
    67bc:	782a      	ldrb	r2, [r5, #0]
    67be:	2a6c      	cmp	r2, #108	; 0x6c
    67c0:	f000 8555 	beq.w	726e <_vfprintf_r+0x130a>
    67c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    67c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    67c8:	910b      	str	r1, [sp, #44]	; 0x2c
    67ca:	f043 0310 	orr.w	r3, r3, #16
    67ce:	930a      	str	r3, [sp, #40]	; 0x28
    67d0:	462b      	mov	r3, r5
    67d2:	e472      	b.n	60ba <_vfprintf_r+0x156>
    67d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67d6:	f012 0f20 	tst.w	r2, #32
    67da:	f000 8482 	beq.w	70e2 <_vfprintf_r+0x117e>
    67de:	980b      	ldr	r0, [sp, #44]	; 0x2c
    67e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    67e2:	6803      	ldr	r3, [r0, #0]
    67e4:	4610      	mov	r0, r2
    67e6:	ea4f 71e0 	mov.w	r1, r0, asr #31
    67ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    67ec:	e9c3 0100 	strd	r0, r1, [r3]
    67f0:	f102 0a04 	add.w	sl, r2, #4
    67f4:	e41e      	b.n	6034 <_vfprintf_r+0xd0>
    67f6:	9216      	str	r2, [sp, #88]	; 0x58
    67f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67fa:	f012 0320 	ands.w	r3, r2, #32
    67fe:	f000 80ef 	beq.w	69e0 <_vfprintf_r+0xa7c>
    6802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6804:	1dda      	adds	r2, r3, #7
    6806:	2300      	movs	r3, #0
    6808:	f022 0207 	bic.w	r2, r2, #7
    680c:	f102 0c08 	add.w	ip, r2, #8
    6810:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6814:	e9d2 ab00 	ldrd	sl, fp, [r2]
    6818:	ea5a 000b 	orrs.w	r0, sl, fp
    681c:	bf0c      	ite	eq
    681e:	2200      	moveq	r2, #0
    6820:	2201      	movne	r2, #1
    6822:	e531      	b.n	6288 <_vfprintf_r+0x324>
    6824:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6826:	2178      	movs	r1, #120	; 0x78
    6828:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    682c:	9116      	str	r1, [sp, #88]	; 0x58
    682e:	6803      	ldr	r3, [r0, #0]
    6830:	f64b 2058 	movw	r0, #47704	; 0xba58
    6834:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    6838:	2130      	movs	r1, #48	; 0x30
    683a:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    683e:	f04c 0c02 	orr.w	ip, ip, #2
    6842:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6844:	1e1a      	subs	r2, r3, #0
    6846:	bf18      	it	ne
    6848:	2201      	movne	r2, #1
    684a:	f2c0 0000 	movt	r0, #0
    684e:	469a      	mov	sl, r3
    6850:	f04f 0b00 	mov.w	fp, #0
    6854:	3104      	adds	r1, #4
    6856:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    685a:	9019      	str	r0, [sp, #100]	; 0x64
    685c:	2302      	movs	r3, #2
    685e:	910b      	str	r1, [sp, #44]	; 0x2c
    6860:	e512      	b.n	6288 <_vfprintf_r+0x324>
    6862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6864:	9216      	str	r2, [sp, #88]	; 0x58
    6866:	f04f 0200 	mov.w	r2, #0
    686a:	1d18      	adds	r0, r3, #4
    686c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    6870:	681b      	ldr	r3, [r3, #0]
    6872:	900b      	str	r0, [sp, #44]	; 0x2c
    6874:	9313      	str	r3, [sp, #76]	; 0x4c
    6876:	2b00      	cmp	r3, #0
    6878:	f000 86c6 	beq.w	7608 <_vfprintf_r+0x16a4>
    687c:	2f00      	cmp	r7, #0
    687e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6880:	f2c0 868f 	blt.w	75a2 <_vfprintf_r+0x163e>
    6884:	2100      	movs	r1, #0
    6886:	463a      	mov	r2, r7
    6888:	f002 fdc4 	bl	9414 <memchr>
    688c:	4603      	mov	r3, r0
    688e:	2800      	cmp	r0, #0
    6890:	f000 86f5 	beq.w	767e <_vfprintf_r+0x171a>
    6894:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6896:	1a1b      	subs	r3, r3, r0
    6898:	9310      	str	r3, [sp, #64]	; 0x40
    689a:	42bb      	cmp	r3, r7
    689c:	f340 85be 	ble.w	741c <_vfprintf_r+0x14b8>
    68a0:	9710      	str	r7, [sp, #64]	; 0x40
    68a2:	2100      	movs	r1, #0
    68a4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    68a8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    68ac:	970c      	str	r7, [sp, #48]	; 0x30
    68ae:	9117      	str	r1, [sp, #92]	; 0x5c
    68b0:	e527      	b.n	6302 <_vfprintf_r+0x39e>
    68b2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    68b6:	9216      	str	r2, [sp, #88]	; 0x58
    68b8:	f01c 0f20 	tst.w	ip, #32
    68bc:	d023      	beq.n	6906 <_vfprintf_r+0x9a2>
    68be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    68c0:	2301      	movs	r3, #1
    68c2:	1dc2      	adds	r2, r0, #7
    68c4:	f022 0207 	bic.w	r2, r2, #7
    68c8:	f102 0108 	add.w	r1, r2, #8
    68cc:	910b      	str	r1, [sp, #44]	; 0x2c
    68ce:	e9d2 ab00 	ldrd	sl, fp, [r2]
    68d2:	ea5a 020b 	orrs.w	r2, sl, fp
    68d6:	bf0c      	ite	eq
    68d8:	2200      	moveq	r2, #0
    68da:	2201      	movne	r2, #1
    68dc:	e4d4      	b.n	6288 <_vfprintf_r+0x324>
    68de:	990a      	ldr	r1, [sp, #40]	; 0x28
    68e0:	462b      	mov	r3, r5
    68e2:	f041 0120 	orr.w	r1, r1, #32
    68e6:	910a      	str	r1, [sp, #40]	; 0x28
    68e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    68ea:	782a      	ldrb	r2, [r5, #0]
    68ec:	910b      	str	r1, [sp, #44]	; 0x2c
    68ee:	f7ff bbe4 	b.w	60ba <_vfprintf_r+0x156>
    68f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    68f4:	9216      	str	r2, [sp, #88]	; 0x58
    68f6:	f043 0310 	orr.w	r3, r3, #16
    68fa:	930a      	str	r3, [sp, #40]	; 0x28
    68fc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6900:	f01c 0f20 	tst.w	ip, #32
    6904:	d1db      	bne.n	68be <_vfprintf_r+0x95a>
    6906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6908:	f013 0f10 	tst.w	r3, #16
    690c:	f000 83d5 	beq.w	70ba <_vfprintf_r+0x1156>
    6910:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6912:	2301      	movs	r3, #1
    6914:	1d02      	adds	r2, r0, #4
    6916:	920b      	str	r2, [sp, #44]	; 0x2c
    6918:	6801      	ldr	r1, [r0, #0]
    691a:	1e0a      	subs	r2, r1, #0
    691c:	bf18      	it	ne
    691e:	2201      	movne	r2, #1
    6920:	468a      	mov	sl, r1
    6922:	f04f 0b00 	mov.w	fp, #0
    6926:	e4af      	b.n	6288 <_vfprintf_r+0x324>
    6928:	980a      	ldr	r0, [sp, #40]	; 0x28
    692a:	9216      	str	r2, [sp, #88]	; 0x58
    692c:	f64b 2234 	movw	r2, #47668	; 0xba34
    6930:	f010 0f20 	tst.w	r0, #32
    6934:	f2c0 0200 	movt	r2, #0
    6938:	9219      	str	r2, [sp, #100]	; 0x64
    693a:	f47f ac92 	bne.w	6262 <_vfprintf_r+0x2fe>
    693e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6940:	f013 0f10 	tst.w	r3, #16
    6944:	f040 831a 	bne.w	6f7c <_vfprintf_r+0x1018>
    6948:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    694a:	f012 0f40 	tst.w	r2, #64	; 0x40
    694e:	f000 8315 	beq.w	6f7c <_vfprintf_r+0x1018>
    6952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6954:	f103 0c04 	add.w	ip, r3, #4
    6958:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    695c:	f8b3 a000 	ldrh.w	sl, [r3]
    6960:	46d2      	mov	sl, sl
    6962:	f04f 0b00 	mov.w	fp, #0
    6966:	e485      	b.n	6274 <_vfprintf_r+0x310>
    6968:	9216      	str	r2, [sp, #88]	; 0x58
    696a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    696e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6970:	f04f 0c01 	mov.w	ip, #1
    6974:	f04f 0000 	mov.w	r0, #0
    6978:	3104      	adds	r1, #4
    697a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    697e:	6813      	ldr	r3, [r2, #0]
    6980:	3204      	adds	r2, #4
    6982:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    6986:	920b      	str	r2, [sp, #44]	; 0x2c
    6988:	9113      	str	r1, [sp, #76]	; 0x4c
    698a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    698e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    6992:	e62f      	b.n	65f4 <_vfprintf_r+0x690>
    6994:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6998:	9216      	str	r2, [sp, #88]	; 0x58
    699a:	f01c 0f20 	tst.w	ip, #32
    699e:	f47f aea3 	bne.w	66e8 <_vfprintf_r+0x784>
    69a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    69a4:	f012 0f10 	tst.w	r2, #16
    69a8:	f040 82f1 	bne.w	6f8e <_vfprintf_r+0x102a>
    69ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    69ae:	f012 0f40 	tst.w	r2, #64	; 0x40
    69b2:	f000 82ec 	beq.w	6f8e <_vfprintf_r+0x102a>
    69b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    69b8:	f103 0c04 	add.w	ip, r3, #4
    69bc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    69c0:	f9b3 a000 	ldrsh.w	sl, [r3]
    69c4:	46d2      	mov	sl, sl
    69c6:	ea4f 7bea 	mov.w	fp, sl, asr #31
    69ca:	e696      	b.n	66fa <_vfprintf_r+0x796>
    69cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    69ce:	9216      	str	r2, [sp, #88]	; 0x58
    69d0:	f041 0110 	orr.w	r1, r1, #16
    69d4:	910a      	str	r1, [sp, #40]	; 0x28
    69d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    69d8:	f012 0320 	ands.w	r3, r2, #32
    69dc:	f47f af11 	bne.w	6802 <_vfprintf_r+0x89e>
    69e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    69e2:	f011 0210 	ands.w	r2, r1, #16
    69e6:	f000 8354 	beq.w	7092 <_vfprintf_r+0x112e>
    69ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    69ec:	f102 0c04 	add.w	ip, r2, #4
    69f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    69f4:	6811      	ldr	r1, [r2, #0]
    69f6:	1e0a      	subs	r2, r1, #0
    69f8:	bf18      	it	ne
    69fa:	2201      	movne	r2, #1
    69fc:	468a      	mov	sl, r1
    69fe:	f04f 0b00 	mov.w	fp, #0
    6a02:	e441      	b.n	6288 <_vfprintf_r+0x324>
    6a04:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6a06:	2a65      	cmp	r2, #101	; 0x65
    6a08:	f340 8128 	ble.w	6c5c <_vfprintf_r+0xcf8>
    6a0c:	9812      	ldr	r0, [sp, #72]	; 0x48
    6a0e:	2200      	movs	r2, #0
    6a10:	2300      	movs	r3, #0
    6a12:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6a14:	f7fe fb44 	bl	50a0 <__aeabi_dcmpeq>
    6a18:	2800      	cmp	r0, #0
    6a1a:	f000 81be 	beq.w	6d9a <_vfprintf_r+0xe36>
    6a1e:	2301      	movs	r3, #1
    6a20:	6063      	str	r3, [r4, #4]
    6a22:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6a26:	f64b 2374 	movw	r3, #47732	; 0xba74
    6a2a:	f2c0 0300 	movt	r3, #0
    6a2e:	6023      	str	r3, [r4, #0]
    6a30:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6a34:	3201      	adds	r2, #1
    6a36:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6a3a:	3301      	adds	r3, #1
    6a3c:	2a07      	cmp	r2, #7
    6a3e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6a42:	bfd8      	it	le
    6a44:	f104 0308 	addle.w	r3, r4, #8
    6a48:	f300 839b 	bgt.w	7182 <_vfprintf_r+0x121e>
    6a4c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    6a50:	981a      	ldr	r0, [sp, #104]	; 0x68
    6a52:	4282      	cmp	r2, r0
    6a54:	db04      	blt.n	6a60 <_vfprintf_r+0xafc>
    6a56:	990a      	ldr	r1, [sp, #40]	; 0x28
    6a58:	f011 0f01 	tst.w	r1, #1
    6a5c:	f43f ad49 	beq.w	64f2 <_vfprintf_r+0x58e>
    6a60:	2201      	movs	r2, #1
    6a62:	605a      	str	r2, [r3, #4]
    6a64:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6a68:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6a6c:	3201      	adds	r2, #1
    6a6e:	981d      	ldr	r0, [sp, #116]	; 0x74
    6a70:	3101      	adds	r1, #1
    6a72:	2a07      	cmp	r2, #7
    6a74:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6a78:	6018      	str	r0, [r3, #0]
    6a7a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6a7e:	f300 855f 	bgt.w	7540 <_vfprintf_r+0x15dc>
    6a82:	3308      	adds	r3, #8
    6a84:	991a      	ldr	r1, [sp, #104]	; 0x68
    6a86:	1e4f      	subs	r7, r1, #1
    6a88:	2f00      	cmp	r7, #0
    6a8a:	f77f ad32 	ble.w	64f2 <_vfprintf_r+0x58e>
    6a8e:	2f10      	cmp	r7, #16
    6a90:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 6fc8 <_vfprintf_r+0x1064>
    6a94:	f340 82ea 	ble.w	706c <_vfprintf_r+0x1108>
    6a98:	4642      	mov	r2, r8
    6a9a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6a9e:	46a8      	mov	r8, r5
    6aa0:	2410      	movs	r4, #16
    6aa2:	f10a 0a0c 	add.w	sl, sl, #12
    6aa6:	4615      	mov	r5, r2
    6aa8:	e003      	b.n	6ab2 <_vfprintf_r+0xb4e>
    6aaa:	3f10      	subs	r7, #16
    6aac:	2f10      	cmp	r7, #16
    6aae:	f340 82da 	ble.w	7066 <_vfprintf_r+0x1102>
    6ab2:	605c      	str	r4, [r3, #4]
    6ab4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6ab8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6abc:	3201      	adds	r2, #1
    6abe:	601d      	str	r5, [r3, #0]
    6ac0:	3110      	adds	r1, #16
    6ac2:	2a07      	cmp	r2, #7
    6ac4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6ac8:	f103 0308 	add.w	r3, r3, #8
    6acc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6ad0:	ddeb      	ble.n	6aaa <_vfprintf_r+0xb46>
    6ad2:	4648      	mov	r0, r9
    6ad4:	4631      	mov	r1, r6
    6ad6:	4652      	mov	r2, sl
    6ad8:	f7ff fa36 	bl	5f48 <__sprint_r>
    6adc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6ae0:	3304      	adds	r3, #4
    6ae2:	2800      	cmp	r0, #0
    6ae4:	d0e1      	beq.n	6aaa <_vfprintf_r+0xb46>
    6ae6:	f7ff bb5d 	b.w	61a4 <_vfprintf_r+0x240>
    6aea:	b97b      	cbnz	r3, 6b0c <_vfprintf_r+0xba8>
    6aec:	990a      	ldr	r1, [sp, #40]	; 0x28
    6aee:	f011 0f01 	tst.w	r1, #1
    6af2:	d00b      	beq.n	6b0c <_vfprintf_r+0xba8>
    6af4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    6af8:	2330      	movs	r3, #48	; 0x30
    6afa:	3204      	adds	r2, #4
    6afc:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    6b00:	3227      	adds	r2, #39	; 0x27
    6b02:	2301      	movs	r3, #1
    6b04:	9213      	str	r2, [sp, #76]	; 0x4c
    6b06:	9310      	str	r3, [sp, #64]	; 0x40
    6b08:	f7ff bbf3 	b.w	62f2 <_vfprintf_r+0x38e>
    6b0c:	9818      	ldr	r0, [sp, #96]	; 0x60
    6b0e:	2100      	movs	r1, #0
    6b10:	9110      	str	r1, [sp, #64]	; 0x40
    6b12:	9013      	str	r0, [sp, #76]	; 0x4c
    6b14:	f7ff bbed 	b.w	62f2 <_vfprintf_r+0x38e>
    6b18:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6b1a:	990c      	ldr	r1, [sp, #48]	; 0x30
    6b1c:	1a47      	subs	r7, r0, r1
    6b1e:	2f00      	cmp	r7, #0
    6b20:	f77f ac84 	ble.w	642c <_vfprintf_r+0x4c8>
    6b24:	2f10      	cmp	r7, #16
    6b26:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 6fc8 <_vfprintf_r+0x1064>
    6b2a:	dd2e      	ble.n	6b8a <_vfprintf_r+0xc26>
    6b2c:	4643      	mov	r3, r8
    6b2e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6b32:	46a8      	mov	r8, r5
    6b34:	f04f 0a10 	mov.w	sl, #16
    6b38:	f10b 0b0c 	add.w	fp, fp, #12
    6b3c:	461d      	mov	r5, r3
    6b3e:	e002      	b.n	6b46 <_vfprintf_r+0xbe2>
    6b40:	3f10      	subs	r7, #16
    6b42:	2f10      	cmp	r7, #16
    6b44:	dd1e      	ble.n	6b84 <_vfprintf_r+0xc20>
    6b46:	f8c4 a004 	str.w	sl, [r4, #4]
    6b4a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b4e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6b52:	3301      	adds	r3, #1
    6b54:	6025      	str	r5, [r4, #0]
    6b56:	3210      	adds	r2, #16
    6b58:	2b07      	cmp	r3, #7
    6b5a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6b5e:	f104 0408 	add.w	r4, r4, #8
    6b62:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6b66:	ddeb      	ble.n	6b40 <_vfprintf_r+0xbdc>
    6b68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6b6c:	4648      	mov	r0, r9
    6b6e:	4631      	mov	r1, r6
    6b70:	465a      	mov	r2, fp
    6b72:	3404      	adds	r4, #4
    6b74:	f7ff f9e8 	bl	5f48 <__sprint_r>
    6b78:	2800      	cmp	r0, #0
    6b7a:	f47f ab13 	bne.w	61a4 <_vfprintf_r+0x240>
    6b7e:	3f10      	subs	r7, #16
    6b80:	2f10      	cmp	r7, #16
    6b82:	dce0      	bgt.n	6b46 <_vfprintf_r+0xbe2>
    6b84:	462b      	mov	r3, r5
    6b86:	4645      	mov	r5, r8
    6b88:	4698      	mov	r8, r3
    6b8a:	6067      	str	r7, [r4, #4]
    6b8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6b90:	f8c4 8000 	str.w	r8, [r4]
    6b94:	1c5a      	adds	r2, r3, #1
    6b96:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6b9a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6b9e:	19db      	adds	r3, r3, r7
    6ba0:	2a07      	cmp	r2, #7
    6ba2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6ba6:	f300 823a 	bgt.w	701e <_vfprintf_r+0x10ba>
    6baa:	3408      	adds	r4, #8
    6bac:	e43e      	b.n	642c <_vfprintf_r+0x4c8>
    6bae:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6bb0:	6063      	str	r3, [r4, #4]
    6bb2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6bb6:	6021      	str	r1, [r4, #0]
    6bb8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6bbc:	3201      	adds	r2, #1
    6bbe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6bc2:	18cb      	adds	r3, r1, r3
    6bc4:	2a07      	cmp	r2, #7
    6bc6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6bca:	f300 8549 	bgt.w	7660 <_vfprintf_r+0x16fc>
    6bce:	3408      	adds	r4, #8
    6bd0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    6bd2:	2301      	movs	r3, #1
    6bd4:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    6bd8:	6063      	str	r3, [r4, #4]
    6bda:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6bde:	6022      	str	r2, [r4, #0]
    6be0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6be4:	3301      	adds	r3, #1
    6be6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6bea:	3201      	adds	r2, #1
    6bec:	2b07      	cmp	r3, #7
    6bee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6bf2:	bfd8      	it	le
    6bf4:	f104 0308 	addle.w	r3, r4, #8
    6bf8:	f300 8523 	bgt.w	7642 <_vfprintf_r+0x16de>
    6bfc:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6bfe:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    6c02:	19c7      	adds	r7, r0, r7
    6c04:	981a      	ldr	r0, [sp, #104]	; 0x68
    6c06:	601f      	str	r7, [r3, #0]
    6c08:	1a81      	subs	r1, r0, r2
    6c0a:	6059      	str	r1, [r3, #4]
    6c0c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6c10:	1a8a      	subs	r2, r1, r2
    6c12:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    6c16:	1812      	adds	r2, r2, r0
    6c18:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6c1c:	3101      	adds	r1, #1
    6c1e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    6c22:	2907      	cmp	r1, #7
    6c24:	f340 8232 	ble.w	708c <_vfprintf_r+0x1128>
    6c28:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6c2c:	4648      	mov	r0, r9
    6c2e:	4631      	mov	r1, r6
    6c30:	320c      	adds	r2, #12
    6c32:	f7ff f989 	bl	5f48 <__sprint_r>
    6c36:	2800      	cmp	r0, #0
    6c38:	f47f aab4 	bne.w	61a4 <_vfprintf_r+0x240>
    6c3c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6c40:	3304      	adds	r3, #4
    6c42:	e456      	b.n	64f2 <_vfprintf_r+0x58e>
    6c44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6c48:	4648      	mov	r0, r9
    6c4a:	4631      	mov	r1, r6
    6c4c:	320c      	adds	r2, #12
    6c4e:	f7ff f97b 	bl	5f48 <__sprint_r>
    6c52:	2800      	cmp	r0, #0
    6c54:	f43f acb4 	beq.w	65c0 <_vfprintf_r+0x65c>
    6c58:	f7ff baa4 	b.w	61a4 <_vfprintf_r+0x240>
    6c5c:	991a      	ldr	r1, [sp, #104]	; 0x68
    6c5e:	2901      	cmp	r1, #1
    6c60:	dd4c      	ble.n	6cfc <_vfprintf_r+0xd98>
    6c62:	2301      	movs	r3, #1
    6c64:	6063      	str	r3, [r4, #4]
    6c66:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6c6a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6c6e:	3301      	adds	r3, #1
    6c70:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6c72:	3201      	adds	r2, #1
    6c74:	2b07      	cmp	r3, #7
    6c76:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6c7a:	6020      	str	r0, [r4, #0]
    6c7c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6c80:	f300 81b2 	bgt.w	6fe8 <_vfprintf_r+0x1084>
    6c84:	3408      	adds	r4, #8
    6c86:	2301      	movs	r3, #1
    6c88:	6063      	str	r3, [r4, #4]
    6c8a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6c8e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6c92:	3301      	adds	r3, #1
    6c94:	991d      	ldr	r1, [sp, #116]	; 0x74
    6c96:	3201      	adds	r2, #1
    6c98:	2b07      	cmp	r3, #7
    6c9a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6c9e:	6021      	str	r1, [r4, #0]
    6ca0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6ca4:	f300 8192 	bgt.w	6fcc <_vfprintf_r+0x1068>
    6ca8:	3408      	adds	r4, #8
    6caa:	9812      	ldr	r0, [sp, #72]	; 0x48
    6cac:	2200      	movs	r2, #0
    6cae:	2300      	movs	r3, #0
    6cb0:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6cb2:	f7fe f9f5 	bl	50a0 <__aeabi_dcmpeq>
    6cb6:	2800      	cmp	r0, #0
    6cb8:	f040 811d 	bne.w	6ef6 <_vfprintf_r+0xf92>
    6cbc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6cbe:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6cc0:	1e5a      	subs	r2, r3, #1
    6cc2:	6062      	str	r2, [r4, #4]
    6cc4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6cc8:	1c41      	adds	r1, r0, #1
    6cca:	6021      	str	r1, [r4, #0]
    6ccc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6cd0:	3301      	adds	r3, #1
    6cd2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6cd6:	188a      	adds	r2, r1, r2
    6cd8:	2b07      	cmp	r3, #7
    6cda:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6cde:	dc21      	bgt.n	6d24 <_vfprintf_r+0xdc0>
    6ce0:	3408      	adds	r4, #8
    6ce2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    6ce4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    6ce8:	981c      	ldr	r0, [sp, #112]	; 0x70
    6cea:	6022      	str	r2, [r4, #0]
    6cec:	6063      	str	r3, [r4, #4]
    6cee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6cf2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6cf6:	3301      	adds	r3, #1
    6cf8:	f7ff bbf0 	b.w	64dc <_vfprintf_r+0x578>
    6cfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6cfe:	f012 0f01 	tst.w	r2, #1
    6d02:	d1ae      	bne.n	6c62 <_vfprintf_r+0xcfe>
    6d04:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6d06:	2301      	movs	r3, #1
    6d08:	6063      	str	r3, [r4, #4]
    6d0a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6d0e:	6022      	str	r2, [r4, #0]
    6d10:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6d14:	3301      	adds	r3, #1
    6d16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6d1a:	3201      	adds	r2, #1
    6d1c:	2b07      	cmp	r3, #7
    6d1e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6d22:	dddd      	ble.n	6ce0 <_vfprintf_r+0xd7c>
    6d24:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d28:	4648      	mov	r0, r9
    6d2a:	4631      	mov	r1, r6
    6d2c:	320c      	adds	r2, #12
    6d2e:	f7ff f90b 	bl	5f48 <__sprint_r>
    6d32:	2800      	cmp	r0, #0
    6d34:	f47f aa36 	bne.w	61a4 <_vfprintf_r+0x240>
    6d38:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d3c:	3404      	adds	r4, #4
    6d3e:	e7d0      	b.n	6ce2 <_vfprintf_r+0xd7e>
    6d40:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d44:	4648      	mov	r0, r9
    6d46:	4631      	mov	r1, r6
    6d48:	320c      	adds	r2, #12
    6d4a:	f7ff f8fd 	bl	5f48 <__sprint_r>
    6d4e:	2800      	cmp	r0, #0
    6d50:	f47f aa28 	bne.w	61a4 <_vfprintf_r+0x240>
    6d54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d58:	3404      	adds	r4, #4
    6d5a:	f7ff bbb0 	b.w	64be <_vfprintf_r+0x55a>
    6d5e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d62:	4648      	mov	r0, r9
    6d64:	4631      	mov	r1, r6
    6d66:	320c      	adds	r2, #12
    6d68:	f7ff f8ee 	bl	5f48 <__sprint_r>
    6d6c:	2800      	cmp	r0, #0
    6d6e:	f47f aa19 	bne.w	61a4 <_vfprintf_r+0x240>
    6d72:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d76:	3404      	adds	r4, #4
    6d78:	f7ff bb3c 	b.w	63f4 <_vfprintf_r+0x490>
    6d7c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d80:	4648      	mov	r0, r9
    6d82:	4631      	mov	r1, r6
    6d84:	320c      	adds	r2, #12
    6d86:	f7ff f8df 	bl	5f48 <__sprint_r>
    6d8a:	2800      	cmp	r0, #0
    6d8c:	f47f aa0a 	bne.w	61a4 <_vfprintf_r+0x240>
    6d90:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6d94:	3404      	adds	r4, #4
    6d96:	f7ff bb43 	b.w	6420 <_vfprintf_r+0x4bc>
    6d9a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    6d9e:	2b00      	cmp	r3, #0
    6da0:	f340 81fd 	ble.w	719e <_vfprintf_r+0x123a>
    6da4:	991a      	ldr	r1, [sp, #104]	; 0x68
    6da6:	428b      	cmp	r3, r1
    6da8:	f6ff af01 	blt.w	6bae <_vfprintf_r+0xc4a>
    6dac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6dae:	6061      	str	r1, [r4, #4]
    6db0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6db4:	6022      	str	r2, [r4, #0]
    6db6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6dba:	3301      	adds	r3, #1
    6dbc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6dc0:	1852      	adds	r2, r2, r1
    6dc2:	2b07      	cmp	r3, #7
    6dc4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6dc8:	bfd8      	it	le
    6dca:	f104 0308 	addle.w	r3, r4, #8
    6dce:	f300 8429 	bgt.w	7624 <_vfprintf_r+0x16c0>
    6dd2:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    6dd6:	981a      	ldr	r0, [sp, #104]	; 0x68
    6dd8:	1a24      	subs	r4, r4, r0
    6dda:	2c00      	cmp	r4, #0
    6ddc:	f340 81b3 	ble.w	7146 <_vfprintf_r+0x11e2>
    6de0:	2c10      	cmp	r4, #16
    6de2:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 6fc8 <_vfprintf_r+0x1064>
    6de6:	f340 819d 	ble.w	7124 <_vfprintf_r+0x11c0>
    6dea:	4642      	mov	r2, r8
    6dec:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6df0:	46a8      	mov	r8, r5
    6df2:	2710      	movs	r7, #16
    6df4:	f10a 0a0c 	add.w	sl, sl, #12
    6df8:	4615      	mov	r5, r2
    6dfa:	e003      	b.n	6e04 <_vfprintf_r+0xea0>
    6dfc:	3c10      	subs	r4, #16
    6dfe:	2c10      	cmp	r4, #16
    6e00:	f340 818d 	ble.w	711e <_vfprintf_r+0x11ba>
    6e04:	605f      	str	r7, [r3, #4]
    6e06:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6e0a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6e0e:	3201      	adds	r2, #1
    6e10:	601d      	str	r5, [r3, #0]
    6e12:	3110      	adds	r1, #16
    6e14:	2a07      	cmp	r2, #7
    6e16:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6e1a:	f103 0308 	add.w	r3, r3, #8
    6e1e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6e22:	ddeb      	ble.n	6dfc <_vfprintf_r+0xe98>
    6e24:	4648      	mov	r0, r9
    6e26:	4631      	mov	r1, r6
    6e28:	4652      	mov	r2, sl
    6e2a:	f7ff f88d 	bl	5f48 <__sprint_r>
    6e2e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6e32:	3304      	adds	r3, #4
    6e34:	2800      	cmp	r0, #0
    6e36:	d0e1      	beq.n	6dfc <_vfprintf_r+0xe98>
    6e38:	f7ff b9b4 	b.w	61a4 <_vfprintf_r+0x240>
    6e3c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6e3e:	9819      	ldr	r0, [sp, #100]	; 0x64
    6e40:	4613      	mov	r3, r2
    6e42:	9213      	str	r2, [sp, #76]	; 0x4c
    6e44:	f00a 020f 	and.w	r2, sl, #15
    6e48:	ea4f 111a 	mov.w	r1, sl, lsr #4
    6e4c:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    6e50:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    6e54:	5c82      	ldrb	r2, [r0, r2]
    6e56:	468a      	mov	sl, r1
    6e58:	46e3      	mov	fp, ip
    6e5a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    6e5e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    6e62:	d1ef      	bne.n	6e44 <_vfprintf_r+0xee0>
    6e64:	9818      	ldr	r0, [sp, #96]	; 0x60
    6e66:	9313      	str	r3, [sp, #76]	; 0x4c
    6e68:	1ac0      	subs	r0, r0, r3
    6e6a:	9010      	str	r0, [sp, #64]	; 0x40
    6e6c:	f7ff ba41 	b.w	62f2 <_vfprintf_r+0x38e>
    6e70:	2209      	movs	r2, #9
    6e72:	2300      	movs	r3, #0
    6e74:	4552      	cmp	r2, sl
    6e76:	eb73 000b 	sbcs.w	r0, r3, fp
    6e7a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    6e7e:	d21f      	bcs.n	6ec0 <_vfprintf_r+0xf5c>
    6e80:	4623      	mov	r3, r4
    6e82:	4644      	mov	r4, r8
    6e84:	46b8      	mov	r8, r7
    6e86:	461f      	mov	r7, r3
    6e88:	4650      	mov	r0, sl
    6e8a:	4659      	mov	r1, fp
    6e8c:	220a      	movs	r2, #10
    6e8e:	2300      	movs	r3, #0
    6e90:	f003 fe90 	bl	abb4 <__aeabi_uldivmod>
    6e94:	2300      	movs	r3, #0
    6e96:	4650      	mov	r0, sl
    6e98:	4659      	mov	r1, fp
    6e9a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    6e9e:	220a      	movs	r2, #10
    6ea0:	f804 cd01 	strb.w	ip, [r4, #-1]!
    6ea4:	f003 fe86 	bl	abb4 <__aeabi_uldivmod>
    6ea8:	2209      	movs	r2, #9
    6eaa:	2300      	movs	r3, #0
    6eac:	4682      	mov	sl, r0
    6eae:	468b      	mov	fp, r1
    6eb0:	4552      	cmp	r2, sl
    6eb2:	eb73 030b 	sbcs.w	r3, r3, fp
    6eb6:	d3e7      	bcc.n	6e88 <_vfprintf_r+0xf24>
    6eb8:	463b      	mov	r3, r7
    6eba:	4647      	mov	r7, r8
    6ebc:	46a0      	mov	r8, r4
    6ebe:	461c      	mov	r4, r3
    6ec0:	f108 30ff 	add.w	r0, r8, #4294967295
    6ec4:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    6ec8:	9013      	str	r0, [sp, #76]	; 0x4c
    6eca:	f808 ac01 	strb.w	sl, [r8, #-1]
    6ece:	9918      	ldr	r1, [sp, #96]	; 0x60
    6ed0:	1a09      	subs	r1, r1, r0
    6ed2:	9110      	str	r1, [sp, #64]	; 0x40
    6ed4:	f7ff ba0d 	b.w	62f2 <_vfprintf_r+0x38e>
    6ed8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6edc:	4648      	mov	r0, r9
    6ede:	4631      	mov	r1, r6
    6ee0:	320c      	adds	r2, #12
    6ee2:	f7ff f831 	bl	5f48 <__sprint_r>
    6ee6:	2800      	cmp	r0, #0
    6ee8:	f47f a95c 	bne.w	61a4 <_vfprintf_r+0x240>
    6eec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6ef0:	3404      	adds	r4, #4
    6ef2:	f7ff ba68 	b.w	63c6 <_vfprintf_r+0x462>
    6ef6:	991a      	ldr	r1, [sp, #104]	; 0x68
    6ef8:	1e4f      	subs	r7, r1, #1
    6efa:	2f00      	cmp	r7, #0
    6efc:	f77f aef1 	ble.w	6ce2 <_vfprintf_r+0xd7e>
    6f00:	2f10      	cmp	r7, #16
    6f02:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 6fc8 <_vfprintf_r+0x1064>
    6f06:	dd4e      	ble.n	6fa6 <_vfprintf_r+0x1042>
    6f08:	4643      	mov	r3, r8
    6f0a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6f0e:	46a8      	mov	r8, r5
    6f10:	f04f 0a10 	mov.w	sl, #16
    6f14:	f10b 0b0c 	add.w	fp, fp, #12
    6f18:	461d      	mov	r5, r3
    6f1a:	e002      	b.n	6f22 <_vfprintf_r+0xfbe>
    6f1c:	3f10      	subs	r7, #16
    6f1e:	2f10      	cmp	r7, #16
    6f20:	dd3e      	ble.n	6fa0 <_vfprintf_r+0x103c>
    6f22:	f8c4 a004 	str.w	sl, [r4, #4]
    6f26:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6f2a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6f2e:	3301      	adds	r3, #1
    6f30:	6025      	str	r5, [r4, #0]
    6f32:	3210      	adds	r2, #16
    6f34:	2b07      	cmp	r3, #7
    6f36:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6f3a:	f104 0408 	add.w	r4, r4, #8
    6f3e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6f42:	ddeb      	ble.n	6f1c <_vfprintf_r+0xfb8>
    6f44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6f48:	4648      	mov	r0, r9
    6f4a:	4631      	mov	r1, r6
    6f4c:	465a      	mov	r2, fp
    6f4e:	3404      	adds	r4, #4
    6f50:	f7fe fffa 	bl	5f48 <__sprint_r>
    6f54:	2800      	cmp	r0, #0
    6f56:	d0e1      	beq.n	6f1c <_vfprintf_r+0xfb8>
    6f58:	f7ff b924 	b.w	61a4 <_vfprintf_r+0x240>
    6f5c:	9816      	ldr	r0, [sp, #88]	; 0x58
    6f5e:	2130      	movs	r1, #48	; 0x30
    6f60:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6f64:	2201      	movs	r2, #1
    6f66:	2302      	movs	r3, #2
    6f68:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    6f6c:	f04c 0c02 	orr.w	ip, ip, #2
    6f70:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    6f74:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    6f78:	f7ff b986 	b.w	6288 <_vfprintf_r+0x324>
    6f7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6f7e:	1d01      	adds	r1, r0, #4
    6f80:	6803      	ldr	r3, [r0, #0]
    6f82:	910b      	str	r1, [sp, #44]	; 0x2c
    6f84:	469a      	mov	sl, r3
    6f86:	f04f 0b00 	mov.w	fp, #0
    6f8a:	f7ff b973 	b.w	6274 <_vfprintf_r+0x310>
    6f8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6f90:	1d01      	adds	r1, r0, #4
    6f92:	6803      	ldr	r3, [r0, #0]
    6f94:	910b      	str	r1, [sp, #44]	; 0x2c
    6f96:	469a      	mov	sl, r3
    6f98:	ea4f 7bea 	mov.w	fp, sl, asr #31
    6f9c:	f7ff bbad 	b.w	66fa <_vfprintf_r+0x796>
    6fa0:	462b      	mov	r3, r5
    6fa2:	4645      	mov	r5, r8
    6fa4:	4698      	mov	r8, r3
    6fa6:	6067      	str	r7, [r4, #4]
    6fa8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6fac:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6fb0:	3301      	adds	r3, #1
    6fb2:	f8c4 8000 	str.w	r8, [r4]
    6fb6:	19d2      	adds	r2, r2, r7
    6fb8:	2b07      	cmp	r3, #7
    6fba:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6fbe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6fc2:	f77f ae8d 	ble.w	6ce0 <_vfprintf_r+0xd7c>
    6fc6:	e6ad      	b.n	6d24 <_vfprintf_r+0xdc0>
    6fc8:	0000ba24 	.word	0x0000ba24
    6fcc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6fd0:	4648      	mov	r0, r9
    6fd2:	4631      	mov	r1, r6
    6fd4:	320c      	adds	r2, #12
    6fd6:	f7fe ffb7 	bl	5f48 <__sprint_r>
    6fda:	2800      	cmp	r0, #0
    6fdc:	f47f a8e2 	bne.w	61a4 <_vfprintf_r+0x240>
    6fe0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6fe4:	3404      	adds	r4, #4
    6fe6:	e660      	b.n	6caa <_vfprintf_r+0xd46>
    6fe8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6fec:	4648      	mov	r0, r9
    6fee:	4631      	mov	r1, r6
    6ff0:	320c      	adds	r2, #12
    6ff2:	f7fe ffa9 	bl	5f48 <__sprint_r>
    6ff6:	2800      	cmp	r0, #0
    6ff8:	f47f a8d4 	bne.w	61a4 <_vfprintf_r+0x240>
    6ffc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7000:	3404      	adds	r4, #4
    7002:	e640      	b.n	6c86 <_vfprintf_r+0xd22>
    7004:	2830      	cmp	r0, #48	; 0x30
    7006:	f000 82ec 	beq.w	75e2 <_vfprintf_r+0x167e>
    700a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    700c:	2330      	movs	r3, #48	; 0x30
    700e:	f800 3d01 	strb.w	r3, [r0, #-1]!
    7012:	9918      	ldr	r1, [sp, #96]	; 0x60
    7014:	9013      	str	r0, [sp, #76]	; 0x4c
    7016:	1a09      	subs	r1, r1, r0
    7018:	9110      	str	r1, [sp, #64]	; 0x40
    701a:	f7ff b96a 	b.w	62f2 <_vfprintf_r+0x38e>
    701e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7022:	4648      	mov	r0, r9
    7024:	4631      	mov	r1, r6
    7026:	320c      	adds	r2, #12
    7028:	f7fe ff8e 	bl	5f48 <__sprint_r>
    702c:	2800      	cmp	r0, #0
    702e:	f47f a8b9 	bne.w	61a4 <_vfprintf_r+0x240>
    7032:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7036:	3404      	adds	r4, #4
    7038:	f7ff b9f8 	b.w	642c <_vfprintf_r+0x4c8>
    703c:	f1da 0a00 	rsbs	sl, sl, #0
    7040:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    7044:	232d      	movs	r3, #45	; 0x2d
    7046:	ea5a 0c0b 	orrs.w	ip, sl, fp
    704a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    704e:	bf0c      	ite	eq
    7050:	2200      	moveq	r2, #0
    7052:	2201      	movne	r2, #1
    7054:	2301      	movs	r3, #1
    7056:	f7ff b91b 	b.w	6290 <_vfprintf_r+0x32c>
    705a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    705c:	462b      	mov	r3, r5
    705e:	782a      	ldrb	r2, [r5, #0]
    7060:	910b      	str	r1, [sp, #44]	; 0x2c
    7062:	f7ff b82a 	b.w	60ba <_vfprintf_r+0x156>
    7066:	462a      	mov	r2, r5
    7068:	4645      	mov	r5, r8
    706a:	4690      	mov	r8, r2
    706c:	605f      	str	r7, [r3, #4]
    706e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7072:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7076:	3201      	adds	r2, #1
    7078:	f8c3 8000 	str.w	r8, [r3]
    707c:	19c9      	adds	r1, r1, r7
    707e:	2a07      	cmp	r2, #7
    7080:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7084:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7088:	f73f adce 	bgt.w	6c28 <_vfprintf_r+0xcc4>
    708c:	3308      	adds	r3, #8
    708e:	f7ff ba30 	b.w	64f2 <_vfprintf_r+0x58e>
    7092:	980a      	ldr	r0, [sp, #40]	; 0x28
    7094:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    7098:	f000 81ed 	beq.w	7476 <_vfprintf_r+0x1512>
    709c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    709e:	4613      	mov	r3, r2
    70a0:	1d0a      	adds	r2, r1, #4
    70a2:	920b      	str	r2, [sp, #44]	; 0x2c
    70a4:	f8b1 a000 	ldrh.w	sl, [r1]
    70a8:	f1ba 0200 	subs.w	r2, sl, #0
    70ac:	bf18      	it	ne
    70ae:	2201      	movne	r2, #1
    70b0:	46d2      	mov	sl, sl
    70b2:	f04f 0b00 	mov.w	fp, #0
    70b6:	f7ff b8e7 	b.w	6288 <_vfprintf_r+0x324>
    70ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    70bc:	f013 0f40 	tst.w	r3, #64	; 0x40
    70c0:	f000 81cc 	beq.w	745c <_vfprintf_r+0x14f8>
    70c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    70c6:	2301      	movs	r3, #1
    70c8:	1d01      	adds	r1, r0, #4
    70ca:	910b      	str	r1, [sp, #44]	; 0x2c
    70cc:	f8b0 a000 	ldrh.w	sl, [r0]
    70d0:	f1ba 0200 	subs.w	r2, sl, #0
    70d4:	bf18      	it	ne
    70d6:	2201      	movne	r2, #1
    70d8:	46d2      	mov	sl, sl
    70da:	f04f 0b00 	mov.w	fp, #0
    70de:	f7ff b8d3 	b.w	6288 <_vfprintf_r+0x324>
    70e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    70e4:	f013 0f10 	tst.w	r3, #16
    70e8:	f000 81a4 	beq.w	7434 <_vfprintf_r+0x14d0>
    70ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    70ee:	9911      	ldr	r1, [sp, #68]	; 0x44
    70f0:	f100 0a04 	add.w	sl, r0, #4
    70f4:	6803      	ldr	r3, [r0, #0]
    70f6:	6019      	str	r1, [r3, #0]
    70f8:	f7fe bf9c 	b.w	6034 <_vfprintf_r+0xd0>
    70fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    70fe:	1dc3      	adds	r3, r0, #7
    7100:	f023 0307 	bic.w	r3, r3, #7
    7104:	f103 0108 	add.w	r1, r3, #8
    7108:	910b      	str	r1, [sp, #44]	; 0x2c
    710a:	f8d3 8004 	ldr.w	r8, [r3, #4]
    710e:	f8d3 a000 	ldr.w	sl, [r3]
    7112:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    7116:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    711a:	f7ff bb11 	b.w	6740 <_vfprintf_r+0x7dc>
    711e:	462a      	mov	r2, r5
    7120:	4645      	mov	r5, r8
    7122:	4690      	mov	r8, r2
    7124:	605c      	str	r4, [r3, #4]
    7126:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    712a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    712e:	3201      	adds	r2, #1
    7130:	f8c3 8000 	str.w	r8, [r3]
    7134:	1909      	adds	r1, r1, r4
    7136:	2a07      	cmp	r2, #7
    7138:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    713c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7140:	f300 82ea 	bgt.w	7718 <_vfprintf_r+0x17b4>
    7144:	3308      	adds	r3, #8
    7146:	990a      	ldr	r1, [sp, #40]	; 0x28
    7148:	f011 0f01 	tst.w	r1, #1
    714c:	f43f a9d1 	beq.w	64f2 <_vfprintf_r+0x58e>
    7150:	2201      	movs	r2, #1
    7152:	605a      	str	r2, [r3, #4]
    7154:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7158:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    715c:	3201      	adds	r2, #1
    715e:	981d      	ldr	r0, [sp, #116]	; 0x74
    7160:	3101      	adds	r1, #1
    7162:	2a07      	cmp	r2, #7
    7164:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7168:	6018      	str	r0, [r3, #0]
    716a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    716e:	f73f ad5b 	bgt.w	6c28 <_vfprintf_r+0xcc4>
    7172:	3308      	adds	r3, #8
    7174:	f7ff b9bd 	b.w	64f2 <_vfprintf_r+0x58e>
    7178:	232d      	movs	r3, #45	; 0x2d
    717a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    717e:	f7ff baf2 	b.w	6766 <_vfprintf_r+0x802>
    7182:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7186:	4648      	mov	r0, r9
    7188:	4631      	mov	r1, r6
    718a:	320c      	adds	r2, #12
    718c:	f7fe fedc 	bl	5f48 <__sprint_r>
    7190:	2800      	cmp	r0, #0
    7192:	f47f a807 	bne.w	61a4 <_vfprintf_r+0x240>
    7196:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    719a:	3304      	adds	r3, #4
    719c:	e456      	b.n	6a4c <_vfprintf_r+0xae8>
    719e:	2301      	movs	r3, #1
    71a0:	6063      	str	r3, [r4, #4]
    71a2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    71a6:	f64b 2374 	movw	r3, #47732	; 0xba74
    71aa:	f2c0 0300 	movt	r3, #0
    71ae:	6023      	str	r3, [r4, #0]
    71b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    71b4:	3201      	adds	r2, #1
    71b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    71ba:	3301      	adds	r3, #1
    71bc:	2a07      	cmp	r2, #7
    71be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    71c2:	bfd8      	it	le
    71c4:	f104 0308 	addle.w	r3, r4, #8
    71c8:	f300 8187 	bgt.w	74da <_vfprintf_r+0x1576>
    71cc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    71d0:	b93a      	cbnz	r2, 71e2 <_vfprintf_r+0x127e>
    71d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    71d4:	b92a      	cbnz	r2, 71e2 <_vfprintf_r+0x127e>
    71d6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    71da:	f01c 0f01 	tst.w	ip, #1
    71de:	f43f a988 	beq.w	64f2 <_vfprintf_r+0x58e>
    71e2:	2201      	movs	r2, #1
    71e4:	605a      	str	r2, [r3, #4]
    71e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    71ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    71ee:	3201      	adds	r2, #1
    71f0:	981d      	ldr	r0, [sp, #116]	; 0x74
    71f2:	3101      	adds	r1, #1
    71f4:	2a07      	cmp	r2, #7
    71f6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    71fa:	6018      	str	r0, [r3, #0]
    71fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7200:	f300 8179 	bgt.w	74f6 <_vfprintf_r+0x1592>
    7204:	3308      	adds	r3, #8
    7206:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    720a:	427f      	negs	r7, r7
    720c:	2f00      	cmp	r7, #0
    720e:	f340 81b3 	ble.w	7578 <_vfprintf_r+0x1614>
    7212:	2f10      	cmp	r7, #16
    7214:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 7868 <_vfprintf_r+0x1904>
    7218:	f340 81d2 	ble.w	75c0 <_vfprintf_r+0x165c>
    721c:	4642      	mov	r2, r8
    721e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7222:	46a8      	mov	r8, r5
    7224:	2410      	movs	r4, #16
    7226:	f10a 0a0c 	add.w	sl, sl, #12
    722a:	4615      	mov	r5, r2
    722c:	e003      	b.n	7236 <_vfprintf_r+0x12d2>
    722e:	3f10      	subs	r7, #16
    7230:	2f10      	cmp	r7, #16
    7232:	f340 81c2 	ble.w	75ba <_vfprintf_r+0x1656>
    7236:	605c      	str	r4, [r3, #4]
    7238:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    723c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7240:	3201      	adds	r2, #1
    7242:	601d      	str	r5, [r3, #0]
    7244:	3110      	adds	r1, #16
    7246:	2a07      	cmp	r2, #7
    7248:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    724c:	f103 0308 	add.w	r3, r3, #8
    7250:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7254:	ddeb      	ble.n	722e <_vfprintf_r+0x12ca>
    7256:	4648      	mov	r0, r9
    7258:	4631      	mov	r1, r6
    725a:	4652      	mov	r2, sl
    725c:	f7fe fe74 	bl	5f48 <__sprint_r>
    7260:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7264:	3304      	adds	r3, #4
    7266:	2800      	cmp	r0, #0
    7268:	d0e1      	beq.n	722e <_vfprintf_r+0x12ca>
    726a:	f7fe bf9b 	b.w	61a4 <_vfprintf_r+0x240>
    726e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7270:	1c6b      	adds	r3, r5, #1
    7272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7274:	f042 0220 	orr.w	r2, r2, #32
    7278:	920a      	str	r2, [sp, #40]	; 0x28
    727a:	786a      	ldrb	r2, [r5, #1]
    727c:	910b      	str	r1, [sp, #44]	; 0x2c
    727e:	f7fe bf1c 	b.w	60ba <_vfprintf_r+0x156>
    7282:	4650      	mov	r0, sl
    7284:	4641      	mov	r1, r8
    7286:	f003 f8bb 	bl	a400 <__isnand>
    728a:	2800      	cmp	r0, #0
    728c:	f040 80ff 	bne.w	748e <_vfprintf_r+0x152a>
    7290:	f1b7 3fff 	cmp.w	r7, #4294967295
    7294:	f000 8251 	beq.w	773a <_vfprintf_r+0x17d6>
    7298:	9816      	ldr	r0, [sp, #88]	; 0x58
    729a:	2867      	cmp	r0, #103	; 0x67
    729c:	bf14      	ite	ne
    729e:	2300      	movne	r3, #0
    72a0:	2301      	moveq	r3, #1
    72a2:	2847      	cmp	r0, #71	; 0x47
    72a4:	bf08      	it	eq
    72a6:	f043 0301 	orreq.w	r3, r3, #1
    72aa:	b113      	cbz	r3, 72b2 <_vfprintf_r+0x134e>
    72ac:	2f00      	cmp	r7, #0
    72ae:	bf08      	it	eq
    72b0:	2701      	moveq	r7, #1
    72b2:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    72b6:	4643      	mov	r3, r8
    72b8:	4652      	mov	r2, sl
    72ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    72bc:	e9c0 2300 	strd	r2, r3, [r0]
    72c0:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    72c4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    72c8:	910a      	str	r1, [sp, #40]	; 0x28
    72ca:	2b00      	cmp	r3, #0
    72cc:	f2c0 8264 	blt.w	7798 <_vfprintf_r+0x1834>
    72d0:	2100      	movs	r1, #0
    72d2:	9117      	str	r1, [sp, #92]	; 0x5c
    72d4:	9816      	ldr	r0, [sp, #88]	; 0x58
    72d6:	2866      	cmp	r0, #102	; 0x66
    72d8:	bf14      	ite	ne
    72da:	2300      	movne	r3, #0
    72dc:	2301      	moveq	r3, #1
    72de:	2846      	cmp	r0, #70	; 0x46
    72e0:	bf08      	it	eq
    72e2:	f043 0301 	orreq.w	r3, r3, #1
    72e6:	9310      	str	r3, [sp, #64]	; 0x40
    72e8:	2b00      	cmp	r3, #0
    72ea:	f000 81d1 	beq.w	7690 <_vfprintf_r+0x172c>
    72ee:	46bc      	mov	ip, r7
    72f0:	2303      	movs	r3, #3
    72f2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    72f6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    72fa:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    72fe:	4648      	mov	r0, r9
    7300:	9300      	str	r3, [sp, #0]
    7302:	9102      	str	r1, [sp, #8]
    7304:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    7308:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    730c:	310c      	adds	r1, #12
    730e:	f8cd c004 	str.w	ip, [sp, #4]
    7312:	9103      	str	r1, [sp, #12]
    7314:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    7318:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    731c:	9104      	str	r1, [sp, #16]
    731e:	f000 fbc7 	bl	7ab0 <_dtoa_r>
    7322:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7324:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7328:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    732c:	bf18      	it	ne
    732e:	2301      	movne	r3, #1
    7330:	2a47      	cmp	r2, #71	; 0x47
    7332:	bf0c      	ite	eq
    7334:	2300      	moveq	r3, #0
    7336:	f003 0301 	andne.w	r3, r3, #1
    733a:	9013      	str	r0, [sp, #76]	; 0x4c
    733c:	b933      	cbnz	r3, 734c <_vfprintf_r+0x13e8>
    733e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7340:	f013 0f01 	tst.w	r3, #1
    7344:	bf08      	it	eq
    7346:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    734a:	d016      	beq.n	737a <_vfprintf_r+0x1416>
    734c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    734e:	9910      	ldr	r1, [sp, #64]	; 0x40
    7350:	eb00 0b0c 	add.w	fp, r0, ip
    7354:	b131      	cbz	r1, 7364 <_vfprintf_r+0x1400>
    7356:	7803      	ldrb	r3, [r0, #0]
    7358:	2b30      	cmp	r3, #48	; 0x30
    735a:	f000 80da 	beq.w	7512 <_vfprintf_r+0x15ae>
    735e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7362:	449b      	add	fp, r3
    7364:	4650      	mov	r0, sl
    7366:	2200      	movs	r2, #0
    7368:	2300      	movs	r3, #0
    736a:	4641      	mov	r1, r8
    736c:	f7fd fe98 	bl	50a0 <__aeabi_dcmpeq>
    7370:	2800      	cmp	r0, #0
    7372:	f000 81c2 	beq.w	76fa <_vfprintf_r+0x1796>
    7376:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    737a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    737c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    737e:	2a67      	cmp	r2, #103	; 0x67
    7380:	bf14      	ite	ne
    7382:	2300      	movne	r3, #0
    7384:	2301      	moveq	r3, #1
    7386:	2a47      	cmp	r2, #71	; 0x47
    7388:	bf08      	it	eq
    738a:	f043 0301 	orreq.w	r3, r3, #1
    738e:	ebc0 000b 	rsb	r0, r0, fp
    7392:	901a      	str	r0, [sp, #104]	; 0x68
    7394:	2b00      	cmp	r3, #0
    7396:	f000 818a 	beq.w	76ae <_vfprintf_r+0x174a>
    739a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    739e:	f111 0f03 	cmn.w	r1, #3
    73a2:	9110      	str	r1, [sp, #64]	; 0x40
    73a4:	db02      	blt.n	73ac <_vfprintf_r+0x1448>
    73a6:	428f      	cmp	r7, r1
    73a8:	f280 818c 	bge.w	76c4 <_vfprintf_r+0x1760>
    73ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
    73ae:	3a02      	subs	r2, #2
    73b0:	9216      	str	r2, [sp, #88]	; 0x58
    73b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    73b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    73b6:	1e4b      	subs	r3, r1, #1
    73b8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    73bc:	2b00      	cmp	r3, #0
    73be:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    73c2:	f2c0 8234 	blt.w	782e <_vfprintf_r+0x18ca>
    73c6:	222b      	movs	r2, #43	; 0x2b
    73c8:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    73cc:	2b09      	cmp	r3, #9
    73ce:	f300 81b6 	bgt.w	773e <_vfprintf_r+0x17da>
    73d2:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    73d6:	3330      	adds	r3, #48	; 0x30
    73d8:	3204      	adds	r2, #4
    73da:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    73de:	2330      	movs	r3, #48	; 0x30
    73e0:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    73e4:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    73e8:	981a      	ldr	r0, [sp, #104]	; 0x68
    73ea:	991a      	ldr	r1, [sp, #104]	; 0x68
    73ec:	1ad3      	subs	r3, r2, r3
    73ee:	1818      	adds	r0, r3, r0
    73f0:	931c      	str	r3, [sp, #112]	; 0x70
    73f2:	2901      	cmp	r1, #1
    73f4:	9010      	str	r0, [sp, #64]	; 0x40
    73f6:	f340 8210 	ble.w	781a <_vfprintf_r+0x18b6>
    73fa:	9810      	ldr	r0, [sp, #64]	; 0x40
    73fc:	3001      	adds	r0, #1
    73fe:	9010      	str	r0, [sp, #64]	; 0x40
    7400:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    7404:	910c      	str	r1, [sp, #48]	; 0x30
    7406:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7408:	2800      	cmp	r0, #0
    740a:	f000 816e 	beq.w	76ea <_vfprintf_r+0x1786>
    740e:	232d      	movs	r3, #45	; 0x2d
    7410:	2100      	movs	r1, #0
    7412:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    7416:	9117      	str	r1, [sp, #92]	; 0x5c
    7418:	f7fe bf74 	b.w	6304 <_vfprintf_r+0x3a0>
    741c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    741e:	f04f 0c00 	mov.w	ip, #0
    7422:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7426:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    742a:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    742e:	920c      	str	r2, [sp, #48]	; 0x30
    7430:	f7fe bf67 	b.w	6302 <_vfprintf_r+0x39e>
    7434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7436:	f012 0f40 	tst.w	r2, #64	; 0x40
    743a:	bf17      	itett	ne
    743c:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    743e:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    7440:	9911      	ldrne	r1, [sp, #68]	; 0x44
    7442:	f100 0a04 	addne.w	sl, r0, #4
    7446:	bf11      	iteee	ne
    7448:	6803      	ldrne	r3, [r0, #0]
    744a:	f102 0a04 	addeq.w	sl, r2, #4
    744e:	6813      	ldreq	r3, [r2, #0]
    7450:	9811      	ldreq	r0, [sp, #68]	; 0x44
    7452:	bf14      	ite	ne
    7454:	8019      	strhne	r1, [r3, #0]
    7456:	6018      	streq	r0, [r3, #0]
    7458:	f7fe bdec 	b.w	6034 <_vfprintf_r+0xd0>
    745c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    745e:	1d13      	adds	r3, r2, #4
    7460:	930b      	str	r3, [sp, #44]	; 0x2c
    7462:	6811      	ldr	r1, [r2, #0]
    7464:	2301      	movs	r3, #1
    7466:	1e0a      	subs	r2, r1, #0
    7468:	bf18      	it	ne
    746a:	2201      	movne	r2, #1
    746c:	468a      	mov	sl, r1
    746e:	f04f 0b00 	mov.w	fp, #0
    7472:	f7fe bf09 	b.w	6288 <_vfprintf_r+0x324>
    7476:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7478:	1d02      	adds	r2, r0, #4
    747a:	920b      	str	r2, [sp, #44]	; 0x2c
    747c:	6801      	ldr	r1, [r0, #0]
    747e:	1e0a      	subs	r2, r1, #0
    7480:	bf18      	it	ne
    7482:	2201      	movne	r2, #1
    7484:	468a      	mov	sl, r1
    7486:	f04f 0b00 	mov.w	fp, #0
    748a:	f7fe befd 	b.w	6288 <_vfprintf_r+0x324>
    748e:	f64b 2254 	movw	r2, #47700	; 0xba54
    7492:	f64b 2350 	movw	r3, #47696	; 0xba50
    7496:	9916      	ldr	r1, [sp, #88]	; 0x58
    7498:	f2c0 0300 	movt	r3, #0
    749c:	f2c0 0200 	movt	r2, #0
    74a0:	2003      	movs	r0, #3
    74a2:	2947      	cmp	r1, #71	; 0x47
    74a4:	bfd8      	it	le
    74a6:	461a      	movle	r2, r3
    74a8:	9213      	str	r2, [sp, #76]	; 0x4c
    74aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    74ac:	900c      	str	r0, [sp, #48]	; 0x30
    74ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    74b2:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    74b6:	920a      	str	r2, [sp, #40]	; 0x28
    74b8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    74bc:	9010      	str	r0, [sp, #64]	; 0x40
    74be:	f7fe bf20 	b.w	6302 <_vfprintf_r+0x39e>
    74c2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74c6:	4648      	mov	r0, r9
    74c8:	4631      	mov	r1, r6
    74ca:	320c      	adds	r2, #12
    74cc:	f7fe fd3c 	bl	5f48 <__sprint_r>
    74d0:	2800      	cmp	r0, #0
    74d2:	f47e ae67 	bne.w	61a4 <_vfprintf_r+0x240>
    74d6:	f7fe be62 	b.w	619e <_vfprintf_r+0x23a>
    74da:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74de:	4648      	mov	r0, r9
    74e0:	4631      	mov	r1, r6
    74e2:	320c      	adds	r2, #12
    74e4:	f7fe fd30 	bl	5f48 <__sprint_r>
    74e8:	2800      	cmp	r0, #0
    74ea:	f47e ae5b 	bne.w	61a4 <_vfprintf_r+0x240>
    74ee:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    74f2:	3304      	adds	r3, #4
    74f4:	e66a      	b.n	71cc <_vfprintf_r+0x1268>
    74f6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    74fa:	4648      	mov	r0, r9
    74fc:	4631      	mov	r1, r6
    74fe:	320c      	adds	r2, #12
    7500:	f7fe fd22 	bl	5f48 <__sprint_r>
    7504:	2800      	cmp	r0, #0
    7506:	f47e ae4d 	bne.w	61a4 <_vfprintf_r+0x240>
    750a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    750e:	3304      	adds	r3, #4
    7510:	e679      	b.n	7206 <_vfprintf_r+0x12a2>
    7512:	4650      	mov	r0, sl
    7514:	2200      	movs	r2, #0
    7516:	2300      	movs	r3, #0
    7518:	4641      	mov	r1, r8
    751a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    751e:	f7fd fdbf 	bl	50a0 <__aeabi_dcmpeq>
    7522:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    7526:	2800      	cmp	r0, #0
    7528:	f47f af19 	bne.w	735e <_vfprintf_r+0x13fa>
    752c:	f1cc 0301 	rsb	r3, ip, #1
    7530:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    7534:	e715      	b.n	7362 <_vfprintf_r+0x13fe>
    7536:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7538:	4252      	negs	r2, r2
    753a:	920f      	str	r2, [sp, #60]	; 0x3c
    753c:	f7ff b887 	b.w	664e <_vfprintf_r+0x6ea>
    7540:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7544:	4648      	mov	r0, r9
    7546:	4631      	mov	r1, r6
    7548:	320c      	adds	r2, #12
    754a:	f7fe fcfd 	bl	5f48 <__sprint_r>
    754e:	2800      	cmp	r0, #0
    7550:	f47e ae28 	bne.w	61a4 <_vfprintf_r+0x240>
    7554:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7558:	3304      	adds	r3, #4
    755a:	f7ff ba93 	b.w	6a84 <_vfprintf_r+0xb20>
    755e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7562:	4648      	mov	r0, r9
    7564:	4631      	mov	r1, r6
    7566:	320c      	adds	r2, #12
    7568:	f7fe fcee 	bl	5f48 <__sprint_r>
    756c:	2800      	cmp	r0, #0
    756e:	f47e ae19 	bne.w	61a4 <_vfprintf_r+0x240>
    7572:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7576:	3304      	adds	r3, #4
    7578:	991a      	ldr	r1, [sp, #104]	; 0x68
    757a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    757c:	6059      	str	r1, [r3, #4]
    757e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7582:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7586:	6018      	str	r0, [r3, #0]
    7588:	3201      	adds	r2, #1
    758a:	981a      	ldr	r0, [sp, #104]	; 0x68
    758c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7590:	1809      	adds	r1, r1, r0
    7592:	2a07      	cmp	r2, #7
    7594:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7598:	f73f ab46 	bgt.w	6c28 <_vfprintf_r+0xcc4>
    759c:	3308      	adds	r3, #8
    759e:	f7fe bfa8 	b.w	64f2 <_vfprintf_r+0x58e>
    75a2:	2100      	movs	r1, #0
    75a4:	9117      	str	r1, [sp, #92]	; 0x5c
    75a6:	f003 f86f 	bl	a688 <strlen>
    75aa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    75ae:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    75b2:	9010      	str	r0, [sp, #64]	; 0x40
    75b4:	920c      	str	r2, [sp, #48]	; 0x30
    75b6:	f7fe bea4 	b.w	6302 <_vfprintf_r+0x39e>
    75ba:	462a      	mov	r2, r5
    75bc:	4645      	mov	r5, r8
    75be:	4690      	mov	r8, r2
    75c0:	605f      	str	r7, [r3, #4]
    75c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    75c6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    75ca:	3201      	adds	r2, #1
    75cc:	f8c3 8000 	str.w	r8, [r3]
    75d0:	19c9      	adds	r1, r1, r7
    75d2:	2a07      	cmp	r2, #7
    75d4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    75d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    75dc:	dcbf      	bgt.n	755e <_vfprintf_r+0x15fa>
    75de:	3308      	adds	r3, #8
    75e0:	e7ca      	b.n	7578 <_vfprintf_r+0x1614>
    75e2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    75e4:	9913      	ldr	r1, [sp, #76]	; 0x4c
    75e6:	1a51      	subs	r1, r2, r1
    75e8:	9110      	str	r1, [sp, #64]	; 0x40
    75ea:	f7fe be82 	b.w	62f2 <_vfprintf_r+0x38e>
    75ee:	4648      	mov	r0, r9
    75f0:	4631      	mov	r1, r6
    75f2:	f000 f949 	bl	7888 <__swsetup_r>
    75f6:	2800      	cmp	r0, #0
    75f8:	f47e add8 	bne.w	61ac <_vfprintf_r+0x248>
    75fc:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    7600:	fa1f f38c 	uxth.w	r3, ip
    7604:	f7fe bcf6 	b.w	5ff4 <_vfprintf_r+0x90>
    7608:	2f06      	cmp	r7, #6
    760a:	bf28      	it	cs
    760c:	2706      	movcs	r7, #6
    760e:	f64b 216c 	movw	r1, #47724	; 0xba6c
    7612:	f2c0 0100 	movt	r1, #0
    7616:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    761a:	9710      	str	r7, [sp, #64]	; 0x40
    761c:	9113      	str	r1, [sp, #76]	; 0x4c
    761e:	920c      	str	r2, [sp, #48]	; 0x30
    7620:	f7fe bfe8 	b.w	65f4 <_vfprintf_r+0x690>
    7624:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7628:	4648      	mov	r0, r9
    762a:	4631      	mov	r1, r6
    762c:	320c      	adds	r2, #12
    762e:	f7fe fc8b 	bl	5f48 <__sprint_r>
    7632:	2800      	cmp	r0, #0
    7634:	f47e adb6 	bne.w	61a4 <_vfprintf_r+0x240>
    7638:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    763c:	3304      	adds	r3, #4
    763e:	f7ff bbc8 	b.w	6dd2 <_vfprintf_r+0xe6e>
    7642:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7646:	4648      	mov	r0, r9
    7648:	4631      	mov	r1, r6
    764a:	320c      	adds	r2, #12
    764c:	f7fe fc7c 	bl	5f48 <__sprint_r>
    7650:	2800      	cmp	r0, #0
    7652:	f47e ada7 	bne.w	61a4 <_vfprintf_r+0x240>
    7656:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    765a:	3304      	adds	r3, #4
    765c:	f7ff bace 	b.w	6bfc <_vfprintf_r+0xc98>
    7660:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7664:	4648      	mov	r0, r9
    7666:	4631      	mov	r1, r6
    7668:	320c      	adds	r2, #12
    766a:	f7fe fc6d 	bl	5f48 <__sprint_r>
    766e:	2800      	cmp	r0, #0
    7670:	f47e ad98 	bne.w	61a4 <_vfprintf_r+0x240>
    7674:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7678:	3404      	adds	r4, #4
    767a:	f7ff baa9 	b.w	6bd0 <_vfprintf_r+0xc6c>
    767e:	9710      	str	r7, [sp, #64]	; 0x40
    7680:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    7684:	9017      	str	r0, [sp, #92]	; 0x5c
    7686:	970c      	str	r7, [sp, #48]	; 0x30
    7688:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    768c:	f7fe be39 	b.w	6302 <_vfprintf_r+0x39e>
    7690:	9916      	ldr	r1, [sp, #88]	; 0x58
    7692:	2965      	cmp	r1, #101	; 0x65
    7694:	bf14      	ite	ne
    7696:	2300      	movne	r3, #0
    7698:	2301      	moveq	r3, #1
    769a:	2945      	cmp	r1, #69	; 0x45
    769c:	bf08      	it	eq
    769e:	f043 0301 	orreq.w	r3, r3, #1
    76a2:	2b00      	cmp	r3, #0
    76a4:	d046      	beq.n	7734 <_vfprintf_r+0x17d0>
    76a6:	f107 0c01 	add.w	ip, r7, #1
    76aa:	2302      	movs	r3, #2
    76ac:	e621      	b.n	72f2 <_vfprintf_r+0x138e>
    76ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
    76b0:	2b65      	cmp	r3, #101	; 0x65
    76b2:	dd76      	ble.n	77a2 <_vfprintf_r+0x183e>
    76b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
    76b6:	2a66      	cmp	r2, #102	; 0x66
    76b8:	bf1c      	itt	ne
    76ba:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    76be:	9310      	strne	r3, [sp, #64]	; 0x40
    76c0:	f000 8083 	beq.w	77ca <_vfprintf_r+0x1866>
    76c4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    76c6:	9810      	ldr	r0, [sp, #64]	; 0x40
    76c8:	4283      	cmp	r3, r0
    76ca:	dc6e      	bgt.n	77aa <_vfprintf_r+0x1846>
    76cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    76ce:	f011 0f01 	tst.w	r1, #1
    76d2:	f040 808e 	bne.w	77f2 <_vfprintf_r+0x188e>
    76d6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    76da:	2367      	movs	r3, #103	; 0x67
    76dc:	920c      	str	r2, [sp, #48]	; 0x30
    76de:	9316      	str	r3, [sp, #88]	; 0x58
    76e0:	e691      	b.n	7406 <_vfprintf_r+0x14a2>
    76e2:	2700      	movs	r7, #0
    76e4:	461d      	mov	r5, r3
    76e6:	f7fe bce9 	b.w	60bc <_vfprintf_r+0x158>
    76ea:	9910      	ldr	r1, [sp, #64]	; 0x40
    76ec:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    76f0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    76f4:	910c      	str	r1, [sp, #48]	; 0x30
    76f6:	f7fe be04 	b.w	6302 <_vfprintf_r+0x39e>
    76fa:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    76fe:	459b      	cmp	fp, r3
    7700:	bf98      	it	ls
    7702:	469b      	movls	fp, r3
    7704:	f67f ae39 	bls.w	737a <_vfprintf_r+0x1416>
    7708:	2230      	movs	r2, #48	; 0x30
    770a:	f803 2b01 	strb.w	r2, [r3], #1
    770e:	459b      	cmp	fp, r3
    7710:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    7714:	d8f9      	bhi.n	770a <_vfprintf_r+0x17a6>
    7716:	e630      	b.n	737a <_vfprintf_r+0x1416>
    7718:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    771c:	4648      	mov	r0, r9
    771e:	4631      	mov	r1, r6
    7720:	320c      	adds	r2, #12
    7722:	f7fe fc11 	bl	5f48 <__sprint_r>
    7726:	2800      	cmp	r0, #0
    7728:	f47e ad3c 	bne.w	61a4 <_vfprintf_r+0x240>
    772c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7730:	3304      	adds	r3, #4
    7732:	e508      	b.n	7146 <_vfprintf_r+0x11e2>
    7734:	46bc      	mov	ip, r7
    7736:	3302      	adds	r3, #2
    7738:	e5db      	b.n	72f2 <_vfprintf_r+0x138e>
    773a:	3707      	adds	r7, #7
    773c:	e5b9      	b.n	72b2 <_vfprintf_r+0x134e>
    773e:	f246 6c67 	movw	ip, #26215	; 0x6667
    7742:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    7746:	3103      	adds	r1, #3
    7748:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    774c:	fb8c 2003 	smull	r2, r0, ip, r3
    7750:	17da      	asrs	r2, r3, #31
    7752:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    7756:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    775a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    775e:	4613      	mov	r3, r2
    7760:	3030      	adds	r0, #48	; 0x30
    7762:	2a09      	cmp	r2, #9
    7764:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7768:	dcf0      	bgt.n	774c <_vfprintf_r+0x17e8>
    776a:	3330      	adds	r3, #48	; 0x30
    776c:	1e48      	subs	r0, r1, #1
    776e:	b2da      	uxtb	r2, r3
    7770:	f801 2c01 	strb.w	r2, [r1, #-1]
    7774:	9b07      	ldr	r3, [sp, #28]
    7776:	4283      	cmp	r3, r0
    7778:	d96a      	bls.n	7850 <_vfprintf_r+0x18ec>
    777a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    777e:	3303      	adds	r3, #3
    7780:	e001      	b.n	7786 <_vfprintf_r+0x1822>
    7782:	f811 2b01 	ldrb.w	r2, [r1], #1
    7786:	f803 2c01 	strb.w	r2, [r3, #-1]
    778a:	461a      	mov	r2, r3
    778c:	f8dd c01c 	ldr.w	ip, [sp, #28]
    7790:	3301      	adds	r3, #1
    7792:	458c      	cmp	ip, r1
    7794:	d8f5      	bhi.n	7782 <_vfprintf_r+0x181e>
    7796:	e625      	b.n	73e4 <_vfprintf_r+0x1480>
    7798:	222d      	movs	r2, #45	; 0x2d
    779a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    779e:	9217      	str	r2, [sp, #92]	; 0x5c
    77a0:	e598      	b.n	72d4 <_vfprintf_r+0x1370>
    77a2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    77a6:	9010      	str	r0, [sp, #64]	; 0x40
    77a8:	e603      	b.n	73b2 <_vfprintf_r+0x144e>
    77aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
    77ac:	991a      	ldr	r1, [sp, #104]	; 0x68
    77ae:	2b00      	cmp	r3, #0
    77b0:	bfda      	itte	le
    77b2:	9810      	ldrle	r0, [sp, #64]	; 0x40
    77b4:	f1c0 0302 	rsble	r3, r0, #2
    77b8:	2301      	movgt	r3, #1
    77ba:	185b      	adds	r3, r3, r1
    77bc:	2267      	movs	r2, #103	; 0x67
    77be:	9310      	str	r3, [sp, #64]	; 0x40
    77c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    77c4:	9216      	str	r2, [sp, #88]	; 0x58
    77c6:	930c      	str	r3, [sp, #48]	; 0x30
    77c8:	e61d      	b.n	7406 <_vfprintf_r+0x14a2>
    77ca:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    77ce:	2800      	cmp	r0, #0
    77d0:	9010      	str	r0, [sp, #64]	; 0x40
    77d2:	dd31      	ble.n	7838 <_vfprintf_r+0x18d4>
    77d4:	b91f      	cbnz	r7, 77de <_vfprintf_r+0x187a>
    77d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    77d8:	f011 0f01 	tst.w	r1, #1
    77dc:	d00e      	beq.n	77fc <_vfprintf_r+0x1898>
    77de:	9810      	ldr	r0, [sp, #64]	; 0x40
    77e0:	2166      	movs	r1, #102	; 0x66
    77e2:	9116      	str	r1, [sp, #88]	; 0x58
    77e4:	1c43      	adds	r3, r0, #1
    77e6:	19db      	adds	r3, r3, r7
    77e8:	9310      	str	r3, [sp, #64]	; 0x40
    77ea:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    77ee:	920c      	str	r2, [sp, #48]	; 0x30
    77f0:	e609      	b.n	7406 <_vfprintf_r+0x14a2>
    77f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    77f4:	2167      	movs	r1, #103	; 0x67
    77f6:	9116      	str	r1, [sp, #88]	; 0x58
    77f8:	3001      	adds	r0, #1
    77fa:	9010      	str	r0, [sp, #64]	; 0x40
    77fc:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7800:	920c      	str	r2, [sp, #48]	; 0x30
    7802:	e600      	b.n	7406 <_vfprintf_r+0x14a2>
    7804:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7806:	781a      	ldrb	r2, [r3, #0]
    7808:	680f      	ldr	r7, [r1, #0]
    780a:	3104      	adds	r1, #4
    780c:	910b      	str	r1, [sp, #44]	; 0x2c
    780e:	2f00      	cmp	r7, #0
    7810:	bfb8      	it	lt
    7812:	f04f 37ff 	movlt.w	r7, #4294967295
    7816:	f7fe bc50 	b.w	60ba <_vfprintf_r+0x156>
    781a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    781c:	f012 0f01 	tst.w	r2, #1
    7820:	bf04      	itt	eq
    7822:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    7826:	930c      	streq	r3, [sp, #48]	; 0x30
    7828:	f43f aded 	beq.w	7406 <_vfprintf_r+0x14a2>
    782c:	e5e5      	b.n	73fa <_vfprintf_r+0x1496>
    782e:	222d      	movs	r2, #45	; 0x2d
    7830:	425b      	negs	r3, r3
    7832:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    7836:	e5c9      	b.n	73cc <_vfprintf_r+0x1468>
    7838:	b977      	cbnz	r7, 7858 <_vfprintf_r+0x18f4>
    783a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    783c:	f013 0f01 	tst.w	r3, #1
    7840:	d10a      	bne.n	7858 <_vfprintf_r+0x18f4>
    7842:	f04f 0c01 	mov.w	ip, #1
    7846:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    784a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    784e:	e5da      	b.n	7406 <_vfprintf_r+0x14a2>
    7850:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7854:	3202      	adds	r2, #2
    7856:	e5c5      	b.n	73e4 <_vfprintf_r+0x1480>
    7858:	3702      	adds	r7, #2
    785a:	2166      	movs	r1, #102	; 0x66
    785c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    7860:	9710      	str	r7, [sp, #64]	; 0x40
    7862:	9116      	str	r1, [sp, #88]	; 0x58
    7864:	920c      	str	r2, [sp, #48]	; 0x30
    7866:	e5ce      	b.n	7406 <_vfprintf_r+0x14a2>
    7868:	0000ba24 	.word	0x0000ba24

0000786c <vfprintf>:
    786c:	b410      	push	{r4}
    786e:	f240 0424 	movw	r4, #36	; 0x24
    7872:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7876:	468c      	mov	ip, r1
    7878:	4613      	mov	r3, r2
    787a:	4601      	mov	r1, r0
    787c:	4662      	mov	r2, ip
    787e:	6820      	ldr	r0, [r4, #0]
    7880:	bc10      	pop	{r4}
    7882:	f7fe bb6f 	b.w	5f64 <_vfprintf_r>
    7886:	bf00      	nop

00007888 <__swsetup_r>:
    7888:	b570      	push	{r4, r5, r6, lr}
    788a:	f240 0524 	movw	r5, #36	; 0x24
    788e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7892:	4606      	mov	r6, r0
    7894:	460c      	mov	r4, r1
    7896:	6828      	ldr	r0, [r5, #0]
    7898:	b110      	cbz	r0, 78a0 <__swsetup_r+0x18>
    789a:	6983      	ldr	r3, [r0, #24]
    789c:	2b00      	cmp	r3, #0
    789e:	d036      	beq.n	790e <__swsetup_r+0x86>
    78a0:	f64b 2388 	movw	r3, #47752	; 0xba88
    78a4:	f2c0 0300 	movt	r3, #0
    78a8:	429c      	cmp	r4, r3
    78aa:	d038      	beq.n	791e <__swsetup_r+0x96>
    78ac:	f64b 23a8 	movw	r3, #47784	; 0xbaa8
    78b0:	f2c0 0300 	movt	r3, #0
    78b4:	429c      	cmp	r4, r3
    78b6:	d041      	beq.n	793c <__swsetup_r+0xb4>
    78b8:	f64b 23c8 	movw	r3, #47816	; 0xbac8
    78bc:	f2c0 0300 	movt	r3, #0
    78c0:	429c      	cmp	r4, r3
    78c2:	bf04      	itt	eq
    78c4:	682b      	ldreq	r3, [r5, #0]
    78c6:	68dc      	ldreq	r4, [r3, #12]
    78c8:	89a2      	ldrh	r2, [r4, #12]
    78ca:	4611      	mov	r1, r2
    78cc:	b293      	uxth	r3, r2
    78ce:	f013 0f08 	tst.w	r3, #8
    78d2:	4618      	mov	r0, r3
    78d4:	bf18      	it	ne
    78d6:	6922      	ldrne	r2, [r4, #16]
    78d8:	d033      	beq.n	7942 <__swsetup_r+0xba>
    78da:	b31a      	cbz	r2, 7924 <__swsetup_r+0x9c>
    78dc:	f013 0101 	ands.w	r1, r3, #1
    78e0:	d007      	beq.n	78f2 <__swsetup_r+0x6a>
    78e2:	6963      	ldr	r3, [r4, #20]
    78e4:	2100      	movs	r1, #0
    78e6:	60a1      	str	r1, [r4, #8]
    78e8:	425b      	negs	r3, r3
    78ea:	61a3      	str	r3, [r4, #24]
    78ec:	b142      	cbz	r2, 7900 <__swsetup_r+0x78>
    78ee:	2000      	movs	r0, #0
    78f0:	bd70      	pop	{r4, r5, r6, pc}
    78f2:	f013 0f02 	tst.w	r3, #2
    78f6:	bf08      	it	eq
    78f8:	6961      	ldreq	r1, [r4, #20]
    78fa:	60a1      	str	r1, [r4, #8]
    78fc:	2a00      	cmp	r2, #0
    78fe:	d1f6      	bne.n	78ee <__swsetup_r+0x66>
    7900:	89a3      	ldrh	r3, [r4, #12]
    7902:	f013 0f80 	tst.w	r3, #128	; 0x80
    7906:	d0f2      	beq.n	78ee <__swsetup_r+0x66>
    7908:	f04f 30ff 	mov.w	r0, #4294967295
    790c:	bd70      	pop	{r4, r5, r6, pc}
    790e:	f001 f98b 	bl	8c28 <__sinit>
    7912:	f64b 2388 	movw	r3, #47752	; 0xba88
    7916:	f2c0 0300 	movt	r3, #0
    791a:	429c      	cmp	r4, r3
    791c:	d1c6      	bne.n	78ac <__swsetup_r+0x24>
    791e:	682b      	ldr	r3, [r5, #0]
    7920:	685c      	ldr	r4, [r3, #4]
    7922:	e7d1      	b.n	78c8 <__swsetup_r+0x40>
    7924:	f403 7120 	and.w	r1, r3, #640	; 0x280
    7928:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    792c:	d0d6      	beq.n	78dc <__swsetup_r+0x54>
    792e:	4630      	mov	r0, r6
    7930:	4621      	mov	r1, r4
    7932:	f001 fd01 	bl	9338 <__smakebuf_r>
    7936:	89a3      	ldrh	r3, [r4, #12]
    7938:	6922      	ldr	r2, [r4, #16]
    793a:	e7cf      	b.n	78dc <__swsetup_r+0x54>
    793c:	682b      	ldr	r3, [r5, #0]
    793e:	689c      	ldr	r4, [r3, #8]
    7940:	e7c2      	b.n	78c8 <__swsetup_r+0x40>
    7942:	f013 0f10 	tst.w	r3, #16
    7946:	d0df      	beq.n	7908 <__swsetup_r+0x80>
    7948:	f013 0f04 	tst.w	r3, #4
    794c:	bf08      	it	eq
    794e:	6922      	ldreq	r2, [r4, #16]
    7950:	d017      	beq.n	7982 <__swsetup_r+0xfa>
    7952:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7954:	b151      	cbz	r1, 796c <__swsetup_r+0xe4>
    7956:	f104 0344 	add.w	r3, r4, #68	; 0x44
    795a:	4299      	cmp	r1, r3
    795c:	d003      	beq.n	7966 <__swsetup_r+0xde>
    795e:	4630      	mov	r0, r6
    7960:	f001 f9e6 	bl	8d30 <_free_r>
    7964:	89a2      	ldrh	r2, [r4, #12]
    7966:	b290      	uxth	r0, r2
    7968:	2300      	movs	r3, #0
    796a:	6363      	str	r3, [r4, #52]	; 0x34
    796c:	6922      	ldr	r2, [r4, #16]
    796e:	f64f 71db 	movw	r1, #65499	; 0xffdb
    7972:	f2c0 0100 	movt	r1, #0
    7976:	2300      	movs	r3, #0
    7978:	ea00 0101 	and.w	r1, r0, r1
    797c:	6063      	str	r3, [r4, #4]
    797e:	81a1      	strh	r1, [r4, #12]
    7980:	6022      	str	r2, [r4, #0]
    7982:	f041 0308 	orr.w	r3, r1, #8
    7986:	81a3      	strh	r3, [r4, #12]
    7988:	b29b      	uxth	r3, r3
    798a:	e7a6      	b.n	78da <__swsetup_r+0x52>
    798c:	0000      	lsls	r0, r0, #0
	...

00007990 <quorem>:
    7990:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7994:	6903      	ldr	r3, [r0, #16]
    7996:	690e      	ldr	r6, [r1, #16]
    7998:	4682      	mov	sl, r0
    799a:	4689      	mov	r9, r1
    799c:	429e      	cmp	r6, r3
    799e:	f300 8083 	bgt.w	7aa8 <quorem+0x118>
    79a2:	1cf2      	adds	r2, r6, #3
    79a4:	f101 0514 	add.w	r5, r1, #20
    79a8:	f100 0414 	add.w	r4, r0, #20
    79ac:	3e01      	subs	r6, #1
    79ae:	0092      	lsls	r2, r2, #2
    79b0:	188b      	adds	r3, r1, r2
    79b2:	1812      	adds	r2, r2, r0
    79b4:	f103 0804 	add.w	r8, r3, #4
    79b8:	6859      	ldr	r1, [r3, #4]
    79ba:	6850      	ldr	r0, [r2, #4]
    79bc:	3101      	adds	r1, #1
    79be:	f002 ff93 	bl	a8e8 <__aeabi_uidiv>
    79c2:	4607      	mov	r7, r0
    79c4:	2800      	cmp	r0, #0
    79c6:	d039      	beq.n	7a3c <quorem+0xac>
    79c8:	2300      	movs	r3, #0
    79ca:	469c      	mov	ip, r3
    79cc:	461a      	mov	r2, r3
    79ce:	58e9      	ldr	r1, [r5, r3]
    79d0:	58e0      	ldr	r0, [r4, r3]
    79d2:	fa1f fe81 	uxth.w	lr, r1
    79d6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    79da:	b281      	uxth	r1, r0
    79dc:	fb0e ce07 	mla	lr, lr, r7, ip
    79e0:	1851      	adds	r1, r2, r1
    79e2:	fb0b fc07 	mul.w	ip, fp, r7
    79e6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    79ea:	fa1f fe8e 	uxth.w	lr, lr
    79ee:	ebce 0101 	rsb	r1, lr, r1
    79f2:	fa1f f28c 	uxth.w	r2, ip
    79f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    79fa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    79fe:	fa1f fe81 	uxth.w	lr, r1
    7a02:	eb02 4221 	add.w	r2, r2, r1, asr #16
    7a06:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    7a0a:	50e1      	str	r1, [r4, r3]
    7a0c:	3304      	adds	r3, #4
    7a0e:	1412      	asrs	r2, r2, #16
    7a10:	1959      	adds	r1, r3, r5
    7a12:	4588      	cmp	r8, r1
    7a14:	d2db      	bcs.n	79ce <quorem+0x3e>
    7a16:	1d32      	adds	r2, r6, #4
    7a18:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    7a1c:	6859      	ldr	r1, [r3, #4]
    7a1e:	b969      	cbnz	r1, 7a3c <quorem+0xac>
    7a20:	429c      	cmp	r4, r3
    7a22:	d209      	bcs.n	7a38 <quorem+0xa8>
    7a24:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    7a28:	b112      	cbz	r2, 7a30 <quorem+0xa0>
    7a2a:	e005      	b.n	7a38 <quorem+0xa8>
    7a2c:	681a      	ldr	r2, [r3, #0]
    7a2e:	b91a      	cbnz	r2, 7a38 <quorem+0xa8>
    7a30:	3b04      	subs	r3, #4
    7a32:	3e01      	subs	r6, #1
    7a34:	429c      	cmp	r4, r3
    7a36:	d3f9      	bcc.n	7a2c <quorem+0x9c>
    7a38:	f8ca 6010 	str.w	r6, [sl, #16]
    7a3c:	4649      	mov	r1, r9
    7a3e:	4650      	mov	r0, sl
    7a40:	f001 fe98 	bl	9774 <__mcmp>
    7a44:	2800      	cmp	r0, #0
    7a46:	db2c      	blt.n	7aa2 <quorem+0x112>
    7a48:	2300      	movs	r3, #0
    7a4a:	3701      	adds	r7, #1
    7a4c:	469c      	mov	ip, r3
    7a4e:	58ea      	ldr	r2, [r5, r3]
    7a50:	58e0      	ldr	r0, [r4, r3]
    7a52:	b291      	uxth	r1, r2
    7a54:	0c12      	lsrs	r2, r2, #16
    7a56:	fa1f f980 	uxth.w	r9, r0
    7a5a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    7a5e:	ebc1 0109 	rsb	r1, r1, r9
    7a62:	4461      	add	r1, ip
    7a64:	eb02 4221 	add.w	r2, r2, r1, asr #16
    7a68:	b289      	uxth	r1, r1
    7a6a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    7a6e:	50e1      	str	r1, [r4, r3]
    7a70:	3304      	adds	r3, #4
    7a72:	ea4f 4c22 	mov.w	ip, r2, asr #16
    7a76:	195a      	adds	r2, r3, r5
    7a78:	4590      	cmp	r8, r2
    7a7a:	d2e8      	bcs.n	7a4e <quorem+0xbe>
    7a7c:	1d32      	adds	r2, r6, #4
    7a7e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    7a82:	6859      	ldr	r1, [r3, #4]
    7a84:	b969      	cbnz	r1, 7aa2 <quorem+0x112>
    7a86:	429c      	cmp	r4, r3
    7a88:	d209      	bcs.n	7a9e <quorem+0x10e>
    7a8a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    7a8e:	b112      	cbz	r2, 7a96 <quorem+0x106>
    7a90:	e005      	b.n	7a9e <quorem+0x10e>
    7a92:	681a      	ldr	r2, [r3, #0]
    7a94:	b91a      	cbnz	r2, 7a9e <quorem+0x10e>
    7a96:	3b04      	subs	r3, #4
    7a98:	3e01      	subs	r6, #1
    7a9a:	429c      	cmp	r4, r3
    7a9c:	d3f9      	bcc.n	7a92 <quorem+0x102>
    7a9e:	f8ca 6010 	str.w	r6, [sl, #16]
    7aa2:	4638      	mov	r0, r7
    7aa4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7aa8:	2000      	movs	r0, #0
    7aaa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7aae:	bf00      	nop

00007ab0 <_dtoa_r>:
    7ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7ab4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    7ab6:	b0a1      	sub	sp, #132	; 0x84
    7ab8:	4604      	mov	r4, r0
    7aba:	4690      	mov	r8, r2
    7abc:	4699      	mov	r9, r3
    7abe:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    7ac0:	2e00      	cmp	r6, #0
    7ac2:	f000 8423 	beq.w	830c <_dtoa_r+0x85c>
    7ac6:	6832      	ldr	r2, [r6, #0]
    7ac8:	b182      	cbz	r2, 7aec <_dtoa_r+0x3c>
    7aca:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7acc:	f04f 0c01 	mov.w	ip, #1
    7ad0:	6876      	ldr	r6, [r6, #4]
    7ad2:	4620      	mov	r0, r4
    7ad4:	680b      	ldr	r3, [r1, #0]
    7ad6:	6056      	str	r6, [r2, #4]
    7ad8:	684a      	ldr	r2, [r1, #4]
    7ada:	4619      	mov	r1, r3
    7adc:	fa0c f202 	lsl.w	r2, ip, r2
    7ae0:	609a      	str	r2, [r3, #8]
    7ae2:	f001 ff81 	bl	99e8 <_Bfree>
    7ae6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7ae8:	2200      	movs	r2, #0
    7aea:	601a      	str	r2, [r3, #0]
    7aec:	f1b9 0600 	subs.w	r6, r9, #0
    7af0:	db38      	blt.n	7b64 <_dtoa_r+0xb4>
    7af2:	2300      	movs	r3, #0
    7af4:	602b      	str	r3, [r5, #0]
    7af6:	f240 0300 	movw	r3, #0
    7afa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7afe:	461a      	mov	r2, r3
    7b00:	ea06 0303 	and.w	r3, r6, r3
    7b04:	4293      	cmp	r3, r2
    7b06:	d017      	beq.n	7b38 <_dtoa_r+0x88>
    7b08:	2200      	movs	r2, #0
    7b0a:	2300      	movs	r3, #0
    7b0c:	4640      	mov	r0, r8
    7b0e:	4649      	mov	r1, r9
    7b10:	e9cd 8906 	strd	r8, r9, [sp, #24]
    7b14:	f7fd fac4 	bl	50a0 <__aeabi_dcmpeq>
    7b18:	2800      	cmp	r0, #0
    7b1a:	d029      	beq.n	7b70 <_dtoa_r+0xc0>
    7b1c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    7b1e:	2301      	movs	r3, #1
    7b20:	992e      	ldr	r1, [sp, #184]	; 0xb8
    7b22:	6003      	str	r3, [r0, #0]
    7b24:	2900      	cmp	r1, #0
    7b26:	f000 80d0 	beq.w	7cca <_dtoa_r+0x21a>
    7b2a:	4b79      	ldr	r3, [pc, #484]	; (7d10 <_dtoa_r+0x260>)
    7b2c:	1e58      	subs	r0, r3, #1
    7b2e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7b30:	6013      	str	r3, [r2, #0]
    7b32:	b021      	add	sp, #132	; 0x84
    7b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7b38:	982c      	ldr	r0, [sp, #176]	; 0xb0
    7b3a:	f242 730f 	movw	r3, #9999	; 0x270f
    7b3e:	6003      	str	r3, [r0, #0]
    7b40:	f1b8 0f00 	cmp.w	r8, #0
    7b44:	f000 8095 	beq.w	7c72 <_dtoa_r+0x1c2>
    7b48:	f64b 2084 	movw	r0, #47748	; 0xba84
    7b4c:	f2c0 0000 	movt	r0, #0
    7b50:	992e      	ldr	r1, [sp, #184]	; 0xb8
    7b52:	2900      	cmp	r1, #0
    7b54:	d0ed      	beq.n	7b32 <_dtoa_r+0x82>
    7b56:	78c2      	ldrb	r2, [r0, #3]
    7b58:	1cc3      	adds	r3, r0, #3
    7b5a:	2a00      	cmp	r2, #0
    7b5c:	d0e7      	beq.n	7b2e <_dtoa_r+0x7e>
    7b5e:	f100 0308 	add.w	r3, r0, #8
    7b62:	e7e4      	b.n	7b2e <_dtoa_r+0x7e>
    7b64:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    7b68:	2301      	movs	r3, #1
    7b6a:	46b1      	mov	r9, r6
    7b6c:	602b      	str	r3, [r5, #0]
    7b6e:	e7c2      	b.n	7af6 <_dtoa_r+0x46>
    7b70:	4620      	mov	r0, r4
    7b72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    7b76:	a91e      	add	r1, sp, #120	; 0x78
    7b78:	9100      	str	r1, [sp, #0]
    7b7a:	a91f      	add	r1, sp, #124	; 0x7c
    7b7c:	9101      	str	r1, [sp, #4]
    7b7e:	f001 ff85 	bl	9a8c <__d2b>
    7b82:	f3c6 550a 	ubfx	r5, r6, #20, #11
    7b86:	4683      	mov	fp, r0
    7b88:	2d00      	cmp	r5, #0
    7b8a:	d07e      	beq.n	7c8a <_dtoa_r+0x1da>
    7b8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7b90:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    7b94:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    7b96:	3d07      	subs	r5, #7
    7b98:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    7b9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7ba0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    7ba4:	2300      	movs	r3, #0
    7ba6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    7baa:	9319      	str	r3, [sp, #100]	; 0x64
    7bac:	f240 0300 	movw	r3, #0
    7bb0:	2200      	movs	r2, #0
    7bb2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    7bb6:	f7fc fe57 	bl	4868 <__aeabi_dsub>
    7bba:	a34f      	add	r3, pc, #316	; (adr r3, 7cf8 <_dtoa_r+0x248>)
    7bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
    7bc0:	f7fd f806 	bl	4bd0 <__aeabi_dmul>
    7bc4:	a34e      	add	r3, pc, #312	; (adr r3, 7d00 <_dtoa_r+0x250>)
    7bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
    7bca:	f7fc fe4f 	bl	486c <__adddf3>
    7bce:	e9cd 0108 	strd	r0, r1, [sp, #32]
    7bd2:	4628      	mov	r0, r5
    7bd4:	f7fc ff96 	bl	4b04 <__aeabi_i2d>
    7bd8:	a34b      	add	r3, pc, #300	; (adr r3, 7d08 <_dtoa_r+0x258>)
    7bda:	e9d3 2300 	ldrd	r2, r3, [r3]
    7bde:	f7fc fff7 	bl	4bd0 <__aeabi_dmul>
    7be2:	4602      	mov	r2, r0
    7be4:	460b      	mov	r3, r1
    7be6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    7bea:	f7fc fe3f 	bl	486c <__adddf3>
    7bee:	e9cd 0108 	strd	r0, r1, [sp, #32]
    7bf2:	f002 ffb7 	bl	ab64 <__aeabi_d2iz>
    7bf6:	2200      	movs	r2, #0
    7bf8:	2300      	movs	r3, #0
    7bfa:	4606      	mov	r6, r0
    7bfc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    7c00:	f7fd fa58 	bl	50b4 <__aeabi_dcmplt>
    7c04:	b140      	cbz	r0, 7c18 <_dtoa_r+0x168>
    7c06:	4630      	mov	r0, r6
    7c08:	f7fc ff7c 	bl	4b04 <__aeabi_i2d>
    7c0c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    7c10:	f7fd fa46 	bl	50a0 <__aeabi_dcmpeq>
    7c14:	b900      	cbnz	r0, 7c18 <_dtoa_r+0x168>
    7c16:	3e01      	subs	r6, #1
    7c18:	2e16      	cmp	r6, #22
    7c1a:	d95b      	bls.n	7cd4 <_dtoa_r+0x224>
    7c1c:	2301      	movs	r3, #1
    7c1e:	9318      	str	r3, [sp, #96]	; 0x60
    7c20:	3f01      	subs	r7, #1
    7c22:	ebb7 0a05 	subs.w	sl, r7, r5
    7c26:	bf42      	ittt	mi
    7c28:	f1ca 0a00 	rsbmi	sl, sl, #0
    7c2c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    7c30:	f04f 0a00 	movmi.w	sl, #0
    7c34:	d401      	bmi.n	7c3a <_dtoa_r+0x18a>
    7c36:	2200      	movs	r2, #0
    7c38:	920f      	str	r2, [sp, #60]	; 0x3c
    7c3a:	2e00      	cmp	r6, #0
    7c3c:	f2c0 8371 	blt.w	8322 <_dtoa_r+0x872>
    7c40:	44b2      	add	sl, r6
    7c42:	2300      	movs	r3, #0
    7c44:	9617      	str	r6, [sp, #92]	; 0x5c
    7c46:	9315      	str	r3, [sp, #84]	; 0x54
    7c48:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    7c4a:	2b09      	cmp	r3, #9
    7c4c:	d862      	bhi.n	7d14 <_dtoa_r+0x264>
    7c4e:	2b05      	cmp	r3, #5
    7c50:	f340 8677 	ble.w	8942 <_dtoa_r+0xe92>
    7c54:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7c56:	2700      	movs	r7, #0
    7c58:	3804      	subs	r0, #4
    7c5a:	902a      	str	r0, [sp, #168]	; 0xa8
    7c5c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7c5e:	1e8b      	subs	r3, r1, #2
    7c60:	2b03      	cmp	r3, #3
    7c62:	f200 83dd 	bhi.w	8420 <_dtoa_r+0x970>
    7c66:	e8df f013 	tbh	[pc, r3, lsl #1]
    7c6a:	03a5      	.short	0x03a5
    7c6c:	03d503d8 	.word	0x03d503d8
    7c70:	03c4      	.short	0x03c4
    7c72:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    7c76:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    7c7a:	2e00      	cmp	r6, #0
    7c7c:	f47f af64 	bne.w	7b48 <_dtoa_r+0x98>
    7c80:	f64b 2078 	movw	r0, #47736	; 0xba78
    7c84:	f2c0 0000 	movt	r0, #0
    7c88:	e762      	b.n	7b50 <_dtoa_r+0xa0>
    7c8a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    7c8c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    7c8e:	18fb      	adds	r3, r7, r3
    7c90:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    7c94:	1c9d      	adds	r5, r3, #2
    7c96:	2d20      	cmp	r5, #32
    7c98:	bfdc      	itt	le
    7c9a:	f1c5 0020 	rsble	r0, r5, #32
    7c9e:	fa08 f000 	lslle.w	r0, r8, r0
    7ca2:	dd08      	ble.n	7cb6 <_dtoa_r+0x206>
    7ca4:	3b1e      	subs	r3, #30
    7ca6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    7caa:	fa16 f202 	lsls.w	r2, r6, r2
    7cae:	fa28 f303 	lsr.w	r3, r8, r3
    7cb2:	ea42 0003 	orr.w	r0, r2, r3
    7cb6:	f7fc ff15 	bl	4ae4 <__aeabi_ui2d>
    7cba:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    7cbe:	2201      	movs	r2, #1
    7cc0:	3d03      	subs	r5, #3
    7cc2:	9219      	str	r2, [sp, #100]	; 0x64
    7cc4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    7cc8:	e770      	b.n	7bac <_dtoa_r+0xfc>
    7cca:	f64b 2074 	movw	r0, #47732	; 0xba74
    7cce:	f2c0 0000 	movt	r0, #0
    7cd2:	e72e      	b.n	7b32 <_dtoa_r+0x82>
    7cd4:	f64b 3330 	movw	r3, #47920	; 0xbb30
    7cd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7cdc:	f2c0 0300 	movt	r3, #0
    7ce0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    7ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
    7ce8:	f7fd f9e4 	bl	50b4 <__aeabi_dcmplt>
    7cec:	2800      	cmp	r0, #0
    7cee:	f040 8320 	bne.w	8332 <_dtoa_r+0x882>
    7cf2:	9018      	str	r0, [sp, #96]	; 0x60
    7cf4:	e794      	b.n	7c20 <_dtoa_r+0x170>
    7cf6:	bf00      	nop
    7cf8:	636f4361 	.word	0x636f4361
    7cfc:	3fd287a7 	.word	0x3fd287a7
    7d00:	8b60c8b3 	.word	0x8b60c8b3
    7d04:	3fc68a28 	.word	0x3fc68a28
    7d08:	509f79fb 	.word	0x509f79fb
    7d0c:	3fd34413 	.word	0x3fd34413
    7d10:	0000ba75 	.word	0x0000ba75
    7d14:	2300      	movs	r3, #0
    7d16:	f04f 30ff 	mov.w	r0, #4294967295
    7d1a:	461f      	mov	r7, r3
    7d1c:	2101      	movs	r1, #1
    7d1e:	932a      	str	r3, [sp, #168]	; 0xa8
    7d20:	9011      	str	r0, [sp, #68]	; 0x44
    7d22:	9116      	str	r1, [sp, #88]	; 0x58
    7d24:	9008      	str	r0, [sp, #32]
    7d26:	932b      	str	r3, [sp, #172]	; 0xac
    7d28:	6a65      	ldr	r5, [r4, #36]	; 0x24
    7d2a:	2300      	movs	r3, #0
    7d2c:	606b      	str	r3, [r5, #4]
    7d2e:	4620      	mov	r0, r4
    7d30:	6869      	ldr	r1, [r5, #4]
    7d32:	f001 fe75 	bl	9a20 <_Balloc>
    7d36:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7d38:	6028      	str	r0, [r5, #0]
    7d3a:	681b      	ldr	r3, [r3, #0]
    7d3c:	9310      	str	r3, [sp, #64]	; 0x40
    7d3e:	2f00      	cmp	r7, #0
    7d40:	f000 815b 	beq.w	7ffa <_dtoa_r+0x54a>
    7d44:	2e00      	cmp	r6, #0
    7d46:	f340 842a 	ble.w	859e <_dtoa_r+0xaee>
    7d4a:	f64b 3330 	movw	r3, #47920	; 0xbb30
    7d4e:	f006 020f 	and.w	r2, r6, #15
    7d52:	f2c0 0300 	movt	r3, #0
    7d56:	1135      	asrs	r5, r6, #4
    7d58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    7d5c:	f015 0f10 	tst.w	r5, #16
    7d60:	e9d3 0100 	ldrd	r0, r1, [r3]
    7d64:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7d68:	f000 82e7 	beq.w	833a <_dtoa_r+0x88a>
    7d6c:	f64b 4308 	movw	r3, #48136	; 0xbc08
    7d70:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7d74:	f2c0 0300 	movt	r3, #0
    7d78:	f005 050f 	and.w	r5, r5, #15
    7d7c:	f04f 0803 	mov.w	r8, #3
    7d80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    7d84:	f7fd f84e 	bl	4e24 <__aeabi_ddiv>
    7d88:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    7d8c:	b1bd      	cbz	r5, 7dbe <_dtoa_r+0x30e>
    7d8e:	f64b 4708 	movw	r7, #48136	; 0xbc08
    7d92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7d96:	f2c0 0700 	movt	r7, #0
    7d9a:	f015 0f01 	tst.w	r5, #1
    7d9e:	4610      	mov	r0, r2
    7da0:	4619      	mov	r1, r3
    7da2:	d007      	beq.n	7db4 <_dtoa_r+0x304>
    7da4:	e9d7 2300 	ldrd	r2, r3, [r7]
    7da8:	f108 0801 	add.w	r8, r8, #1
    7dac:	f7fc ff10 	bl	4bd0 <__aeabi_dmul>
    7db0:	4602      	mov	r2, r0
    7db2:	460b      	mov	r3, r1
    7db4:	3708      	adds	r7, #8
    7db6:	106d      	asrs	r5, r5, #1
    7db8:	d1ef      	bne.n	7d9a <_dtoa_r+0x2ea>
    7dba:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    7dbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7dc2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    7dc6:	f7fd f82d 	bl	4e24 <__aeabi_ddiv>
    7dca:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7dce:	9918      	ldr	r1, [sp, #96]	; 0x60
    7dd0:	2900      	cmp	r1, #0
    7dd2:	f000 80de 	beq.w	7f92 <_dtoa_r+0x4e2>
    7dd6:	f240 0300 	movw	r3, #0
    7dda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7dde:	2200      	movs	r2, #0
    7de0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    7de4:	f04f 0500 	mov.w	r5, #0
    7de8:	f7fd f964 	bl	50b4 <__aeabi_dcmplt>
    7dec:	b108      	cbz	r0, 7df2 <_dtoa_r+0x342>
    7dee:	f04f 0501 	mov.w	r5, #1
    7df2:	9a08      	ldr	r2, [sp, #32]
    7df4:	2a00      	cmp	r2, #0
    7df6:	bfd4      	ite	le
    7df8:	2500      	movle	r5, #0
    7dfa:	f005 0501 	andgt.w	r5, r5, #1
    7dfe:	2d00      	cmp	r5, #0
    7e00:	f000 80c7 	beq.w	7f92 <_dtoa_r+0x4e2>
    7e04:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7e06:	2b00      	cmp	r3, #0
    7e08:	f340 80f5 	ble.w	7ff6 <_dtoa_r+0x546>
    7e0c:	f240 0300 	movw	r3, #0
    7e10:	2200      	movs	r2, #0
    7e12:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7e16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e1a:	f7fc fed9 	bl	4bd0 <__aeabi_dmul>
    7e1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7e22:	f108 0001 	add.w	r0, r8, #1
    7e26:	1e71      	subs	r1, r6, #1
    7e28:	9112      	str	r1, [sp, #72]	; 0x48
    7e2a:	f7fc fe6b 	bl	4b04 <__aeabi_i2d>
    7e2e:	4602      	mov	r2, r0
    7e30:	460b      	mov	r3, r1
    7e32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e36:	f7fc fecb 	bl	4bd0 <__aeabi_dmul>
    7e3a:	f240 0300 	movw	r3, #0
    7e3e:	2200      	movs	r2, #0
    7e40:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7e44:	f7fc fd12 	bl	486c <__adddf3>
    7e48:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    7e4c:	4680      	mov	r8, r0
    7e4e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    7e52:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7e54:	2b00      	cmp	r3, #0
    7e56:	f000 83ad 	beq.w	85b4 <_dtoa_r+0xb04>
    7e5a:	f64b 3330 	movw	r3, #47920	; 0xbb30
    7e5e:	f240 0100 	movw	r1, #0
    7e62:	f2c0 0300 	movt	r3, #0
    7e66:	2000      	movs	r0, #0
    7e68:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    7e6c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7e70:	f8cd c00c 	str.w	ip, [sp, #12]
    7e74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    7e78:	f7fc ffd4 	bl	4e24 <__aeabi_ddiv>
    7e7c:	4642      	mov	r2, r8
    7e7e:	464b      	mov	r3, r9
    7e80:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7e82:	f7fc fcf1 	bl	4868 <__aeabi_dsub>
    7e86:	4680      	mov	r8, r0
    7e88:	4689      	mov	r9, r1
    7e8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e8e:	f002 fe69 	bl	ab64 <__aeabi_d2iz>
    7e92:	4607      	mov	r7, r0
    7e94:	f7fc fe36 	bl	4b04 <__aeabi_i2d>
    7e98:	4602      	mov	r2, r0
    7e9a:	460b      	mov	r3, r1
    7e9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7ea0:	f7fc fce2 	bl	4868 <__aeabi_dsub>
    7ea4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    7ea8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7eac:	4640      	mov	r0, r8
    7eae:	f805 3b01 	strb.w	r3, [r5], #1
    7eb2:	4649      	mov	r1, r9
    7eb4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7eb8:	f7fd f91a 	bl	50f0 <__aeabi_dcmpgt>
    7ebc:	2800      	cmp	r0, #0
    7ebe:	f040 8213 	bne.w	82e8 <_dtoa_r+0x838>
    7ec2:	f240 0100 	movw	r1, #0
    7ec6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7eca:	2000      	movs	r0, #0
    7ecc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7ed0:	f7fc fcca 	bl	4868 <__aeabi_dsub>
    7ed4:	4602      	mov	r2, r0
    7ed6:	460b      	mov	r3, r1
    7ed8:	4640      	mov	r0, r8
    7eda:	4649      	mov	r1, r9
    7edc:	f7fd f908 	bl	50f0 <__aeabi_dcmpgt>
    7ee0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7ee4:	2800      	cmp	r0, #0
    7ee6:	f040 83e7 	bne.w	86b8 <_dtoa_r+0xc08>
    7eea:	f1bc 0f01 	cmp.w	ip, #1
    7eee:	f340 8082 	ble.w	7ff6 <_dtoa_r+0x546>
    7ef2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    7ef6:	2701      	movs	r7, #1
    7ef8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    7efc:	961d      	str	r6, [sp, #116]	; 0x74
    7efe:	4666      	mov	r6, ip
    7f00:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    7f04:	940c      	str	r4, [sp, #48]	; 0x30
    7f06:	e010      	b.n	7f2a <_dtoa_r+0x47a>
    7f08:	f240 0100 	movw	r1, #0
    7f0c:	2000      	movs	r0, #0
    7f0e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7f12:	f7fc fca9 	bl	4868 <__aeabi_dsub>
    7f16:	4642      	mov	r2, r8
    7f18:	464b      	mov	r3, r9
    7f1a:	f7fd f8cb 	bl	50b4 <__aeabi_dcmplt>
    7f1e:	2800      	cmp	r0, #0
    7f20:	f040 83c7 	bne.w	86b2 <_dtoa_r+0xc02>
    7f24:	42b7      	cmp	r7, r6
    7f26:	f280 848b 	bge.w	8840 <_dtoa_r+0xd90>
    7f2a:	f240 0300 	movw	r3, #0
    7f2e:	4640      	mov	r0, r8
    7f30:	4649      	mov	r1, r9
    7f32:	2200      	movs	r2, #0
    7f34:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7f38:	3501      	adds	r5, #1
    7f3a:	f7fc fe49 	bl	4bd0 <__aeabi_dmul>
    7f3e:	f240 0300 	movw	r3, #0
    7f42:	2200      	movs	r2, #0
    7f44:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7f48:	4680      	mov	r8, r0
    7f4a:	4689      	mov	r9, r1
    7f4c:	4650      	mov	r0, sl
    7f4e:	4659      	mov	r1, fp
    7f50:	f7fc fe3e 	bl	4bd0 <__aeabi_dmul>
    7f54:	468b      	mov	fp, r1
    7f56:	4682      	mov	sl, r0
    7f58:	f002 fe04 	bl	ab64 <__aeabi_d2iz>
    7f5c:	4604      	mov	r4, r0
    7f5e:	f7fc fdd1 	bl	4b04 <__aeabi_i2d>
    7f62:	3430      	adds	r4, #48	; 0x30
    7f64:	4602      	mov	r2, r0
    7f66:	460b      	mov	r3, r1
    7f68:	4650      	mov	r0, sl
    7f6a:	4659      	mov	r1, fp
    7f6c:	f7fc fc7c 	bl	4868 <__aeabi_dsub>
    7f70:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7f72:	464b      	mov	r3, r9
    7f74:	55d4      	strb	r4, [r2, r7]
    7f76:	4642      	mov	r2, r8
    7f78:	3701      	adds	r7, #1
    7f7a:	4682      	mov	sl, r0
    7f7c:	468b      	mov	fp, r1
    7f7e:	f7fd f899 	bl	50b4 <__aeabi_dcmplt>
    7f82:	4652      	mov	r2, sl
    7f84:	465b      	mov	r3, fp
    7f86:	2800      	cmp	r0, #0
    7f88:	d0be      	beq.n	7f08 <_dtoa_r+0x458>
    7f8a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7f8e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7f90:	e1aa      	b.n	82e8 <_dtoa_r+0x838>
    7f92:	4640      	mov	r0, r8
    7f94:	f7fc fdb6 	bl	4b04 <__aeabi_i2d>
    7f98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7f9c:	f7fc fe18 	bl	4bd0 <__aeabi_dmul>
    7fa0:	f240 0300 	movw	r3, #0
    7fa4:	2200      	movs	r2, #0
    7fa6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7faa:	f7fc fc5f 	bl	486c <__adddf3>
    7fae:	9a08      	ldr	r2, [sp, #32]
    7fb0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    7fb4:	4680      	mov	r8, r0
    7fb6:	46a9      	mov	r9, r5
    7fb8:	2a00      	cmp	r2, #0
    7fba:	f040 82ec 	bne.w	8596 <_dtoa_r+0xae6>
    7fbe:	f240 0300 	movw	r3, #0
    7fc2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7fc6:	2200      	movs	r2, #0
    7fc8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    7fcc:	f7fc fc4c 	bl	4868 <__aeabi_dsub>
    7fd0:	4642      	mov	r2, r8
    7fd2:	462b      	mov	r3, r5
    7fd4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7fd8:	f7fd f88a 	bl	50f0 <__aeabi_dcmpgt>
    7fdc:	2800      	cmp	r0, #0
    7fde:	f040 824a 	bne.w	8476 <_dtoa_r+0x9c6>
    7fe2:	4642      	mov	r2, r8
    7fe4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7fe8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    7fec:	f7fd f862 	bl	50b4 <__aeabi_dcmplt>
    7ff0:	2800      	cmp	r0, #0
    7ff2:	f040 81d5 	bne.w	83a0 <_dtoa_r+0x8f0>
    7ff6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    7ffa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    7ffc:	ea6f 0703 	mvn.w	r7, r3
    8000:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    8004:	2e0e      	cmp	r6, #14
    8006:	bfcc      	ite	gt
    8008:	2700      	movgt	r7, #0
    800a:	f007 0701 	andle.w	r7, r7, #1
    800e:	2f00      	cmp	r7, #0
    8010:	f000 80b7 	beq.w	8182 <_dtoa_r+0x6d2>
    8014:	982b      	ldr	r0, [sp, #172]	; 0xac
    8016:	f64b 3330 	movw	r3, #47920	; 0xbb30
    801a:	f2c0 0300 	movt	r3, #0
    801e:	9908      	ldr	r1, [sp, #32]
    8020:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    8024:	0fc2      	lsrs	r2, r0, #31
    8026:	2900      	cmp	r1, #0
    8028:	bfcc      	ite	gt
    802a:	2200      	movgt	r2, #0
    802c:	f002 0201 	andle.w	r2, r2, #1
    8030:	e9d3 0100 	ldrd	r0, r1, [r3]
    8034:	e9cd 0104 	strd	r0, r1, [sp, #16]
    8038:	2a00      	cmp	r2, #0
    803a:	f040 81a0 	bne.w	837e <_dtoa_r+0x8ce>
    803e:	4602      	mov	r2, r0
    8040:	460b      	mov	r3, r1
    8042:	4640      	mov	r0, r8
    8044:	4649      	mov	r1, r9
    8046:	f7fc feed 	bl	4e24 <__aeabi_ddiv>
    804a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    804c:	f002 fd8a 	bl	ab64 <__aeabi_d2iz>
    8050:	4682      	mov	sl, r0
    8052:	f7fc fd57 	bl	4b04 <__aeabi_i2d>
    8056:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    805a:	f7fc fdb9 	bl	4bd0 <__aeabi_dmul>
    805e:	4602      	mov	r2, r0
    8060:	460b      	mov	r3, r1
    8062:	4640      	mov	r0, r8
    8064:	4649      	mov	r1, r9
    8066:	f7fc fbff 	bl	4868 <__aeabi_dsub>
    806a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    806e:	f805 3b01 	strb.w	r3, [r5], #1
    8072:	9a08      	ldr	r2, [sp, #32]
    8074:	2a01      	cmp	r2, #1
    8076:	4680      	mov	r8, r0
    8078:	4689      	mov	r9, r1
    807a:	d052      	beq.n	8122 <_dtoa_r+0x672>
    807c:	f240 0300 	movw	r3, #0
    8080:	2200      	movs	r2, #0
    8082:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8086:	f7fc fda3 	bl	4bd0 <__aeabi_dmul>
    808a:	2200      	movs	r2, #0
    808c:	2300      	movs	r3, #0
    808e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    8092:	f7fd f805 	bl	50a0 <__aeabi_dcmpeq>
    8096:	2800      	cmp	r0, #0
    8098:	f040 81eb 	bne.w	8472 <_dtoa_r+0x9c2>
    809c:	9810      	ldr	r0, [sp, #64]	; 0x40
    809e:	f04f 0801 	mov.w	r8, #1
    80a2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    80a6:	46a3      	mov	fp, r4
    80a8:	1c87      	adds	r7, r0, #2
    80aa:	960f      	str	r6, [sp, #60]	; 0x3c
    80ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
    80b0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    80b4:	e00a      	b.n	80cc <_dtoa_r+0x61c>
    80b6:	f7fc fd8b 	bl	4bd0 <__aeabi_dmul>
    80ba:	2200      	movs	r2, #0
    80bc:	2300      	movs	r3, #0
    80be:	4604      	mov	r4, r0
    80c0:	460d      	mov	r5, r1
    80c2:	f7fc ffed 	bl	50a0 <__aeabi_dcmpeq>
    80c6:	2800      	cmp	r0, #0
    80c8:	f040 81ce 	bne.w	8468 <_dtoa_r+0x9b8>
    80cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    80d0:	4620      	mov	r0, r4
    80d2:	4629      	mov	r1, r5
    80d4:	f108 0801 	add.w	r8, r8, #1
    80d8:	f7fc fea4 	bl	4e24 <__aeabi_ddiv>
    80dc:	463e      	mov	r6, r7
    80de:	f002 fd41 	bl	ab64 <__aeabi_d2iz>
    80e2:	4682      	mov	sl, r0
    80e4:	f7fc fd0e 	bl	4b04 <__aeabi_i2d>
    80e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    80ec:	f7fc fd70 	bl	4bd0 <__aeabi_dmul>
    80f0:	4602      	mov	r2, r0
    80f2:	460b      	mov	r3, r1
    80f4:	4620      	mov	r0, r4
    80f6:	4629      	mov	r1, r5
    80f8:	f7fc fbb6 	bl	4868 <__aeabi_dsub>
    80fc:	2200      	movs	r2, #0
    80fe:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    8102:	f807 cc01 	strb.w	ip, [r7, #-1]
    8106:	3701      	adds	r7, #1
    8108:	45c1      	cmp	r9, r8
    810a:	f240 0300 	movw	r3, #0
    810e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8112:	d1d0      	bne.n	80b6 <_dtoa_r+0x606>
    8114:	4635      	mov	r5, r6
    8116:	465c      	mov	r4, fp
    8118:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    811a:	4680      	mov	r8, r0
    811c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8120:	4689      	mov	r9, r1
    8122:	4642      	mov	r2, r8
    8124:	464b      	mov	r3, r9
    8126:	4640      	mov	r0, r8
    8128:	4649      	mov	r1, r9
    812a:	f7fc fb9f 	bl	486c <__adddf3>
    812e:	4680      	mov	r8, r0
    8130:	4689      	mov	r9, r1
    8132:	4642      	mov	r2, r8
    8134:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8138:	464b      	mov	r3, r9
    813a:	f7fc ffbb 	bl	50b4 <__aeabi_dcmplt>
    813e:	b960      	cbnz	r0, 815a <_dtoa_r+0x6aa>
    8140:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8144:	4642      	mov	r2, r8
    8146:	464b      	mov	r3, r9
    8148:	f7fc ffaa 	bl	50a0 <__aeabi_dcmpeq>
    814c:	2800      	cmp	r0, #0
    814e:	f000 8190 	beq.w	8472 <_dtoa_r+0x9c2>
    8152:	f01a 0f01 	tst.w	sl, #1
    8156:	f000 818c 	beq.w	8472 <_dtoa_r+0x9c2>
    815a:	9910      	ldr	r1, [sp, #64]	; 0x40
    815c:	e000      	b.n	8160 <_dtoa_r+0x6b0>
    815e:	461d      	mov	r5, r3
    8160:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    8164:	1e6b      	subs	r3, r5, #1
    8166:	2a39      	cmp	r2, #57	; 0x39
    8168:	f040 8367 	bne.w	883a <_dtoa_r+0xd8a>
    816c:	428b      	cmp	r3, r1
    816e:	d1f6      	bne.n	815e <_dtoa_r+0x6ae>
    8170:	9910      	ldr	r1, [sp, #64]	; 0x40
    8172:	2330      	movs	r3, #48	; 0x30
    8174:	3601      	adds	r6, #1
    8176:	2231      	movs	r2, #49	; 0x31
    8178:	700b      	strb	r3, [r1, #0]
    817a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    817c:	701a      	strb	r2, [r3, #0]
    817e:	9612      	str	r6, [sp, #72]	; 0x48
    8180:	e0b2      	b.n	82e8 <_dtoa_r+0x838>
    8182:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8184:	2a00      	cmp	r2, #0
    8186:	f040 80df 	bne.w	8348 <_dtoa_r+0x898>
    818a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    818c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    818e:	920c      	str	r2, [sp, #48]	; 0x30
    8190:	2d00      	cmp	r5, #0
    8192:	bfd4      	ite	le
    8194:	2300      	movle	r3, #0
    8196:	2301      	movgt	r3, #1
    8198:	f1ba 0f00 	cmp.w	sl, #0
    819c:	bfd4      	ite	le
    819e:	2300      	movle	r3, #0
    81a0:	f003 0301 	andgt.w	r3, r3, #1
    81a4:	b14b      	cbz	r3, 81ba <_dtoa_r+0x70a>
    81a6:	45aa      	cmp	sl, r5
    81a8:	bfb4      	ite	lt
    81aa:	4653      	movlt	r3, sl
    81ac:	462b      	movge	r3, r5
    81ae:	980f      	ldr	r0, [sp, #60]	; 0x3c
    81b0:	ebc3 0a0a 	rsb	sl, r3, sl
    81b4:	1aed      	subs	r5, r5, r3
    81b6:	1ac0      	subs	r0, r0, r3
    81b8:	900f      	str	r0, [sp, #60]	; 0x3c
    81ba:	9915      	ldr	r1, [sp, #84]	; 0x54
    81bc:	2900      	cmp	r1, #0
    81be:	dd1c      	ble.n	81fa <_dtoa_r+0x74a>
    81c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    81c2:	2a00      	cmp	r2, #0
    81c4:	f000 82e9 	beq.w	879a <_dtoa_r+0xcea>
    81c8:	2f00      	cmp	r7, #0
    81ca:	dd12      	ble.n	81f2 <_dtoa_r+0x742>
    81cc:	990c      	ldr	r1, [sp, #48]	; 0x30
    81ce:	463a      	mov	r2, r7
    81d0:	4620      	mov	r0, r4
    81d2:	f001 fe85 	bl	9ee0 <__pow5mult>
    81d6:	465a      	mov	r2, fp
    81d8:	900c      	str	r0, [sp, #48]	; 0x30
    81da:	4620      	mov	r0, r4
    81dc:	990c      	ldr	r1, [sp, #48]	; 0x30
    81de:	f001 fd97 	bl	9d10 <__multiply>
    81e2:	4659      	mov	r1, fp
    81e4:	4603      	mov	r3, r0
    81e6:	4620      	mov	r0, r4
    81e8:	9303      	str	r3, [sp, #12]
    81ea:	f001 fbfd 	bl	99e8 <_Bfree>
    81ee:	9b03      	ldr	r3, [sp, #12]
    81f0:	469b      	mov	fp, r3
    81f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    81f4:	1bda      	subs	r2, r3, r7
    81f6:	f040 8311 	bne.w	881c <_dtoa_r+0xd6c>
    81fa:	2101      	movs	r1, #1
    81fc:	4620      	mov	r0, r4
    81fe:	f001 fe21 	bl	9e44 <__i2b>
    8202:	9006      	str	r0, [sp, #24]
    8204:	9817      	ldr	r0, [sp, #92]	; 0x5c
    8206:	2800      	cmp	r0, #0
    8208:	dd05      	ble.n	8216 <_dtoa_r+0x766>
    820a:	9906      	ldr	r1, [sp, #24]
    820c:	4620      	mov	r0, r4
    820e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8210:	f001 fe66 	bl	9ee0 <__pow5mult>
    8214:	9006      	str	r0, [sp, #24]
    8216:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8218:	2901      	cmp	r1, #1
    821a:	f340 810a 	ble.w	8432 <_dtoa_r+0x982>
    821e:	2700      	movs	r7, #0
    8220:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    8222:	2b00      	cmp	r3, #0
    8224:	f040 8261 	bne.w	86ea <_dtoa_r+0xc3a>
    8228:	2301      	movs	r3, #1
    822a:	4453      	add	r3, sl
    822c:	f013 031f 	ands.w	r3, r3, #31
    8230:	f040 812a 	bne.w	8488 <_dtoa_r+0x9d8>
    8234:	231c      	movs	r3, #28
    8236:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8238:	449a      	add	sl, r3
    823a:	18ed      	adds	r5, r5, r3
    823c:	18d2      	adds	r2, r2, r3
    823e:	920f      	str	r2, [sp, #60]	; 0x3c
    8240:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8242:	2b00      	cmp	r3, #0
    8244:	dd05      	ble.n	8252 <_dtoa_r+0x7a2>
    8246:	4659      	mov	r1, fp
    8248:	461a      	mov	r2, r3
    824a:	4620      	mov	r0, r4
    824c:	f001 fd02 	bl	9c54 <__lshift>
    8250:	4683      	mov	fp, r0
    8252:	f1ba 0f00 	cmp.w	sl, #0
    8256:	dd05      	ble.n	8264 <_dtoa_r+0x7b4>
    8258:	9906      	ldr	r1, [sp, #24]
    825a:	4652      	mov	r2, sl
    825c:	4620      	mov	r0, r4
    825e:	f001 fcf9 	bl	9c54 <__lshift>
    8262:	9006      	str	r0, [sp, #24]
    8264:	9818      	ldr	r0, [sp, #96]	; 0x60
    8266:	2800      	cmp	r0, #0
    8268:	f040 8229 	bne.w	86be <_dtoa_r+0xc0e>
    826c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    826e:	9908      	ldr	r1, [sp, #32]
    8270:	2802      	cmp	r0, #2
    8272:	bfd4      	ite	le
    8274:	2300      	movle	r3, #0
    8276:	2301      	movgt	r3, #1
    8278:	2900      	cmp	r1, #0
    827a:	bfcc      	ite	gt
    827c:	2300      	movgt	r3, #0
    827e:	f003 0301 	andle.w	r3, r3, #1
    8282:	2b00      	cmp	r3, #0
    8284:	f000 810c 	beq.w	84a0 <_dtoa_r+0x9f0>
    8288:	2900      	cmp	r1, #0
    828a:	f040 808c 	bne.w	83a6 <_dtoa_r+0x8f6>
    828e:	2205      	movs	r2, #5
    8290:	9906      	ldr	r1, [sp, #24]
    8292:	9b08      	ldr	r3, [sp, #32]
    8294:	4620      	mov	r0, r4
    8296:	f001 fddf 	bl	9e58 <__multadd>
    829a:	9006      	str	r0, [sp, #24]
    829c:	4658      	mov	r0, fp
    829e:	9906      	ldr	r1, [sp, #24]
    82a0:	f001 fa68 	bl	9774 <__mcmp>
    82a4:	2800      	cmp	r0, #0
    82a6:	dd7e      	ble.n	83a6 <_dtoa_r+0x8f6>
    82a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    82aa:	3601      	adds	r6, #1
    82ac:	2700      	movs	r7, #0
    82ae:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    82b2:	2331      	movs	r3, #49	; 0x31
    82b4:	f805 3b01 	strb.w	r3, [r5], #1
    82b8:	9906      	ldr	r1, [sp, #24]
    82ba:	4620      	mov	r0, r4
    82bc:	f001 fb94 	bl	99e8 <_Bfree>
    82c0:	f1ba 0f00 	cmp.w	sl, #0
    82c4:	f000 80d5 	beq.w	8472 <_dtoa_r+0x9c2>
    82c8:	1e3b      	subs	r3, r7, #0
    82ca:	bf18      	it	ne
    82cc:	2301      	movne	r3, #1
    82ce:	4557      	cmp	r7, sl
    82d0:	bf0c      	ite	eq
    82d2:	2300      	moveq	r3, #0
    82d4:	f003 0301 	andne.w	r3, r3, #1
    82d8:	2b00      	cmp	r3, #0
    82da:	f040 80d0 	bne.w	847e <_dtoa_r+0x9ce>
    82de:	4651      	mov	r1, sl
    82e0:	4620      	mov	r0, r4
    82e2:	f001 fb81 	bl	99e8 <_Bfree>
    82e6:	9612      	str	r6, [sp, #72]	; 0x48
    82e8:	4620      	mov	r0, r4
    82ea:	4659      	mov	r1, fp
    82ec:	f001 fb7c 	bl	99e8 <_Bfree>
    82f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    82f2:	1c53      	adds	r3, r2, #1
    82f4:	2200      	movs	r2, #0
    82f6:	702a      	strb	r2, [r5, #0]
    82f8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    82fa:	992e      	ldr	r1, [sp, #184]	; 0xb8
    82fc:	6003      	str	r3, [r0, #0]
    82fe:	2900      	cmp	r1, #0
    8300:	f000 81d4 	beq.w	86ac <_dtoa_r+0xbfc>
    8304:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    8306:	9810      	ldr	r0, [sp, #64]	; 0x40
    8308:	6015      	str	r5, [r2, #0]
    830a:	e412      	b.n	7b32 <_dtoa_r+0x82>
    830c:	2010      	movs	r0, #16
    830e:	f7fd fa89 	bl	5824 <malloc>
    8312:	60c6      	str	r6, [r0, #12]
    8314:	6046      	str	r6, [r0, #4]
    8316:	6086      	str	r6, [r0, #8]
    8318:	6006      	str	r6, [r0, #0]
    831a:	4606      	mov	r6, r0
    831c:	6260      	str	r0, [r4, #36]	; 0x24
    831e:	f7ff bbd2 	b.w	7ac6 <_dtoa_r+0x16>
    8322:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8324:	4271      	negs	r1, r6
    8326:	2200      	movs	r2, #0
    8328:	9115      	str	r1, [sp, #84]	; 0x54
    832a:	1b80      	subs	r0, r0, r6
    832c:	9217      	str	r2, [sp, #92]	; 0x5c
    832e:	900f      	str	r0, [sp, #60]	; 0x3c
    8330:	e48a      	b.n	7c48 <_dtoa_r+0x198>
    8332:	2100      	movs	r1, #0
    8334:	3e01      	subs	r6, #1
    8336:	9118      	str	r1, [sp, #96]	; 0x60
    8338:	e472      	b.n	7c20 <_dtoa_r+0x170>
    833a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    833e:	f04f 0802 	mov.w	r8, #2
    8342:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    8346:	e521      	b.n	7d8c <_dtoa_r+0x2dc>
    8348:	982a      	ldr	r0, [sp, #168]	; 0xa8
    834a:	2801      	cmp	r0, #1
    834c:	f340 826c 	ble.w	8828 <_dtoa_r+0xd78>
    8350:	9a08      	ldr	r2, [sp, #32]
    8352:	9815      	ldr	r0, [sp, #84]	; 0x54
    8354:	1e53      	subs	r3, r2, #1
    8356:	4298      	cmp	r0, r3
    8358:	f2c0 8258 	blt.w	880c <_dtoa_r+0xd5c>
    835c:	1ac7      	subs	r7, r0, r3
    835e:	9b08      	ldr	r3, [sp, #32]
    8360:	2b00      	cmp	r3, #0
    8362:	bfa8      	it	ge
    8364:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    8366:	f2c0 8273 	blt.w	8850 <_dtoa_r+0xda0>
    836a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    836c:	4620      	mov	r0, r4
    836e:	2101      	movs	r1, #1
    8370:	449a      	add	sl, r3
    8372:	18d2      	adds	r2, r2, r3
    8374:	920f      	str	r2, [sp, #60]	; 0x3c
    8376:	f001 fd65 	bl	9e44 <__i2b>
    837a:	900c      	str	r0, [sp, #48]	; 0x30
    837c:	e708      	b.n	8190 <_dtoa_r+0x6e0>
    837e:	9b08      	ldr	r3, [sp, #32]
    8380:	b973      	cbnz	r3, 83a0 <_dtoa_r+0x8f0>
    8382:	f240 0300 	movw	r3, #0
    8386:	2200      	movs	r2, #0
    8388:	f2c4 0314 	movt	r3, #16404	; 0x4014
    838c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    8390:	f7fc fc1e 	bl	4bd0 <__aeabi_dmul>
    8394:	4642      	mov	r2, r8
    8396:	464b      	mov	r3, r9
    8398:	f7fc fea0 	bl	50dc <__aeabi_dcmpge>
    839c:	2800      	cmp	r0, #0
    839e:	d06a      	beq.n	8476 <_dtoa_r+0x9c6>
    83a0:	2200      	movs	r2, #0
    83a2:	9206      	str	r2, [sp, #24]
    83a4:	920c      	str	r2, [sp, #48]	; 0x30
    83a6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    83a8:	2700      	movs	r7, #0
    83aa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    83ae:	43de      	mvns	r6, r3
    83b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    83b2:	e781      	b.n	82b8 <_dtoa_r+0x808>
    83b4:	2100      	movs	r1, #0
    83b6:	9116      	str	r1, [sp, #88]	; 0x58
    83b8:	982b      	ldr	r0, [sp, #172]	; 0xac
    83ba:	2800      	cmp	r0, #0
    83bc:	f340 819f 	ble.w	86fe <_dtoa_r+0xc4e>
    83c0:	982b      	ldr	r0, [sp, #172]	; 0xac
    83c2:	4601      	mov	r1, r0
    83c4:	9011      	str	r0, [sp, #68]	; 0x44
    83c6:	9008      	str	r0, [sp, #32]
    83c8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    83ca:	2200      	movs	r2, #0
    83cc:	2917      	cmp	r1, #23
    83ce:	606a      	str	r2, [r5, #4]
    83d0:	f240 82ab 	bls.w	892a <_dtoa_r+0xe7a>
    83d4:	2304      	movs	r3, #4
    83d6:	005b      	lsls	r3, r3, #1
    83d8:	3201      	adds	r2, #1
    83da:	f103 0014 	add.w	r0, r3, #20
    83de:	4288      	cmp	r0, r1
    83e0:	d9f9      	bls.n	83d6 <_dtoa_r+0x926>
    83e2:	9b08      	ldr	r3, [sp, #32]
    83e4:	606a      	str	r2, [r5, #4]
    83e6:	2b0e      	cmp	r3, #14
    83e8:	bf8c      	ite	hi
    83ea:	2700      	movhi	r7, #0
    83ec:	f007 0701 	andls.w	r7, r7, #1
    83f0:	e49d      	b.n	7d2e <_dtoa_r+0x27e>
    83f2:	2201      	movs	r2, #1
    83f4:	9216      	str	r2, [sp, #88]	; 0x58
    83f6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    83f8:	18f3      	adds	r3, r6, r3
    83fa:	9311      	str	r3, [sp, #68]	; 0x44
    83fc:	1c59      	adds	r1, r3, #1
    83fe:	2900      	cmp	r1, #0
    8400:	bfc8      	it	gt
    8402:	9108      	strgt	r1, [sp, #32]
    8404:	dce0      	bgt.n	83c8 <_dtoa_r+0x918>
    8406:	290e      	cmp	r1, #14
    8408:	bf8c      	ite	hi
    840a:	2700      	movhi	r7, #0
    840c:	f007 0701 	andls.w	r7, r7, #1
    8410:	9108      	str	r1, [sp, #32]
    8412:	e489      	b.n	7d28 <_dtoa_r+0x278>
    8414:	2301      	movs	r3, #1
    8416:	9316      	str	r3, [sp, #88]	; 0x58
    8418:	e7ce      	b.n	83b8 <_dtoa_r+0x908>
    841a:	2200      	movs	r2, #0
    841c:	9216      	str	r2, [sp, #88]	; 0x58
    841e:	e7ea      	b.n	83f6 <_dtoa_r+0x946>
    8420:	f04f 33ff 	mov.w	r3, #4294967295
    8424:	2700      	movs	r7, #0
    8426:	2001      	movs	r0, #1
    8428:	9311      	str	r3, [sp, #68]	; 0x44
    842a:	9016      	str	r0, [sp, #88]	; 0x58
    842c:	9308      	str	r3, [sp, #32]
    842e:	972b      	str	r7, [sp, #172]	; 0xac
    8430:	e47a      	b.n	7d28 <_dtoa_r+0x278>
    8432:	f1b8 0f00 	cmp.w	r8, #0
    8436:	f47f aef2 	bne.w	821e <_dtoa_r+0x76e>
    843a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    843e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8442:	2b00      	cmp	r3, #0
    8444:	f47f aeeb 	bne.w	821e <_dtoa_r+0x76e>
    8448:	f240 0300 	movw	r3, #0
    844c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8450:	ea09 0303 	and.w	r3, r9, r3
    8454:	2b00      	cmp	r3, #0
    8456:	f43f aee2 	beq.w	821e <_dtoa_r+0x76e>
    845a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    845c:	f10a 0a01 	add.w	sl, sl, #1
    8460:	2701      	movs	r7, #1
    8462:	3201      	adds	r2, #1
    8464:	920f      	str	r2, [sp, #60]	; 0x3c
    8466:	e6db      	b.n	8220 <_dtoa_r+0x770>
    8468:	4635      	mov	r5, r6
    846a:	465c      	mov	r4, fp
    846c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    846e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    8472:	9612      	str	r6, [sp, #72]	; 0x48
    8474:	e738      	b.n	82e8 <_dtoa_r+0x838>
    8476:	2000      	movs	r0, #0
    8478:	9006      	str	r0, [sp, #24]
    847a:	900c      	str	r0, [sp, #48]	; 0x30
    847c:	e714      	b.n	82a8 <_dtoa_r+0x7f8>
    847e:	4639      	mov	r1, r7
    8480:	4620      	mov	r0, r4
    8482:	f001 fab1 	bl	99e8 <_Bfree>
    8486:	e72a      	b.n	82de <_dtoa_r+0x82e>
    8488:	f1c3 0320 	rsb	r3, r3, #32
    848c:	2b04      	cmp	r3, #4
    848e:	f340 8254 	ble.w	893a <_dtoa_r+0xe8a>
    8492:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8494:	3b04      	subs	r3, #4
    8496:	449a      	add	sl, r3
    8498:	18ed      	adds	r5, r5, r3
    849a:	18c9      	adds	r1, r1, r3
    849c:	910f      	str	r1, [sp, #60]	; 0x3c
    849e:	e6cf      	b.n	8240 <_dtoa_r+0x790>
    84a0:	9916      	ldr	r1, [sp, #88]	; 0x58
    84a2:	2900      	cmp	r1, #0
    84a4:	f000 8131 	beq.w	870a <_dtoa_r+0xc5a>
    84a8:	2d00      	cmp	r5, #0
    84aa:	dd05      	ble.n	84b8 <_dtoa_r+0xa08>
    84ac:	990c      	ldr	r1, [sp, #48]	; 0x30
    84ae:	462a      	mov	r2, r5
    84b0:	4620      	mov	r0, r4
    84b2:	f001 fbcf 	bl	9c54 <__lshift>
    84b6:	900c      	str	r0, [sp, #48]	; 0x30
    84b8:	2f00      	cmp	r7, #0
    84ba:	f040 81ea 	bne.w	8892 <_dtoa_r+0xde2>
    84be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    84c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    84c4:	2301      	movs	r3, #1
    84c6:	f008 0001 	and.w	r0, r8, #1
    84ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    84cc:	9011      	str	r0, [sp, #68]	; 0x44
    84ce:	950f      	str	r5, [sp, #60]	; 0x3c
    84d0:	461d      	mov	r5, r3
    84d2:	960c      	str	r6, [sp, #48]	; 0x30
    84d4:	9906      	ldr	r1, [sp, #24]
    84d6:	4658      	mov	r0, fp
    84d8:	f7ff fa5a 	bl	7990 <quorem>
    84dc:	4639      	mov	r1, r7
    84de:	3030      	adds	r0, #48	; 0x30
    84e0:	900b      	str	r0, [sp, #44]	; 0x2c
    84e2:	4658      	mov	r0, fp
    84e4:	f001 f946 	bl	9774 <__mcmp>
    84e8:	9906      	ldr	r1, [sp, #24]
    84ea:	4652      	mov	r2, sl
    84ec:	4606      	mov	r6, r0
    84ee:	4620      	mov	r0, r4
    84f0:	f001 fb34 	bl	9b5c <__mdiff>
    84f4:	68c3      	ldr	r3, [r0, #12]
    84f6:	4680      	mov	r8, r0
    84f8:	2b00      	cmp	r3, #0
    84fa:	d03d      	beq.n	8578 <_dtoa_r+0xac8>
    84fc:	f04f 0901 	mov.w	r9, #1
    8500:	4641      	mov	r1, r8
    8502:	4620      	mov	r0, r4
    8504:	f001 fa70 	bl	99e8 <_Bfree>
    8508:	992a      	ldr	r1, [sp, #168]	; 0xa8
    850a:	ea59 0101 	orrs.w	r1, r9, r1
    850e:	d103      	bne.n	8518 <_dtoa_r+0xa68>
    8510:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8512:	2a00      	cmp	r2, #0
    8514:	f000 81eb 	beq.w	88ee <_dtoa_r+0xe3e>
    8518:	2e00      	cmp	r6, #0
    851a:	f2c0 819e 	blt.w	885a <_dtoa_r+0xdaa>
    851e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    8520:	4332      	orrs	r2, r6
    8522:	d103      	bne.n	852c <_dtoa_r+0xa7c>
    8524:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8526:	2b00      	cmp	r3, #0
    8528:	f000 8197 	beq.w	885a <_dtoa_r+0xdaa>
    852c:	f1b9 0f00 	cmp.w	r9, #0
    8530:	f300 81ce 	bgt.w	88d0 <_dtoa_r+0xe20>
    8534:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8536:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8538:	f801 2b01 	strb.w	r2, [r1], #1
    853c:	9b08      	ldr	r3, [sp, #32]
    853e:	910f      	str	r1, [sp, #60]	; 0x3c
    8540:	429d      	cmp	r5, r3
    8542:	f000 81c2 	beq.w	88ca <_dtoa_r+0xe1a>
    8546:	4659      	mov	r1, fp
    8548:	220a      	movs	r2, #10
    854a:	2300      	movs	r3, #0
    854c:	4620      	mov	r0, r4
    854e:	f001 fc83 	bl	9e58 <__multadd>
    8552:	4557      	cmp	r7, sl
    8554:	4639      	mov	r1, r7
    8556:	4683      	mov	fp, r0
    8558:	d014      	beq.n	8584 <_dtoa_r+0xad4>
    855a:	220a      	movs	r2, #10
    855c:	2300      	movs	r3, #0
    855e:	4620      	mov	r0, r4
    8560:	3501      	adds	r5, #1
    8562:	f001 fc79 	bl	9e58 <__multadd>
    8566:	4651      	mov	r1, sl
    8568:	220a      	movs	r2, #10
    856a:	2300      	movs	r3, #0
    856c:	4607      	mov	r7, r0
    856e:	4620      	mov	r0, r4
    8570:	f001 fc72 	bl	9e58 <__multadd>
    8574:	4682      	mov	sl, r0
    8576:	e7ad      	b.n	84d4 <_dtoa_r+0xa24>
    8578:	4658      	mov	r0, fp
    857a:	4641      	mov	r1, r8
    857c:	f001 f8fa 	bl	9774 <__mcmp>
    8580:	4681      	mov	r9, r0
    8582:	e7bd      	b.n	8500 <_dtoa_r+0xa50>
    8584:	4620      	mov	r0, r4
    8586:	220a      	movs	r2, #10
    8588:	2300      	movs	r3, #0
    858a:	3501      	adds	r5, #1
    858c:	f001 fc64 	bl	9e58 <__multadd>
    8590:	4607      	mov	r7, r0
    8592:	4682      	mov	sl, r0
    8594:	e79e      	b.n	84d4 <_dtoa_r+0xa24>
    8596:	9612      	str	r6, [sp, #72]	; 0x48
    8598:	f8dd c020 	ldr.w	ip, [sp, #32]
    859c:	e459      	b.n	7e52 <_dtoa_r+0x3a2>
    859e:	4275      	negs	r5, r6
    85a0:	2d00      	cmp	r5, #0
    85a2:	f040 8101 	bne.w	87a8 <_dtoa_r+0xcf8>
    85a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    85aa:	f04f 0802 	mov.w	r8, #2
    85ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    85b2:	e40c      	b.n	7dce <_dtoa_r+0x31e>
    85b4:	f64b 3130 	movw	r1, #47920	; 0xbb30
    85b8:	4642      	mov	r2, r8
    85ba:	f2c0 0100 	movt	r1, #0
    85be:	464b      	mov	r3, r9
    85c0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    85c4:	f8cd c00c 	str.w	ip, [sp, #12]
    85c8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    85ca:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    85ce:	f7fc faff 	bl	4bd0 <__aeabi_dmul>
    85d2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    85d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    85da:	f002 fac3 	bl	ab64 <__aeabi_d2iz>
    85de:	4607      	mov	r7, r0
    85e0:	f7fc fa90 	bl	4b04 <__aeabi_i2d>
    85e4:	460b      	mov	r3, r1
    85e6:	4602      	mov	r2, r0
    85e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    85ec:	f7fc f93c 	bl	4868 <__aeabi_dsub>
    85f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    85f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    85f8:	f805 3b01 	strb.w	r3, [r5], #1
    85fc:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8600:	f1bc 0f01 	cmp.w	ip, #1
    8604:	d029      	beq.n	865a <_dtoa_r+0xbaa>
    8606:	46d1      	mov	r9, sl
    8608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    860c:	46b2      	mov	sl, r6
    860e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    8610:	951c      	str	r5, [sp, #112]	; 0x70
    8612:	2701      	movs	r7, #1
    8614:	4665      	mov	r5, ip
    8616:	46a0      	mov	r8, r4
    8618:	f240 0300 	movw	r3, #0
    861c:	2200      	movs	r2, #0
    861e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8622:	f7fc fad5 	bl	4bd0 <__aeabi_dmul>
    8626:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    862a:	f002 fa9b 	bl	ab64 <__aeabi_d2iz>
    862e:	4604      	mov	r4, r0
    8630:	f7fc fa68 	bl	4b04 <__aeabi_i2d>
    8634:	3430      	adds	r4, #48	; 0x30
    8636:	4602      	mov	r2, r0
    8638:	460b      	mov	r3, r1
    863a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    863e:	f7fc f913 	bl	4868 <__aeabi_dsub>
    8642:	55f4      	strb	r4, [r6, r7]
    8644:	3701      	adds	r7, #1
    8646:	42af      	cmp	r7, r5
    8648:	d1e6      	bne.n	8618 <_dtoa_r+0xb68>
    864a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    864c:	3f01      	subs	r7, #1
    864e:	4656      	mov	r6, sl
    8650:	4644      	mov	r4, r8
    8652:	46ca      	mov	sl, r9
    8654:	19ed      	adds	r5, r5, r7
    8656:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    865a:	f240 0300 	movw	r3, #0
    865e:	2200      	movs	r2, #0
    8660:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    8664:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    8668:	f7fc f900 	bl	486c <__adddf3>
    866c:	4602      	mov	r2, r0
    866e:	460b      	mov	r3, r1
    8670:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8674:	f7fc fd3c 	bl	50f0 <__aeabi_dcmpgt>
    8678:	b9f0      	cbnz	r0, 86b8 <_dtoa_r+0xc08>
    867a:	f240 0100 	movw	r1, #0
    867e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    8682:	2000      	movs	r0, #0
    8684:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8688:	f7fc f8ee 	bl	4868 <__aeabi_dsub>
    868c:	4602      	mov	r2, r0
    868e:	460b      	mov	r3, r1
    8690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8694:	f7fc fd0e 	bl	50b4 <__aeabi_dcmplt>
    8698:	2800      	cmp	r0, #0
    869a:	f43f acac 	beq.w	7ff6 <_dtoa_r+0x546>
    869e:	462b      	mov	r3, r5
    86a0:	461d      	mov	r5, r3
    86a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    86a6:	2a30      	cmp	r2, #48	; 0x30
    86a8:	d0fa      	beq.n	86a0 <_dtoa_r+0xbf0>
    86aa:	e61d      	b.n	82e8 <_dtoa_r+0x838>
    86ac:	9810      	ldr	r0, [sp, #64]	; 0x40
    86ae:	f7ff ba40 	b.w	7b32 <_dtoa_r+0x82>
    86b2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    86b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    86b8:	9e12      	ldr	r6, [sp, #72]	; 0x48
    86ba:	9910      	ldr	r1, [sp, #64]	; 0x40
    86bc:	e550      	b.n	8160 <_dtoa_r+0x6b0>
    86be:	4658      	mov	r0, fp
    86c0:	9906      	ldr	r1, [sp, #24]
    86c2:	f001 f857 	bl	9774 <__mcmp>
    86c6:	2800      	cmp	r0, #0
    86c8:	f6bf add0 	bge.w	826c <_dtoa_r+0x7bc>
    86cc:	4659      	mov	r1, fp
    86ce:	4620      	mov	r0, r4
    86d0:	220a      	movs	r2, #10
    86d2:	2300      	movs	r3, #0
    86d4:	f001 fbc0 	bl	9e58 <__multadd>
    86d8:	9916      	ldr	r1, [sp, #88]	; 0x58
    86da:	3e01      	subs	r6, #1
    86dc:	4683      	mov	fp, r0
    86de:	2900      	cmp	r1, #0
    86e0:	f040 8119 	bne.w	8916 <_dtoa_r+0xe66>
    86e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    86e6:	9208      	str	r2, [sp, #32]
    86e8:	e5c0      	b.n	826c <_dtoa_r+0x7bc>
    86ea:	9806      	ldr	r0, [sp, #24]
    86ec:	6903      	ldr	r3, [r0, #16]
    86ee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    86f2:	6918      	ldr	r0, [r3, #16]
    86f4:	f000 ffec 	bl	96d0 <__hi0bits>
    86f8:	f1c0 0320 	rsb	r3, r0, #32
    86fc:	e595      	b.n	822a <_dtoa_r+0x77a>
    86fe:	2101      	movs	r1, #1
    8700:	9111      	str	r1, [sp, #68]	; 0x44
    8702:	9108      	str	r1, [sp, #32]
    8704:	912b      	str	r1, [sp, #172]	; 0xac
    8706:	f7ff bb0f 	b.w	7d28 <_dtoa_r+0x278>
    870a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    870c:	46b1      	mov	r9, r6
    870e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    8710:	46aa      	mov	sl, r5
    8712:	f8dd 8018 	ldr.w	r8, [sp, #24]
    8716:	9e08      	ldr	r6, [sp, #32]
    8718:	e002      	b.n	8720 <_dtoa_r+0xc70>
    871a:	f001 fb9d 	bl	9e58 <__multadd>
    871e:	4683      	mov	fp, r0
    8720:	4641      	mov	r1, r8
    8722:	4658      	mov	r0, fp
    8724:	f7ff f934 	bl	7990 <quorem>
    8728:	3501      	adds	r5, #1
    872a:	220a      	movs	r2, #10
    872c:	2300      	movs	r3, #0
    872e:	4659      	mov	r1, fp
    8730:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    8734:	f80a c007 	strb.w	ip, [sl, r7]
    8738:	3701      	adds	r7, #1
    873a:	4620      	mov	r0, r4
    873c:	42be      	cmp	r6, r7
    873e:	dcec      	bgt.n	871a <_dtoa_r+0xc6a>
    8740:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    8744:	464e      	mov	r6, r9
    8746:	2700      	movs	r7, #0
    8748:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    874c:	4659      	mov	r1, fp
    874e:	2201      	movs	r2, #1
    8750:	4620      	mov	r0, r4
    8752:	f001 fa7f 	bl	9c54 <__lshift>
    8756:	9906      	ldr	r1, [sp, #24]
    8758:	4683      	mov	fp, r0
    875a:	f001 f80b 	bl	9774 <__mcmp>
    875e:	2800      	cmp	r0, #0
    8760:	dd0f      	ble.n	8782 <_dtoa_r+0xcd2>
    8762:	9910      	ldr	r1, [sp, #64]	; 0x40
    8764:	e000      	b.n	8768 <_dtoa_r+0xcb8>
    8766:	461d      	mov	r5, r3
    8768:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    876c:	1e6b      	subs	r3, r5, #1
    876e:	2a39      	cmp	r2, #57	; 0x39
    8770:	f040 808c 	bne.w	888c <_dtoa_r+0xddc>
    8774:	428b      	cmp	r3, r1
    8776:	d1f6      	bne.n	8766 <_dtoa_r+0xcb6>
    8778:	9910      	ldr	r1, [sp, #64]	; 0x40
    877a:	2331      	movs	r3, #49	; 0x31
    877c:	3601      	adds	r6, #1
    877e:	700b      	strb	r3, [r1, #0]
    8780:	e59a      	b.n	82b8 <_dtoa_r+0x808>
    8782:	d103      	bne.n	878c <_dtoa_r+0xcdc>
    8784:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8786:	f010 0f01 	tst.w	r0, #1
    878a:	d1ea      	bne.n	8762 <_dtoa_r+0xcb2>
    878c:	462b      	mov	r3, r5
    878e:	461d      	mov	r5, r3
    8790:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    8794:	2a30      	cmp	r2, #48	; 0x30
    8796:	d0fa      	beq.n	878e <_dtoa_r+0xcde>
    8798:	e58e      	b.n	82b8 <_dtoa_r+0x808>
    879a:	4659      	mov	r1, fp
    879c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    879e:	4620      	mov	r0, r4
    87a0:	f001 fb9e 	bl	9ee0 <__pow5mult>
    87a4:	4683      	mov	fp, r0
    87a6:	e528      	b.n	81fa <_dtoa_r+0x74a>
    87a8:	f005 030f 	and.w	r3, r5, #15
    87ac:	f64b 3230 	movw	r2, #47920	; 0xbb30
    87b0:	f2c0 0200 	movt	r2, #0
    87b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    87b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    87bc:	e9d3 2300 	ldrd	r2, r3, [r3]
    87c0:	f7fc fa06 	bl	4bd0 <__aeabi_dmul>
    87c4:	112d      	asrs	r5, r5, #4
    87c6:	bf08      	it	eq
    87c8:	f04f 0802 	moveq.w	r8, #2
    87cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    87d0:	f43f aafd 	beq.w	7dce <_dtoa_r+0x31e>
    87d4:	f64b 4708 	movw	r7, #48136	; 0xbc08
    87d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    87dc:	f04f 0802 	mov.w	r8, #2
    87e0:	f2c0 0700 	movt	r7, #0
    87e4:	f015 0f01 	tst.w	r5, #1
    87e8:	4610      	mov	r0, r2
    87ea:	4619      	mov	r1, r3
    87ec:	d007      	beq.n	87fe <_dtoa_r+0xd4e>
    87ee:	e9d7 2300 	ldrd	r2, r3, [r7]
    87f2:	f108 0801 	add.w	r8, r8, #1
    87f6:	f7fc f9eb 	bl	4bd0 <__aeabi_dmul>
    87fa:	4602      	mov	r2, r0
    87fc:	460b      	mov	r3, r1
    87fe:	3708      	adds	r7, #8
    8800:	106d      	asrs	r5, r5, #1
    8802:	d1ef      	bne.n	87e4 <_dtoa_r+0xd34>
    8804:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8808:	f7ff bae1 	b.w	7dce <_dtoa_r+0x31e>
    880c:	9915      	ldr	r1, [sp, #84]	; 0x54
    880e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8810:	1a5b      	subs	r3, r3, r1
    8812:	18c9      	adds	r1, r1, r3
    8814:	18d2      	adds	r2, r2, r3
    8816:	9115      	str	r1, [sp, #84]	; 0x54
    8818:	9217      	str	r2, [sp, #92]	; 0x5c
    881a:	e5a0      	b.n	835e <_dtoa_r+0x8ae>
    881c:	4659      	mov	r1, fp
    881e:	4620      	mov	r0, r4
    8820:	f001 fb5e 	bl	9ee0 <__pow5mult>
    8824:	4683      	mov	fp, r0
    8826:	e4e8      	b.n	81fa <_dtoa_r+0x74a>
    8828:	9919      	ldr	r1, [sp, #100]	; 0x64
    882a:	2900      	cmp	r1, #0
    882c:	d047      	beq.n	88be <_dtoa_r+0xe0e>
    882e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    8832:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8834:	3303      	adds	r3, #3
    8836:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8838:	e597      	b.n	836a <_dtoa_r+0x8ba>
    883a:	3201      	adds	r2, #1
    883c:	b2d2      	uxtb	r2, r2
    883e:	e49d      	b.n	817c <_dtoa_r+0x6cc>
    8840:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8844:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    8848:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    884a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    884c:	f7ff bbd3 	b.w	7ff6 <_dtoa_r+0x546>
    8850:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8852:	2300      	movs	r3, #0
    8854:	9808      	ldr	r0, [sp, #32]
    8856:	1a0d      	subs	r5, r1, r0
    8858:	e587      	b.n	836a <_dtoa_r+0x8ba>
    885a:	f1b9 0f00 	cmp.w	r9, #0
    885e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8860:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8862:	dd0f      	ble.n	8884 <_dtoa_r+0xdd4>
    8864:	4659      	mov	r1, fp
    8866:	2201      	movs	r2, #1
    8868:	4620      	mov	r0, r4
    886a:	f001 f9f3 	bl	9c54 <__lshift>
    886e:	9906      	ldr	r1, [sp, #24]
    8870:	4683      	mov	fp, r0
    8872:	f000 ff7f 	bl	9774 <__mcmp>
    8876:	2800      	cmp	r0, #0
    8878:	dd47      	ble.n	890a <_dtoa_r+0xe5a>
    887a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    887c:	2939      	cmp	r1, #57	; 0x39
    887e:	d031      	beq.n	88e4 <_dtoa_r+0xe34>
    8880:	3101      	adds	r1, #1
    8882:	910b      	str	r1, [sp, #44]	; 0x2c
    8884:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    8886:	f805 2b01 	strb.w	r2, [r5], #1
    888a:	e515      	b.n	82b8 <_dtoa_r+0x808>
    888c:	3201      	adds	r2, #1
    888e:	701a      	strb	r2, [r3, #0]
    8890:	e512      	b.n	82b8 <_dtoa_r+0x808>
    8892:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8894:	4620      	mov	r0, r4
    8896:	6851      	ldr	r1, [r2, #4]
    8898:	f001 f8c2 	bl	9a20 <_Balloc>
    889c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    889e:	f103 010c 	add.w	r1, r3, #12
    88a2:	691a      	ldr	r2, [r3, #16]
    88a4:	3202      	adds	r2, #2
    88a6:	0092      	lsls	r2, r2, #2
    88a8:	4605      	mov	r5, r0
    88aa:	300c      	adds	r0, #12
    88ac:	f000 fdec 	bl	9488 <memcpy>
    88b0:	4620      	mov	r0, r4
    88b2:	4629      	mov	r1, r5
    88b4:	2201      	movs	r2, #1
    88b6:	f001 f9cd 	bl	9c54 <__lshift>
    88ba:	4682      	mov	sl, r0
    88bc:	e601      	b.n	84c2 <_dtoa_r+0xa12>
    88be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    88c0:	9f15      	ldr	r7, [sp, #84]	; 0x54
    88c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    88c4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    88c8:	e54f      	b.n	836a <_dtoa_r+0x8ba>
    88ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    88cc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    88ce:	e73d      	b.n	874c <_dtoa_r+0xc9c>
    88d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    88d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    88d4:	2b39      	cmp	r3, #57	; 0x39
    88d6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    88d8:	d004      	beq.n	88e4 <_dtoa_r+0xe34>
    88da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    88dc:	1c43      	adds	r3, r0, #1
    88de:	f805 3b01 	strb.w	r3, [r5], #1
    88e2:	e4e9      	b.n	82b8 <_dtoa_r+0x808>
    88e4:	2339      	movs	r3, #57	; 0x39
    88e6:	f805 3b01 	strb.w	r3, [r5], #1
    88ea:	9910      	ldr	r1, [sp, #64]	; 0x40
    88ec:	e73c      	b.n	8768 <_dtoa_r+0xcb8>
    88ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    88f0:	4633      	mov	r3, r6
    88f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    88f4:	2839      	cmp	r0, #57	; 0x39
    88f6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    88f8:	d0f4      	beq.n	88e4 <_dtoa_r+0xe34>
    88fa:	2b00      	cmp	r3, #0
    88fc:	dd01      	ble.n	8902 <_dtoa_r+0xe52>
    88fe:	3001      	adds	r0, #1
    8900:	900b      	str	r0, [sp, #44]	; 0x2c
    8902:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8904:	f805 1b01 	strb.w	r1, [r5], #1
    8908:	e4d6      	b.n	82b8 <_dtoa_r+0x808>
    890a:	d1bb      	bne.n	8884 <_dtoa_r+0xdd4>
    890c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    890e:	f010 0f01 	tst.w	r0, #1
    8912:	d0b7      	beq.n	8884 <_dtoa_r+0xdd4>
    8914:	e7b1      	b.n	887a <_dtoa_r+0xdca>
    8916:	2300      	movs	r3, #0
    8918:	990c      	ldr	r1, [sp, #48]	; 0x30
    891a:	4620      	mov	r0, r4
    891c:	220a      	movs	r2, #10
    891e:	f001 fa9b 	bl	9e58 <__multadd>
    8922:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8924:	9308      	str	r3, [sp, #32]
    8926:	900c      	str	r0, [sp, #48]	; 0x30
    8928:	e4a0      	b.n	826c <_dtoa_r+0x7bc>
    892a:	9908      	ldr	r1, [sp, #32]
    892c:	290e      	cmp	r1, #14
    892e:	bf8c      	ite	hi
    8930:	2700      	movhi	r7, #0
    8932:	f007 0701 	andls.w	r7, r7, #1
    8936:	f7ff b9fa 	b.w	7d2e <_dtoa_r+0x27e>
    893a:	f43f ac81 	beq.w	8240 <_dtoa_r+0x790>
    893e:	331c      	adds	r3, #28
    8940:	e479      	b.n	8236 <_dtoa_r+0x786>
    8942:	2701      	movs	r7, #1
    8944:	f7ff b98a 	b.w	7c5c <_dtoa_r+0x1ac>

00008948 <_fflush_r>:
    8948:	690b      	ldr	r3, [r1, #16]
    894a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    894e:	460c      	mov	r4, r1
    8950:	4680      	mov	r8, r0
    8952:	2b00      	cmp	r3, #0
    8954:	d071      	beq.n	8a3a <_fflush_r+0xf2>
    8956:	b110      	cbz	r0, 895e <_fflush_r+0x16>
    8958:	6983      	ldr	r3, [r0, #24]
    895a:	2b00      	cmp	r3, #0
    895c:	d078      	beq.n	8a50 <_fflush_r+0x108>
    895e:	f64b 2388 	movw	r3, #47752	; 0xba88
    8962:	f2c0 0300 	movt	r3, #0
    8966:	429c      	cmp	r4, r3
    8968:	bf08      	it	eq
    896a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    896e:	d010      	beq.n	8992 <_fflush_r+0x4a>
    8970:	f64b 23a8 	movw	r3, #47784	; 0xbaa8
    8974:	f2c0 0300 	movt	r3, #0
    8978:	429c      	cmp	r4, r3
    897a:	bf08      	it	eq
    897c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    8980:	d007      	beq.n	8992 <_fflush_r+0x4a>
    8982:	f64b 23c8 	movw	r3, #47816	; 0xbac8
    8986:	f2c0 0300 	movt	r3, #0
    898a:	429c      	cmp	r4, r3
    898c:	bf08      	it	eq
    898e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    8992:	89a3      	ldrh	r3, [r4, #12]
    8994:	b21a      	sxth	r2, r3
    8996:	f012 0f08 	tst.w	r2, #8
    899a:	d135      	bne.n	8a08 <_fflush_r+0xc0>
    899c:	6862      	ldr	r2, [r4, #4]
    899e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    89a2:	81a3      	strh	r3, [r4, #12]
    89a4:	2a00      	cmp	r2, #0
    89a6:	dd5e      	ble.n	8a66 <_fflush_r+0x11e>
    89a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    89aa:	2e00      	cmp	r6, #0
    89ac:	d045      	beq.n	8a3a <_fflush_r+0xf2>
    89ae:	b29b      	uxth	r3, r3
    89b0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    89b4:	bf18      	it	ne
    89b6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    89b8:	d059      	beq.n	8a6e <_fflush_r+0x126>
    89ba:	f013 0f04 	tst.w	r3, #4
    89be:	d14a      	bne.n	8a56 <_fflush_r+0x10e>
    89c0:	2300      	movs	r3, #0
    89c2:	4640      	mov	r0, r8
    89c4:	6a21      	ldr	r1, [r4, #32]
    89c6:	462a      	mov	r2, r5
    89c8:	47b0      	blx	r6
    89ca:	4285      	cmp	r5, r0
    89cc:	d138      	bne.n	8a40 <_fflush_r+0xf8>
    89ce:	89a1      	ldrh	r1, [r4, #12]
    89d0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    89d4:	6922      	ldr	r2, [r4, #16]
    89d6:	f2c0 0300 	movt	r3, #0
    89da:	ea01 0303 	and.w	r3, r1, r3
    89de:	2100      	movs	r1, #0
    89e0:	6061      	str	r1, [r4, #4]
    89e2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    89e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    89e8:	81a3      	strh	r3, [r4, #12]
    89ea:	6022      	str	r2, [r4, #0]
    89ec:	bf18      	it	ne
    89ee:	6565      	strne	r5, [r4, #84]	; 0x54
    89f0:	b319      	cbz	r1, 8a3a <_fflush_r+0xf2>
    89f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    89f6:	4299      	cmp	r1, r3
    89f8:	d002      	beq.n	8a00 <_fflush_r+0xb8>
    89fa:	4640      	mov	r0, r8
    89fc:	f000 f998 	bl	8d30 <_free_r>
    8a00:	2000      	movs	r0, #0
    8a02:	6360      	str	r0, [r4, #52]	; 0x34
    8a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a08:	6926      	ldr	r6, [r4, #16]
    8a0a:	b1b6      	cbz	r6, 8a3a <_fflush_r+0xf2>
    8a0c:	6825      	ldr	r5, [r4, #0]
    8a0e:	6026      	str	r6, [r4, #0]
    8a10:	1bad      	subs	r5, r5, r6
    8a12:	f012 0f03 	tst.w	r2, #3
    8a16:	bf0c      	ite	eq
    8a18:	6963      	ldreq	r3, [r4, #20]
    8a1a:	2300      	movne	r3, #0
    8a1c:	60a3      	str	r3, [r4, #8]
    8a1e:	e00a      	b.n	8a36 <_fflush_r+0xee>
    8a20:	4632      	mov	r2, r6
    8a22:	462b      	mov	r3, r5
    8a24:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    8a26:	4640      	mov	r0, r8
    8a28:	6a21      	ldr	r1, [r4, #32]
    8a2a:	47b8      	blx	r7
    8a2c:	2800      	cmp	r0, #0
    8a2e:	ebc0 0505 	rsb	r5, r0, r5
    8a32:	4406      	add	r6, r0
    8a34:	dd04      	ble.n	8a40 <_fflush_r+0xf8>
    8a36:	2d00      	cmp	r5, #0
    8a38:	dcf2      	bgt.n	8a20 <_fflush_r+0xd8>
    8a3a:	2000      	movs	r0, #0
    8a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a40:	89a3      	ldrh	r3, [r4, #12]
    8a42:	f04f 30ff 	mov.w	r0, #4294967295
    8a46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8a4a:	81a3      	strh	r3, [r4, #12]
    8a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8a50:	f000 f8ea 	bl	8c28 <__sinit>
    8a54:	e783      	b.n	895e <_fflush_r+0x16>
    8a56:	6862      	ldr	r2, [r4, #4]
    8a58:	6b63      	ldr	r3, [r4, #52]	; 0x34
    8a5a:	1aad      	subs	r5, r5, r2
    8a5c:	2b00      	cmp	r3, #0
    8a5e:	d0af      	beq.n	89c0 <_fflush_r+0x78>
    8a60:	6c23      	ldr	r3, [r4, #64]	; 0x40
    8a62:	1aed      	subs	r5, r5, r3
    8a64:	e7ac      	b.n	89c0 <_fflush_r+0x78>
    8a66:	6c22      	ldr	r2, [r4, #64]	; 0x40
    8a68:	2a00      	cmp	r2, #0
    8a6a:	dc9d      	bgt.n	89a8 <_fflush_r+0x60>
    8a6c:	e7e5      	b.n	8a3a <_fflush_r+0xf2>
    8a6e:	2301      	movs	r3, #1
    8a70:	4640      	mov	r0, r8
    8a72:	6a21      	ldr	r1, [r4, #32]
    8a74:	47b0      	blx	r6
    8a76:	f1b0 3fff 	cmp.w	r0, #4294967295
    8a7a:	4605      	mov	r5, r0
    8a7c:	d002      	beq.n	8a84 <_fflush_r+0x13c>
    8a7e:	89a3      	ldrh	r3, [r4, #12]
    8a80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    8a82:	e79a      	b.n	89ba <_fflush_r+0x72>
    8a84:	f8d8 3000 	ldr.w	r3, [r8]
    8a88:	2b1d      	cmp	r3, #29
    8a8a:	d0d6      	beq.n	8a3a <_fflush_r+0xf2>
    8a8c:	89a3      	ldrh	r3, [r4, #12]
    8a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8a92:	81a3      	strh	r3, [r4, #12]
    8a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008a98 <fflush>:
    8a98:	4601      	mov	r1, r0
    8a9a:	b128      	cbz	r0, 8aa8 <fflush+0x10>
    8a9c:	f240 0324 	movw	r3, #36	; 0x24
    8aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8aa4:	6818      	ldr	r0, [r3, #0]
    8aa6:	e74f      	b.n	8948 <_fflush_r>
    8aa8:	f64b 230c 	movw	r3, #47628	; 0xba0c
    8aac:	f648 1149 	movw	r1, #35145	; 0x8949
    8ab0:	f2c0 0300 	movt	r3, #0
    8ab4:	f2c0 0100 	movt	r1, #0
    8ab8:	6818      	ldr	r0, [r3, #0]
    8aba:	f000 bbb3 	b.w	9224 <_fwalk_reent>
    8abe:	bf00      	nop

00008ac0 <__sfp_lock_acquire>:
    8ac0:	4770      	bx	lr
    8ac2:	bf00      	nop

00008ac4 <__sfp_lock_release>:
    8ac4:	4770      	bx	lr
    8ac6:	bf00      	nop

00008ac8 <__sinit_lock_acquire>:
    8ac8:	4770      	bx	lr
    8aca:	bf00      	nop

00008acc <__sinit_lock_release>:
    8acc:	4770      	bx	lr
    8ace:	bf00      	nop

00008ad0 <__fp_lock>:
    8ad0:	2000      	movs	r0, #0
    8ad2:	4770      	bx	lr

00008ad4 <__fp_unlock>:
    8ad4:	2000      	movs	r0, #0
    8ad6:	4770      	bx	lr

00008ad8 <__fp_unlock_all>:
    8ad8:	f240 0324 	movw	r3, #36	; 0x24
    8adc:	f648 21d5 	movw	r1, #35541	; 0x8ad5
    8ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ae4:	f2c0 0100 	movt	r1, #0
    8ae8:	6818      	ldr	r0, [r3, #0]
    8aea:	f000 bbc5 	b.w	9278 <_fwalk>
    8aee:	bf00      	nop

00008af0 <__fp_lock_all>:
    8af0:	f240 0324 	movw	r3, #36	; 0x24
    8af4:	f648 21d1 	movw	r1, #35537	; 0x8ad1
    8af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8afc:	f2c0 0100 	movt	r1, #0
    8b00:	6818      	ldr	r0, [r3, #0]
    8b02:	f000 bbb9 	b.w	9278 <_fwalk>
    8b06:	bf00      	nop

00008b08 <_cleanup_r>:
    8b08:	f64a 0129 	movw	r1, #43049	; 0xa829
    8b0c:	f2c0 0100 	movt	r1, #0
    8b10:	f000 bbb2 	b.w	9278 <_fwalk>

00008b14 <_cleanup>:
    8b14:	f64b 230c 	movw	r3, #47628	; 0xba0c
    8b18:	f2c0 0300 	movt	r3, #0
    8b1c:	6818      	ldr	r0, [r3, #0]
    8b1e:	e7f3      	b.n	8b08 <_cleanup_r>

00008b20 <std>:
    8b20:	b510      	push	{r4, lr}
    8b22:	4604      	mov	r4, r0
    8b24:	2300      	movs	r3, #0
    8b26:	305c      	adds	r0, #92	; 0x5c
    8b28:	81a1      	strh	r1, [r4, #12]
    8b2a:	4619      	mov	r1, r3
    8b2c:	81e2      	strh	r2, [r4, #14]
    8b2e:	2208      	movs	r2, #8
    8b30:	6023      	str	r3, [r4, #0]
    8b32:	6063      	str	r3, [r4, #4]
    8b34:	60a3      	str	r3, [r4, #8]
    8b36:	6663      	str	r3, [r4, #100]	; 0x64
    8b38:	6123      	str	r3, [r4, #16]
    8b3a:	6163      	str	r3, [r4, #20]
    8b3c:	61a3      	str	r3, [r4, #24]
    8b3e:	f7fd f94b 	bl	5dd8 <memset>
    8b42:	f24a 4089 	movw	r0, #42121	; 0xa489
    8b46:	f24a 414d 	movw	r1, #42061	; 0xa44d
    8b4a:	f24a 4225 	movw	r2, #42021	; 0xa425
    8b4e:	f24a 431d 	movw	r3, #42013	; 0xa41d
    8b52:	f2c0 0000 	movt	r0, #0
    8b56:	f2c0 0100 	movt	r1, #0
    8b5a:	f2c0 0200 	movt	r2, #0
    8b5e:	f2c0 0300 	movt	r3, #0
    8b62:	6260      	str	r0, [r4, #36]	; 0x24
    8b64:	62a1      	str	r1, [r4, #40]	; 0x28
    8b66:	62e2      	str	r2, [r4, #44]	; 0x2c
    8b68:	6323      	str	r3, [r4, #48]	; 0x30
    8b6a:	6224      	str	r4, [r4, #32]
    8b6c:	bd10      	pop	{r4, pc}
    8b6e:	bf00      	nop

00008b70 <__sfmoreglue>:
    8b70:	b570      	push	{r4, r5, r6, lr}
    8b72:	2568      	movs	r5, #104	; 0x68
    8b74:	460e      	mov	r6, r1
    8b76:	fb05 f501 	mul.w	r5, r5, r1
    8b7a:	f105 010c 	add.w	r1, r5, #12
    8b7e:	f7fc fe59 	bl	5834 <_malloc_r>
    8b82:	4604      	mov	r4, r0
    8b84:	b148      	cbz	r0, 8b9a <__sfmoreglue+0x2a>
    8b86:	f100 030c 	add.w	r3, r0, #12
    8b8a:	2100      	movs	r1, #0
    8b8c:	6046      	str	r6, [r0, #4]
    8b8e:	462a      	mov	r2, r5
    8b90:	4618      	mov	r0, r3
    8b92:	6021      	str	r1, [r4, #0]
    8b94:	60a3      	str	r3, [r4, #8]
    8b96:	f7fd f91f 	bl	5dd8 <memset>
    8b9a:	4620      	mov	r0, r4
    8b9c:	bd70      	pop	{r4, r5, r6, pc}
    8b9e:	bf00      	nop

00008ba0 <__sfp>:
    8ba0:	f64b 230c 	movw	r3, #47628	; 0xba0c
    8ba4:	f2c0 0300 	movt	r3, #0
    8ba8:	b570      	push	{r4, r5, r6, lr}
    8baa:	681d      	ldr	r5, [r3, #0]
    8bac:	4606      	mov	r6, r0
    8bae:	69ab      	ldr	r3, [r5, #24]
    8bb0:	2b00      	cmp	r3, #0
    8bb2:	d02a      	beq.n	8c0a <__sfp+0x6a>
    8bb4:	35d8      	adds	r5, #216	; 0xd8
    8bb6:	686b      	ldr	r3, [r5, #4]
    8bb8:	68ac      	ldr	r4, [r5, #8]
    8bba:	3b01      	subs	r3, #1
    8bbc:	d503      	bpl.n	8bc6 <__sfp+0x26>
    8bbe:	e020      	b.n	8c02 <__sfp+0x62>
    8bc0:	3468      	adds	r4, #104	; 0x68
    8bc2:	3b01      	subs	r3, #1
    8bc4:	d41d      	bmi.n	8c02 <__sfp+0x62>
    8bc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    8bca:	2a00      	cmp	r2, #0
    8bcc:	d1f8      	bne.n	8bc0 <__sfp+0x20>
    8bce:	2500      	movs	r5, #0
    8bd0:	f04f 33ff 	mov.w	r3, #4294967295
    8bd4:	6665      	str	r5, [r4, #100]	; 0x64
    8bd6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    8bda:	81e3      	strh	r3, [r4, #14]
    8bdc:	4629      	mov	r1, r5
    8bde:	f04f 0301 	mov.w	r3, #1
    8be2:	6025      	str	r5, [r4, #0]
    8be4:	81a3      	strh	r3, [r4, #12]
    8be6:	2208      	movs	r2, #8
    8be8:	60a5      	str	r5, [r4, #8]
    8bea:	6065      	str	r5, [r4, #4]
    8bec:	6125      	str	r5, [r4, #16]
    8bee:	6165      	str	r5, [r4, #20]
    8bf0:	61a5      	str	r5, [r4, #24]
    8bf2:	f7fd f8f1 	bl	5dd8 <memset>
    8bf6:	64e5      	str	r5, [r4, #76]	; 0x4c
    8bf8:	6365      	str	r5, [r4, #52]	; 0x34
    8bfa:	63a5      	str	r5, [r4, #56]	; 0x38
    8bfc:	64a5      	str	r5, [r4, #72]	; 0x48
    8bfe:	4620      	mov	r0, r4
    8c00:	bd70      	pop	{r4, r5, r6, pc}
    8c02:	6828      	ldr	r0, [r5, #0]
    8c04:	b128      	cbz	r0, 8c12 <__sfp+0x72>
    8c06:	4605      	mov	r5, r0
    8c08:	e7d5      	b.n	8bb6 <__sfp+0x16>
    8c0a:	4628      	mov	r0, r5
    8c0c:	f000 f80c 	bl	8c28 <__sinit>
    8c10:	e7d0      	b.n	8bb4 <__sfp+0x14>
    8c12:	4630      	mov	r0, r6
    8c14:	2104      	movs	r1, #4
    8c16:	f7ff ffab 	bl	8b70 <__sfmoreglue>
    8c1a:	6028      	str	r0, [r5, #0]
    8c1c:	2800      	cmp	r0, #0
    8c1e:	d1f2      	bne.n	8c06 <__sfp+0x66>
    8c20:	230c      	movs	r3, #12
    8c22:	4604      	mov	r4, r0
    8c24:	6033      	str	r3, [r6, #0]
    8c26:	e7ea      	b.n	8bfe <__sfp+0x5e>

00008c28 <__sinit>:
    8c28:	b570      	push	{r4, r5, r6, lr}
    8c2a:	6986      	ldr	r6, [r0, #24]
    8c2c:	4604      	mov	r4, r0
    8c2e:	b106      	cbz	r6, 8c32 <__sinit+0xa>
    8c30:	bd70      	pop	{r4, r5, r6, pc}
    8c32:	f648 3309 	movw	r3, #35593	; 0x8b09
    8c36:	2501      	movs	r5, #1
    8c38:	f2c0 0300 	movt	r3, #0
    8c3c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    8c40:	6283      	str	r3, [r0, #40]	; 0x28
    8c42:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    8c46:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    8c4a:	6185      	str	r5, [r0, #24]
    8c4c:	f7ff ffa8 	bl	8ba0 <__sfp>
    8c50:	6060      	str	r0, [r4, #4]
    8c52:	4620      	mov	r0, r4
    8c54:	f7ff ffa4 	bl	8ba0 <__sfp>
    8c58:	60a0      	str	r0, [r4, #8]
    8c5a:	4620      	mov	r0, r4
    8c5c:	f7ff ffa0 	bl	8ba0 <__sfp>
    8c60:	4632      	mov	r2, r6
    8c62:	2104      	movs	r1, #4
    8c64:	4623      	mov	r3, r4
    8c66:	60e0      	str	r0, [r4, #12]
    8c68:	6860      	ldr	r0, [r4, #4]
    8c6a:	f7ff ff59 	bl	8b20 <std>
    8c6e:	462a      	mov	r2, r5
    8c70:	68a0      	ldr	r0, [r4, #8]
    8c72:	2109      	movs	r1, #9
    8c74:	4623      	mov	r3, r4
    8c76:	f7ff ff53 	bl	8b20 <std>
    8c7a:	4623      	mov	r3, r4
    8c7c:	68e0      	ldr	r0, [r4, #12]
    8c7e:	2112      	movs	r1, #18
    8c80:	2202      	movs	r2, #2
    8c82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8c86:	e74b      	b.n	8b20 <std>

00008c88 <_malloc_trim_r>:
    8c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8c8a:	f240 1418 	movw	r4, #280	; 0x118
    8c8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8c92:	460f      	mov	r7, r1
    8c94:	4605      	mov	r5, r0
    8c96:	f7fd f909 	bl	5eac <__malloc_lock>
    8c9a:	68a3      	ldr	r3, [r4, #8]
    8c9c:	685e      	ldr	r6, [r3, #4]
    8c9e:	f026 0603 	bic.w	r6, r6, #3
    8ca2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    8ca6:	330f      	adds	r3, #15
    8ca8:	1bdf      	subs	r7, r3, r7
    8caa:	0b3f      	lsrs	r7, r7, #12
    8cac:	3f01      	subs	r7, #1
    8cae:	033f      	lsls	r7, r7, #12
    8cb0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    8cb4:	db07      	blt.n	8cc6 <_malloc_trim_r+0x3e>
    8cb6:	2100      	movs	r1, #0
    8cb8:	4628      	mov	r0, r5
    8cba:	f7fd f92d 	bl	5f18 <_sbrk_r>
    8cbe:	68a3      	ldr	r3, [r4, #8]
    8cc0:	18f3      	adds	r3, r6, r3
    8cc2:	4283      	cmp	r3, r0
    8cc4:	d004      	beq.n	8cd0 <_malloc_trim_r+0x48>
    8cc6:	4628      	mov	r0, r5
    8cc8:	f7fd f8f2 	bl	5eb0 <__malloc_unlock>
    8ccc:	2000      	movs	r0, #0
    8cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8cd0:	4279      	negs	r1, r7
    8cd2:	4628      	mov	r0, r5
    8cd4:	f7fd f920 	bl	5f18 <_sbrk_r>
    8cd8:	f1b0 3fff 	cmp.w	r0, #4294967295
    8cdc:	d010      	beq.n	8d00 <_malloc_trim_r+0x78>
    8cde:	68a2      	ldr	r2, [r4, #8]
    8ce0:	f240 5344 	movw	r3, #1348	; 0x544
    8ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ce8:	1bf6      	subs	r6, r6, r7
    8cea:	f046 0601 	orr.w	r6, r6, #1
    8cee:	4628      	mov	r0, r5
    8cf0:	6056      	str	r6, [r2, #4]
    8cf2:	681a      	ldr	r2, [r3, #0]
    8cf4:	1bd7      	subs	r7, r2, r7
    8cf6:	601f      	str	r7, [r3, #0]
    8cf8:	f7fd f8da 	bl	5eb0 <__malloc_unlock>
    8cfc:	2001      	movs	r0, #1
    8cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8d00:	2100      	movs	r1, #0
    8d02:	4628      	mov	r0, r5
    8d04:	f7fd f908 	bl	5f18 <_sbrk_r>
    8d08:	68a3      	ldr	r3, [r4, #8]
    8d0a:	1ac2      	subs	r2, r0, r3
    8d0c:	2a0f      	cmp	r2, #15
    8d0e:	ddda      	ble.n	8cc6 <_malloc_trim_r+0x3e>
    8d10:	f240 5420 	movw	r4, #1312	; 0x520
    8d14:	f240 5144 	movw	r1, #1348	; 0x544
    8d18:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8d1c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8d20:	f042 0201 	orr.w	r2, r2, #1
    8d24:	6824      	ldr	r4, [r4, #0]
    8d26:	1b00      	subs	r0, r0, r4
    8d28:	6008      	str	r0, [r1, #0]
    8d2a:	605a      	str	r2, [r3, #4]
    8d2c:	e7cb      	b.n	8cc6 <_malloc_trim_r+0x3e>
    8d2e:	bf00      	nop

00008d30 <_free_r>:
    8d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8d34:	4605      	mov	r5, r0
    8d36:	460c      	mov	r4, r1
    8d38:	2900      	cmp	r1, #0
    8d3a:	f000 8088 	beq.w	8e4e <_free_r+0x11e>
    8d3e:	f7fd f8b5 	bl	5eac <__malloc_lock>
    8d42:	f1a4 0208 	sub.w	r2, r4, #8
    8d46:	f240 1018 	movw	r0, #280	; 0x118
    8d4a:	6856      	ldr	r6, [r2, #4]
    8d4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    8d50:	f026 0301 	bic.w	r3, r6, #1
    8d54:	f8d0 c008 	ldr.w	ip, [r0, #8]
    8d58:	18d1      	adds	r1, r2, r3
    8d5a:	458c      	cmp	ip, r1
    8d5c:	684f      	ldr	r7, [r1, #4]
    8d5e:	f027 0703 	bic.w	r7, r7, #3
    8d62:	f000 8095 	beq.w	8e90 <_free_r+0x160>
    8d66:	f016 0601 	ands.w	r6, r6, #1
    8d6a:	604f      	str	r7, [r1, #4]
    8d6c:	d05f      	beq.n	8e2e <_free_r+0xfe>
    8d6e:	2600      	movs	r6, #0
    8d70:	19cc      	adds	r4, r1, r7
    8d72:	6864      	ldr	r4, [r4, #4]
    8d74:	f014 0f01 	tst.w	r4, #1
    8d78:	d106      	bne.n	8d88 <_free_r+0x58>
    8d7a:	19db      	adds	r3, r3, r7
    8d7c:	2e00      	cmp	r6, #0
    8d7e:	d07a      	beq.n	8e76 <_free_r+0x146>
    8d80:	688c      	ldr	r4, [r1, #8]
    8d82:	68c9      	ldr	r1, [r1, #12]
    8d84:	608c      	str	r4, [r1, #8]
    8d86:	60e1      	str	r1, [r4, #12]
    8d88:	f043 0101 	orr.w	r1, r3, #1
    8d8c:	50d3      	str	r3, [r2, r3]
    8d8e:	6051      	str	r1, [r2, #4]
    8d90:	2e00      	cmp	r6, #0
    8d92:	d147      	bne.n	8e24 <_free_r+0xf4>
    8d94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8d98:	d35b      	bcc.n	8e52 <_free_r+0x122>
    8d9a:	0a59      	lsrs	r1, r3, #9
    8d9c:	2904      	cmp	r1, #4
    8d9e:	bf9e      	ittt	ls
    8da0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    8da4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    8da8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8dac:	d928      	bls.n	8e00 <_free_r+0xd0>
    8dae:	2914      	cmp	r1, #20
    8db0:	bf9c      	itt	ls
    8db2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    8db6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8dba:	d921      	bls.n	8e00 <_free_r+0xd0>
    8dbc:	2954      	cmp	r1, #84	; 0x54
    8dbe:	bf9e      	ittt	ls
    8dc0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    8dc4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    8dc8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8dcc:	d918      	bls.n	8e00 <_free_r+0xd0>
    8dce:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    8dd2:	bf9e      	ittt	ls
    8dd4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    8dd8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    8ddc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8de0:	d90e      	bls.n	8e00 <_free_r+0xd0>
    8de2:	f240 5c54 	movw	ip, #1364	; 0x554
    8de6:	4561      	cmp	r1, ip
    8de8:	bf95      	itete	ls
    8dea:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    8dee:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    8df2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    8df6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    8dfa:	bf98      	it	ls
    8dfc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8e00:	1904      	adds	r4, r0, r4
    8e02:	68a1      	ldr	r1, [r4, #8]
    8e04:	42a1      	cmp	r1, r4
    8e06:	d103      	bne.n	8e10 <_free_r+0xe0>
    8e08:	e064      	b.n	8ed4 <_free_r+0x1a4>
    8e0a:	6889      	ldr	r1, [r1, #8]
    8e0c:	428c      	cmp	r4, r1
    8e0e:	d004      	beq.n	8e1a <_free_r+0xea>
    8e10:	6848      	ldr	r0, [r1, #4]
    8e12:	f020 0003 	bic.w	r0, r0, #3
    8e16:	4283      	cmp	r3, r0
    8e18:	d3f7      	bcc.n	8e0a <_free_r+0xda>
    8e1a:	68cb      	ldr	r3, [r1, #12]
    8e1c:	60d3      	str	r3, [r2, #12]
    8e1e:	6091      	str	r1, [r2, #8]
    8e20:	60ca      	str	r2, [r1, #12]
    8e22:	609a      	str	r2, [r3, #8]
    8e24:	4628      	mov	r0, r5
    8e26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8e2a:	f7fd b841 	b.w	5eb0 <__malloc_unlock>
    8e2e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    8e32:	f100 0c08 	add.w	ip, r0, #8
    8e36:	1b12      	subs	r2, r2, r4
    8e38:	191b      	adds	r3, r3, r4
    8e3a:	6894      	ldr	r4, [r2, #8]
    8e3c:	4564      	cmp	r4, ip
    8e3e:	d047      	beq.n	8ed0 <_free_r+0x1a0>
    8e40:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    8e44:	f8cc 4008 	str.w	r4, [ip, #8]
    8e48:	f8c4 c00c 	str.w	ip, [r4, #12]
    8e4c:	e790      	b.n	8d70 <_free_r+0x40>
    8e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8e52:	08db      	lsrs	r3, r3, #3
    8e54:	f04f 0c01 	mov.w	ip, #1
    8e58:	6846      	ldr	r6, [r0, #4]
    8e5a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    8e5e:	109b      	asrs	r3, r3, #2
    8e60:	fa0c f303 	lsl.w	r3, ip, r3
    8e64:	60d1      	str	r1, [r2, #12]
    8e66:	688c      	ldr	r4, [r1, #8]
    8e68:	ea46 0303 	orr.w	r3, r6, r3
    8e6c:	6043      	str	r3, [r0, #4]
    8e6e:	6094      	str	r4, [r2, #8]
    8e70:	60e2      	str	r2, [r4, #12]
    8e72:	608a      	str	r2, [r1, #8]
    8e74:	e7d6      	b.n	8e24 <_free_r+0xf4>
    8e76:	688c      	ldr	r4, [r1, #8]
    8e78:	4f1c      	ldr	r7, [pc, #112]	; (8eec <_free_r+0x1bc>)
    8e7a:	42bc      	cmp	r4, r7
    8e7c:	d181      	bne.n	8d82 <_free_r+0x52>
    8e7e:	50d3      	str	r3, [r2, r3]
    8e80:	f043 0301 	orr.w	r3, r3, #1
    8e84:	60e2      	str	r2, [r4, #12]
    8e86:	60a2      	str	r2, [r4, #8]
    8e88:	6053      	str	r3, [r2, #4]
    8e8a:	6094      	str	r4, [r2, #8]
    8e8c:	60d4      	str	r4, [r2, #12]
    8e8e:	e7c9      	b.n	8e24 <_free_r+0xf4>
    8e90:	18fb      	adds	r3, r7, r3
    8e92:	f016 0f01 	tst.w	r6, #1
    8e96:	d107      	bne.n	8ea8 <_free_r+0x178>
    8e98:	f854 1c08 	ldr.w	r1, [r4, #-8]
    8e9c:	1a52      	subs	r2, r2, r1
    8e9e:	185b      	adds	r3, r3, r1
    8ea0:	68d4      	ldr	r4, [r2, #12]
    8ea2:	6891      	ldr	r1, [r2, #8]
    8ea4:	60a1      	str	r1, [r4, #8]
    8ea6:	60cc      	str	r4, [r1, #12]
    8ea8:	f240 5124 	movw	r1, #1316	; 0x524
    8eac:	6082      	str	r2, [r0, #8]
    8eae:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8eb2:	f043 0001 	orr.w	r0, r3, #1
    8eb6:	6050      	str	r0, [r2, #4]
    8eb8:	680a      	ldr	r2, [r1, #0]
    8eba:	4293      	cmp	r3, r2
    8ebc:	d3b2      	bcc.n	8e24 <_free_r+0xf4>
    8ebe:	f240 5340 	movw	r3, #1344	; 0x540
    8ec2:	4628      	mov	r0, r5
    8ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ec8:	6819      	ldr	r1, [r3, #0]
    8eca:	f7ff fedd 	bl	8c88 <_malloc_trim_r>
    8ece:	e7a9      	b.n	8e24 <_free_r+0xf4>
    8ed0:	2601      	movs	r6, #1
    8ed2:	e74d      	b.n	8d70 <_free_r+0x40>
    8ed4:	2601      	movs	r6, #1
    8ed6:	6844      	ldr	r4, [r0, #4]
    8ed8:	ea4f 0cac 	mov.w	ip, ip, asr #2
    8edc:	460b      	mov	r3, r1
    8ede:	fa06 fc0c 	lsl.w	ip, r6, ip
    8ee2:	ea44 040c 	orr.w	r4, r4, ip
    8ee6:	6044      	str	r4, [r0, #4]
    8ee8:	e798      	b.n	8e1c <_free_r+0xec>
    8eea:	bf00      	nop
    8eec:	20000120 	.word	0x20000120

00008ef0 <__sfvwrite_r>:
    8ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8ef4:	6893      	ldr	r3, [r2, #8]
    8ef6:	b085      	sub	sp, #20
    8ef8:	4690      	mov	r8, r2
    8efa:	460c      	mov	r4, r1
    8efc:	9003      	str	r0, [sp, #12]
    8efe:	2b00      	cmp	r3, #0
    8f00:	d064      	beq.n	8fcc <__sfvwrite_r+0xdc>
    8f02:	8988      	ldrh	r0, [r1, #12]
    8f04:	fa1f fa80 	uxth.w	sl, r0
    8f08:	f01a 0f08 	tst.w	sl, #8
    8f0c:	f000 80a0 	beq.w	9050 <__sfvwrite_r+0x160>
    8f10:	690b      	ldr	r3, [r1, #16]
    8f12:	2b00      	cmp	r3, #0
    8f14:	f000 809c 	beq.w	9050 <__sfvwrite_r+0x160>
    8f18:	f01a 0b02 	ands.w	fp, sl, #2
    8f1c:	f8d8 5000 	ldr.w	r5, [r8]
    8f20:	bf1c      	itt	ne
    8f22:	f04f 0a00 	movne.w	sl, #0
    8f26:	4657      	movne	r7, sl
    8f28:	d136      	bne.n	8f98 <__sfvwrite_r+0xa8>
    8f2a:	f01a 0a01 	ands.w	sl, sl, #1
    8f2e:	bf1d      	ittte	ne
    8f30:	46dc      	movne	ip, fp
    8f32:	46d9      	movne	r9, fp
    8f34:	465f      	movne	r7, fp
    8f36:	4656      	moveq	r6, sl
    8f38:	d152      	bne.n	8fe0 <__sfvwrite_r+0xf0>
    8f3a:	b326      	cbz	r6, 8f86 <__sfvwrite_r+0x96>
    8f3c:	b280      	uxth	r0, r0
    8f3e:	68a7      	ldr	r7, [r4, #8]
    8f40:	f410 7f00 	tst.w	r0, #512	; 0x200
    8f44:	f000 808f 	beq.w	9066 <__sfvwrite_r+0x176>
    8f48:	42be      	cmp	r6, r7
    8f4a:	46bb      	mov	fp, r7
    8f4c:	f080 80a7 	bcs.w	909e <__sfvwrite_r+0x1ae>
    8f50:	6820      	ldr	r0, [r4, #0]
    8f52:	4637      	mov	r7, r6
    8f54:	46b3      	mov	fp, r6
    8f56:	465a      	mov	r2, fp
    8f58:	4651      	mov	r1, sl
    8f5a:	f000 fb5d 	bl	9618 <memmove>
    8f5e:	68a2      	ldr	r2, [r4, #8]
    8f60:	6823      	ldr	r3, [r4, #0]
    8f62:	46b1      	mov	r9, r6
    8f64:	1bd7      	subs	r7, r2, r7
    8f66:	60a7      	str	r7, [r4, #8]
    8f68:	4637      	mov	r7, r6
    8f6a:	445b      	add	r3, fp
    8f6c:	6023      	str	r3, [r4, #0]
    8f6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8f72:	ebc9 0606 	rsb	r6, r9, r6
    8f76:	44ca      	add	sl, r9
    8f78:	1bdf      	subs	r7, r3, r7
    8f7a:	f8c8 7008 	str.w	r7, [r8, #8]
    8f7e:	b32f      	cbz	r7, 8fcc <__sfvwrite_r+0xdc>
    8f80:	89a0      	ldrh	r0, [r4, #12]
    8f82:	2e00      	cmp	r6, #0
    8f84:	d1da      	bne.n	8f3c <__sfvwrite_r+0x4c>
    8f86:	f8d5 a000 	ldr.w	sl, [r5]
    8f8a:	686e      	ldr	r6, [r5, #4]
    8f8c:	3508      	adds	r5, #8
    8f8e:	e7d4      	b.n	8f3a <__sfvwrite_r+0x4a>
    8f90:	f8d5 a000 	ldr.w	sl, [r5]
    8f94:	686f      	ldr	r7, [r5, #4]
    8f96:	3508      	adds	r5, #8
    8f98:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    8f9c:	bf34      	ite	cc
    8f9e:	463b      	movcc	r3, r7
    8fa0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    8fa4:	4652      	mov	r2, sl
    8fa6:	9803      	ldr	r0, [sp, #12]
    8fa8:	2f00      	cmp	r7, #0
    8faa:	d0f1      	beq.n	8f90 <__sfvwrite_r+0xa0>
    8fac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    8fae:	6a21      	ldr	r1, [r4, #32]
    8fb0:	47b0      	blx	r6
    8fb2:	2800      	cmp	r0, #0
    8fb4:	4482      	add	sl, r0
    8fb6:	ebc0 0707 	rsb	r7, r0, r7
    8fba:	f340 80ec 	ble.w	9196 <__sfvwrite_r+0x2a6>
    8fbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8fc2:	1a18      	subs	r0, r3, r0
    8fc4:	f8c8 0008 	str.w	r0, [r8, #8]
    8fc8:	2800      	cmp	r0, #0
    8fca:	d1e5      	bne.n	8f98 <__sfvwrite_r+0xa8>
    8fcc:	2000      	movs	r0, #0
    8fce:	b005      	add	sp, #20
    8fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8fd4:	f8d5 9000 	ldr.w	r9, [r5]
    8fd8:	f04f 0c00 	mov.w	ip, #0
    8fdc:	686f      	ldr	r7, [r5, #4]
    8fde:	3508      	adds	r5, #8
    8fe0:	2f00      	cmp	r7, #0
    8fe2:	d0f7      	beq.n	8fd4 <__sfvwrite_r+0xe4>
    8fe4:	f1bc 0f00 	cmp.w	ip, #0
    8fe8:	f000 80b5 	beq.w	9156 <__sfvwrite_r+0x266>
    8fec:	6963      	ldr	r3, [r4, #20]
    8fee:	45bb      	cmp	fp, r7
    8ff0:	bf34      	ite	cc
    8ff2:	46da      	movcc	sl, fp
    8ff4:	46ba      	movcs	sl, r7
    8ff6:	68a6      	ldr	r6, [r4, #8]
    8ff8:	6820      	ldr	r0, [r4, #0]
    8ffa:	6922      	ldr	r2, [r4, #16]
    8ffc:	199e      	adds	r6, r3, r6
    8ffe:	4290      	cmp	r0, r2
    9000:	bf94      	ite	ls
    9002:	2200      	movls	r2, #0
    9004:	2201      	movhi	r2, #1
    9006:	45b2      	cmp	sl, r6
    9008:	bfd4      	ite	le
    900a:	2200      	movle	r2, #0
    900c:	f002 0201 	andgt.w	r2, r2, #1
    9010:	2a00      	cmp	r2, #0
    9012:	f040 80ae 	bne.w	9172 <__sfvwrite_r+0x282>
    9016:	459a      	cmp	sl, r3
    9018:	f2c0 8082 	blt.w	9120 <__sfvwrite_r+0x230>
    901c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    901e:	464a      	mov	r2, r9
    9020:	f8cd c004 	str.w	ip, [sp, #4]
    9024:	9803      	ldr	r0, [sp, #12]
    9026:	6a21      	ldr	r1, [r4, #32]
    9028:	47b0      	blx	r6
    902a:	f8dd c004 	ldr.w	ip, [sp, #4]
    902e:	1e06      	subs	r6, r0, #0
    9030:	f340 80b1 	ble.w	9196 <__sfvwrite_r+0x2a6>
    9034:	ebbb 0b06 	subs.w	fp, fp, r6
    9038:	f000 8086 	beq.w	9148 <__sfvwrite_r+0x258>
    903c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9040:	44b1      	add	r9, r6
    9042:	1bbf      	subs	r7, r7, r6
    9044:	1b9e      	subs	r6, r3, r6
    9046:	f8c8 6008 	str.w	r6, [r8, #8]
    904a:	2e00      	cmp	r6, #0
    904c:	d1c8      	bne.n	8fe0 <__sfvwrite_r+0xf0>
    904e:	e7bd      	b.n	8fcc <__sfvwrite_r+0xdc>
    9050:	9803      	ldr	r0, [sp, #12]
    9052:	4621      	mov	r1, r4
    9054:	f7fe fc18 	bl	7888 <__swsetup_r>
    9058:	2800      	cmp	r0, #0
    905a:	f040 80d4 	bne.w	9206 <__sfvwrite_r+0x316>
    905e:	89a0      	ldrh	r0, [r4, #12]
    9060:	fa1f fa80 	uxth.w	sl, r0
    9064:	e758      	b.n	8f18 <__sfvwrite_r+0x28>
    9066:	6820      	ldr	r0, [r4, #0]
    9068:	46b9      	mov	r9, r7
    906a:	6923      	ldr	r3, [r4, #16]
    906c:	4298      	cmp	r0, r3
    906e:	bf94      	ite	ls
    9070:	2300      	movls	r3, #0
    9072:	2301      	movhi	r3, #1
    9074:	42b7      	cmp	r7, r6
    9076:	bf2c      	ite	cs
    9078:	2300      	movcs	r3, #0
    907a:	f003 0301 	andcc.w	r3, r3, #1
    907e:	2b00      	cmp	r3, #0
    9080:	f040 809d 	bne.w	91be <__sfvwrite_r+0x2ce>
    9084:	6963      	ldr	r3, [r4, #20]
    9086:	429e      	cmp	r6, r3
    9088:	f0c0 808c 	bcc.w	91a4 <__sfvwrite_r+0x2b4>
    908c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    908e:	4652      	mov	r2, sl
    9090:	9803      	ldr	r0, [sp, #12]
    9092:	6a21      	ldr	r1, [r4, #32]
    9094:	47b8      	blx	r7
    9096:	1e07      	subs	r7, r0, #0
    9098:	dd7d      	ble.n	9196 <__sfvwrite_r+0x2a6>
    909a:	46b9      	mov	r9, r7
    909c:	e767      	b.n	8f6e <__sfvwrite_r+0x7e>
    909e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    90a2:	bf08      	it	eq
    90a4:	6820      	ldreq	r0, [r4, #0]
    90a6:	f43f af56 	beq.w	8f56 <__sfvwrite_r+0x66>
    90aa:	6962      	ldr	r2, [r4, #20]
    90ac:	6921      	ldr	r1, [r4, #16]
    90ae:	6823      	ldr	r3, [r4, #0]
    90b0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    90b4:	1a5b      	subs	r3, r3, r1
    90b6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    90ba:	f103 0c01 	add.w	ip, r3, #1
    90be:	44b4      	add	ip, r6
    90c0:	ea4f 0969 	mov.w	r9, r9, asr #1
    90c4:	45e1      	cmp	r9, ip
    90c6:	464a      	mov	r2, r9
    90c8:	bf3c      	itt	cc
    90ca:	46e1      	movcc	r9, ip
    90cc:	464a      	movcc	r2, r9
    90ce:	f410 6f80 	tst.w	r0, #1024	; 0x400
    90d2:	f000 8083 	beq.w	91dc <__sfvwrite_r+0x2ec>
    90d6:	4611      	mov	r1, r2
    90d8:	9803      	ldr	r0, [sp, #12]
    90da:	9302      	str	r3, [sp, #8]
    90dc:	f7fc fbaa 	bl	5834 <_malloc_r>
    90e0:	9b02      	ldr	r3, [sp, #8]
    90e2:	2800      	cmp	r0, #0
    90e4:	f000 8099 	beq.w	921a <__sfvwrite_r+0x32a>
    90e8:	461a      	mov	r2, r3
    90ea:	6921      	ldr	r1, [r4, #16]
    90ec:	9302      	str	r3, [sp, #8]
    90ee:	9001      	str	r0, [sp, #4]
    90f0:	f000 f9ca 	bl	9488 <memcpy>
    90f4:	89a2      	ldrh	r2, [r4, #12]
    90f6:	9b02      	ldr	r3, [sp, #8]
    90f8:	f8dd c004 	ldr.w	ip, [sp, #4]
    90fc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    9100:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    9104:	81a2      	strh	r2, [r4, #12]
    9106:	ebc3 0209 	rsb	r2, r3, r9
    910a:	eb0c 0003 	add.w	r0, ip, r3
    910e:	4637      	mov	r7, r6
    9110:	46b3      	mov	fp, r6
    9112:	60a2      	str	r2, [r4, #8]
    9114:	f8c4 c010 	str.w	ip, [r4, #16]
    9118:	6020      	str	r0, [r4, #0]
    911a:	f8c4 9014 	str.w	r9, [r4, #20]
    911e:	e71a      	b.n	8f56 <__sfvwrite_r+0x66>
    9120:	4652      	mov	r2, sl
    9122:	4649      	mov	r1, r9
    9124:	4656      	mov	r6, sl
    9126:	f8cd c004 	str.w	ip, [sp, #4]
    912a:	f000 fa75 	bl	9618 <memmove>
    912e:	68a2      	ldr	r2, [r4, #8]
    9130:	6823      	ldr	r3, [r4, #0]
    9132:	ebbb 0b06 	subs.w	fp, fp, r6
    9136:	ebca 0202 	rsb	r2, sl, r2
    913a:	f8dd c004 	ldr.w	ip, [sp, #4]
    913e:	4453      	add	r3, sl
    9140:	60a2      	str	r2, [r4, #8]
    9142:	6023      	str	r3, [r4, #0]
    9144:	f47f af7a 	bne.w	903c <__sfvwrite_r+0x14c>
    9148:	9803      	ldr	r0, [sp, #12]
    914a:	4621      	mov	r1, r4
    914c:	f7ff fbfc 	bl	8948 <_fflush_r>
    9150:	bb08      	cbnz	r0, 9196 <__sfvwrite_r+0x2a6>
    9152:	46dc      	mov	ip, fp
    9154:	e772      	b.n	903c <__sfvwrite_r+0x14c>
    9156:	4648      	mov	r0, r9
    9158:	210a      	movs	r1, #10
    915a:	463a      	mov	r2, r7
    915c:	f000 f95a 	bl	9414 <memchr>
    9160:	2800      	cmp	r0, #0
    9162:	d04b      	beq.n	91fc <__sfvwrite_r+0x30c>
    9164:	f100 0b01 	add.w	fp, r0, #1
    9168:	f04f 0c01 	mov.w	ip, #1
    916c:	ebc9 0b0b 	rsb	fp, r9, fp
    9170:	e73c      	b.n	8fec <__sfvwrite_r+0xfc>
    9172:	4649      	mov	r1, r9
    9174:	4632      	mov	r2, r6
    9176:	f8cd c004 	str.w	ip, [sp, #4]
    917a:	f000 fa4d 	bl	9618 <memmove>
    917e:	6823      	ldr	r3, [r4, #0]
    9180:	4621      	mov	r1, r4
    9182:	9803      	ldr	r0, [sp, #12]
    9184:	199b      	adds	r3, r3, r6
    9186:	6023      	str	r3, [r4, #0]
    9188:	f7ff fbde 	bl	8948 <_fflush_r>
    918c:	f8dd c004 	ldr.w	ip, [sp, #4]
    9190:	2800      	cmp	r0, #0
    9192:	f43f af4f 	beq.w	9034 <__sfvwrite_r+0x144>
    9196:	89a3      	ldrh	r3, [r4, #12]
    9198:	f04f 30ff 	mov.w	r0, #4294967295
    919c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    91a0:	81a3      	strh	r3, [r4, #12]
    91a2:	e714      	b.n	8fce <__sfvwrite_r+0xde>
    91a4:	4632      	mov	r2, r6
    91a6:	4651      	mov	r1, sl
    91a8:	f000 fa36 	bl	9618 <memmove>
    91ac:	68a2      	ldr	r2, [r4, #8]
    91ae:	6823      	ldr	r3, [r4, #0]
    91b0:	4637      	mov	r7, r6
    91b2:	1b92      	subs	r2, r2, r6
    91b4:	46b1      	mov	r9, r6
    91b6:	199b      	adds	r3, r3, r6
    91b8:	60a2      	str	r2, [r4, #8]
    91ba:	6023      	str	r3, [r4, #0]
    91bc:	e6d7      	b.n	8f6e <__sfvwrite_r+0x7e>
    91be:	4651      	mov	r1, sl
    91c0:	463a      	mov	r2, r7
    91c2:	f000 fa29 	bl	9618 <memmove>
    91c6:	6823      	ldr	r3, [r4, #0]
    91c8:	9803      	ldr	r0, [sp, #12]
    91ca:	4621      	mov	r1, r4
    91cc:	19db      	adds	r3, r3, r7
    91ce:	6023      	str	r3, [r4, #0]
    91d0:	f7ff fbba 	bl	8948 <_fflush_r>
    91d4:	2800      	cmp	r0, #0
    91d6:	f43f aeca 	beq.w	8f6e <__sfvwrite_r+0x7e>
    91da:	e7dc      	b.n	9196 <__sfvwrite_r+0x2a6>
    91dc:	9803      	ldr	r0, [sp, #12]
    91de:	9302      	str	r3, [sp, #8]
    91e0:	f000 ff22 	bl	a028 <_realloc_r>
    91e4:	9b02      	ldr	r3, [sp, #8]
    91e6:	4684      	mov	ip, r0
    91e8:	2800      	cmp	r0, #0
    91ea:	d18c      	bne.n	9106 <__sfvwrite_r+0x216>
    91ec:	6921      	ldr	r1, [r4, #16]
    91ee:	9803      	ldr	r0, [sp, #12]
    91f0:	f7ff fd9e 	bl	8d30 <_free_r>
    91f4:	9903      	ldr	r1, [sp, #12]
    91f6:	230c      	movs	r3, #12
    91f8:	600b      	str	r3, [r1, #0]
    91fa:	e7cc      	b.n	9196 <__sfvwrite_r+0x2a6>
    91fc:	f107 0b01 	add.w	fp, r7, #1
    9200:	f04f 0c01 	mov.w	ip, #1
    9204:	e6f2      	b.n	8fec <__sfvwrite_r+0xfc>
    9206:	9903      	ldr	r1, [sp, #12]
    9208:	2209      	movs	r2, #9
    920a:	89a3      	ldrh	r3, [r4, #12]
    920c:	f04f 30ff 	mov.w	r0, #4294967295
    9210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9214:	600a      	str	r2, [r1, #0]
    9216:	81a3      	strh	r3, [r4, #12]
    9218:	e6d9      	b.n	8fce <__sfvwrite_r+0xde>
    921a:	9a03      	ldr	r2, [sp, #12]
    921c:	230c      	movs	r3, #12
    921e:	6013      	str	r3, [r2, #0]
    9220:	e7b9      	b.n	9196 <__sfvwrite_r+0x2a6>
    9222:	bf00      	nop

00009224 <_fwalk_reent>:
    9224:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9228:	4607      	mov	r7, r0
    922a:	468a      	mov	sl, r1
    922c:	f7ff fc48 	bl	8ac0 <__sfp_lock_acquire>
    9230:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    9234:	bf08      	it	eq
    9236:	46b0      	moveq	r8, r6
    9238:	d018      	beq.n	926c <_fwalk_reent+0x48>
    923a:	f04f 0800 	mov.w	r8, #0
    923e:	6875      	ldr	r5, [r6, #4]
    9240:	68b4      	ldr	r4, [r6, #8]
    9242:	3d01      	subs	r5, #1
    9244:	d40f      	bmi.n	9266 <_fwalk_reent+0x42>
    9246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    924a:	b14b      	cbz	r3, 9260 <_fwalk_reent+0x3c>
    924c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    9250:	4621      	mov	r1, r4
    9252:	4638      	mov	r0, r7
    9254:	f1b3 3fff 	cmp.w	r3, #4294967295
    9258:	d002      	beq.n	9260 <_fwalk_reent+0x3c>
    925a:	47d0      	blx	sl
    925c:	ea48 0800 	orr.w	r8, r8, r0
    9260:	3468      	adds	r4, #104	; 0x68
    9262:	3d01      	subs	r5, #1
    9264:	d5ef      	bpl.n	9246 <_fwalk_reent+0x22>
    9266:	6836      	ldr	r6, [r6, #0]
    9268:	2e00      	cmp	r6, #0
    926a:	d1e8      	bne.n	923e <_fwalk_reent+0x1a>
    926c:	f7ff fc2a 	bl	8ac4 <__sfp_lock_release>
    9270:	4640      	mov	r0, r8
    9272:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9276:	bf00      	nop

00009278 <_fwalk>:
    9278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    927c:	4606      	mov	r6, r0
    927e:	4688      	mov	r8, r1
    9280:	f7ff fc1e 	bl	8ac0 <__sfp_lock_acquire>
    9284:	36d8      	adds	r6, #216	; 0xd8
    9286:	bf08      	it	eq
    9288:	4637      	moveq	r7, r6
    928a:	d015      	beq.n	92b8 <_fwalk+0x40>
    928c:	2700      	movs	r7, #0
    928e:	6875      	ldr	r5, [r6, #4]
    9290:	68b4      	ldr	r4, [r6, #8]
    9292:	3d01      	subs	r5, #1
    9294:	d40d      	bmi.n	92b2 <_fwalk+0x3a>
    9296:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    929a:	b13b      	cbz	r3, 92ac <_fwalk+0x34>
    929c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    92a0:	4620      	mov	r0, r4
    92a2:	f1b3 3fff 	cmp.w	r3, #4294967295
    92a6:	d001      	beq.n	92ac <_fwalk+0x34>
    92a8:	47c0      	blx	r8
    92aa:	4307      	orrs	r7, r0
    92ac:	3468      	adds	r4, #104	; 0x68
    92ae:	3d01      	subs	r5, #1
    92b0:	d5f1      	bpl.n	9296 <_fwalk+0x1e>
    92b2:	6836      	ldr	r6, [r6, #0]
    92b4:	2e00      	cmp	r6, #0
    92b6:	d1ea      	bne.n	928e <_fwalk+0x16>
    92b8:	f7ff fc04 	bl	8ac4 <__sfp_lock_release>
    92bc:	4638      	mov	r0, r7
    92be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    92c2:	bf00      	nop

000092c4 <__locale_charset>:
    92c4:	f64b 23e8 	movw	r3, #47848	; 0xbae8
    92c8:	f2c0 0300 	movt	r3, #0
    92cc:	6818      	ldr	r0, [r3, #0]
    92ce:	4770      	bx	lr

000092d0 <_localeconv_r>:
    92d0:	4800      	ldr	r0, [pc, #0]	; (92d4 <_localeconv_r+0x4>)
    92d2:	4770      	bx	lr
    92d4:	0000baec 	.word	0x0000baec

000092d8 <localeconv>:
    92d8:	4800      	ldr	r0, [pc, #0]	; (92dc <localeconv+0x4>)
    92da:	4770      	bx	lr
    92dc:	0000baec 	.word	0x0000baec

000092e0 <_setlocale_r>:
    92e0:	b570      	push	{r4, r5, r6, lr}
    92e2:	4605      	mov	r5, r0
    92e4:	460e      	mov	r6, r1
    92e6:	4614      	mov	r4, r2
    92e8:	b172      	cbz	r2, 9308 <_setlocale_r+0x28>
    92ea:	f64b 2110 	movw	r1, #47632	; 0xba10
    92ee:	4610      	mov	r0, r2
    92f0:	f2c0 0100 	movt	r1, #0
    92f4:	f001 f8da 	bl	a4ac <strcmp>
    92f8:	b958      	cbnz	r0, 9312 <_setlocale_r+0x32>
    92fa:	f64b 2010 	movw	r0, #47632	; 0xba10
    92fe:	622c      	str	r4, [r5, #32]
    9300:	f2c0 0000 	movt	r0, #0
    9304:	61ee      	str	r6, [r5, #28]
    9306:	bd70      	pop	{r4, r5, r6, pc}
    9308:	f64b 2010 	movw	r0, #47632	; 0xba10
    930c:	f2c0 0000 	movt	r0, #0
    9310:	bd70      	pop	{r4, r5, r6, pc}
    9312:	f64b 01ec 	movw	r1, #47340	; 0xb8ec
    9316:	4620      	mov	r0, r4
    9318:	f2c0 0100 	movt	r1, #0
    931c:	f001 f8c6 	bl	a4ac <strcmp>
    9320:	2800      	cmp	r0, #0
    9322:	d0ea      	beq.n	92fa <_setlocale_r+0x1a>
    9324:	2000      	movs	r0, #0
    9326:	bd70      	pop	{r4, r5, r6, pc}

00009328 <setlocale>:
    9328:	f240 0324 	movw	r3, #36	; 0x24
    932c:	460a      	mov	r2, r1
    932e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9332:	4601      	mov	r1, r0
    9334:	6818      	ldr	r0, [r3, #0]
    9336:	e7d3      	b.n	92e0 <_setlocale_r>

00009338 <__smakebuf_r>:
    9338:	898b      	ldrh	r3, [r1, #12]
    933a:	b5f0      	push	{r4, r5, r6, r7, lr}
    933c:	460c      	mov	r4, r1
    933e:	b29a      	uxth	r2, r3
    9340:	b091      	sub	sp, #68	; 0x44
    9342:	f012 0f02 	tst.w	r2, #2
    9346:	4605      	mov	r5, r0
    9348:	d141      	bne.n	93ce <__smakebuf_r+0x96>
    934a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    934e:	2900      	cmp	r1, #0
    9350:	db18      	blt.n	9384 <__smakebuf_r+0x4c>
    9352:	aa01      	add	r2, sp, #4
    9354:	f001 fa70 	bl	a838 <_fstat_r>
    9358:	2800      	cmp	r0, #0
    935a:	db11      	blt.n	9380 <__smakebuf_r+0x48>
    935c:	9b02      	ldr	r3, [sp, #8]
    935e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    9362:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    9366:	bf14      	ite	ne
    9368:	2700      	movne	r7, #0
    936a:	2701      	moveq	r7, #1
    936c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9370:	d040      	beq.n	93f4 <__smakebuf_r+0xbc>
    9372:	89a3      	ldrh	r3, [r4, #12]
    9374:	f44f 6680 	mov.w	r6, #1024	; 0x400
    9378:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    937c:	81a3      	strh	r3, [r4, #12]
    937e:	e00b      	b.n	9398 <__smakebuf_r+0x60>
    9380:	89a3      	ldrh	r3, [r4, #12]
    9382:	b29a      	uxth	r2, r3
    9384:	f012 0f80 	tst.w	r2, #128	; 0x80
    9388:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    938c:	bf0c      	ite	eq
    938e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    9392:	2640      	movne	r6, #64	; 0x40
    9394:	2700      	movs	r7, #0
    9396:	81a3      	strh	r3, [r4, #12]
    9398:	4628      	mov	r0, r5
    939a:	4631      	mov	r1, r6
    939c:	f7fc fa4a 	bl	5834 <_malloc_r>
    93a0:	b170      	cbz	r0, 93c0 <__smakebuf_r+0x88>
    93a2:	89a1      	ldrh	r1, [r4, #12]
    93a4:	f648 3209 	movw	r2, #35593	; 0x8b09
    93a8:	f2c0 0200 	movt	r2, #0
    93ac:	6120      	str	r0, [r4, #16]
    93ae:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    93b2:	6166      	str	r6, [r4, #20]
    93b4:	62aa      	str	r2, [r5, #40]	; 0x28
    93b6:	81a1      	strh	r1, [r4, #12]
    93b8:	6020      	str	r0, [r4, #0]
    93ba:	b97f      	cbnz	r7, 93dc <__smakebuf_r+0xa4>
    93bc:	b011      	add	sp, #68	; 0x44
    93be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    93c0:	89a3      	ldrh	r3, [r4, #12]
    93c2:	f413 7f00 	tst.w	r3, #512	; 0x200
    93c6:	d1f9      	bne.n	93bc <__smakebuf_r+0x84>
    93c8:	f043 0302 	orr.w	r3, r3, #2
    93cc:	81a3      	strh	r3, [r4, #12]
    93ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
    93d2:	6123      	str	r3, [r4, #16]
    93d4:	6023      	str	r3, [r4, #0]
    93d6:	2301      	movs	r3, #1
    93d8:	6163      	str	r3, [r4, #20]
    93da:	e7ef      	b.n	93bc <__smakebuf_r+0x84>
    93dc:	4628      	mov	r0, r5
    93de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    93e2:	f001 fa3f 	bl	a864 <_isatty_r>
    93e6:	2800      	cmp	r0, #0
    93e8:	d0e8      	beq.n	93bc <__smakebuf_r+0x84>
    93ea:	89a3      	ldrh	r3, [r4, #12]
    93ec:	f043 0301 	orr.w	r3, r3, #1
    93f0:	81a3      	strh	r3, [r4, #12]
    93f2:	e7e3      	b.n	93bc <__smakebuf_r+0x84>
    93f4:	f24a 4325 	movw	r3, #42021	; 0xa425
    93f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    93fa:	f2c0 0300 	movt	r3, #0
    93fe:	429a      	cmp	r2, r3
    9400:	d1b7      	bne.n	9372 <__smakebuf_r+0x3a>
    9402:	89a2      	ldrh	r2, [r4, #12]
    9404:	f44f 6380 	mov.w	r3, #1024	; 0x400
    9408:	461e      	mov	r6, r3
    940a:	6523      	str	r3, [r4, #80]	; 0x50
    940c:	ea42 0303 	orr.w	r3, r2, r3
    9410:	81a3      	strh	r3, [r4, #12]
    9412:	e7c1      	b.n	9398 <__smakebuf_r+0x60>

00009414 <memchr>:
    9414:	f010 0f03 	tst.w	r0, #3
    9418:	b2c9      	uxtb	r1, r1
    941a:	b410      	push	{r4}
    941c:	d010      	beq.n	9440 <memchr+0x2c>
    941e:	2a00      	cmp	r2, #0
    9420:	d02f      	beq.n	9482 <memchr+0x6e>
    9422:	7803      	ldrb	r3, [r0, #0]
    9424:	428b      	cmp	r3, r1
    9426:	d02a      	beq.n	947e <memchr+0x6a>
    9428:	3a01      	subs	r2, #1
    942a:	e005      	b.n	9438 <memchr+0x24>
    942c:	2a00      	cmp	r2, #0
    942e:	d028      	beq.n	9482 <memchr+0x6e>
    9430:	7803      	ldrb	r3, [r0, #0]
    9432:	3a01      	subs	r2, #1
    9434:	428b      	cmp	r3, r1
    9436:	d022      	beq.n	947e <memchr+0x6a>
    9438:	3001      	adds	r0, #1
    943a:	f010 0f03 	tst.w	r0, #3
    943e:	d1f5      	bne.n	942c <memchr+0x18>
    9440:	2a03      	cmp	r2, #3
    9442:	d911      	bls.n	9468 <memchr+0x54>
    9444:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    9448:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    944c:	6803      	ldr	r3, [r0, #0]
    944e:	ea84 0303 	eor.w	r3, r4, r3
    9452:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    9456:	ea2c 0303 	bic.w	r3, ip, r3
    945a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    945e:	d103      	bne.n	9468 <memchr+0x54>
    9460:	3a04      	subs	r2, #4
    9462:	3004      	adds	r0, #4
    9464:	2a03      	cmp	r2, #3
    9466:	d8f1      	bhi.n	944c <memchr+0x38>
    9468:	b15a      	cbz	r2, 9482 <memchr+0x6e>
    946a:	7803      	ldrb	r3, [r0, #0]
    946c:	428b      	cmp	r3, r1
    946e:	d006      	beq.n	947e <memchr+0x6a>
    9470:	3a01      	subs	r2, #1
    9472:	b132      	cbz	r2, 9482 <memchr+0x6e>
    9474:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    9478:	3a01      	subs	r2, #1
    947a:	428b      	cmp	r3, r1
    947c:	d1f9      	bne.n	9472 <memchr+0x5e>
    947e:	bc10      	pop	{r4}
    9480:	4770      	bx	lr
    9482:	2000      	movs	r0, #0
    9484:	e7fb      	b.n	947e <memchr+0x6a>
    9486:	bf00      	nop

00009488 <memcpy>:
    9488:	2a03      	cmp	r2, #3
    948a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    948e:	d80b      	bhi.n	94a8 <memcpy+0x20>
    9490:	b13a      	cbz	r2, 94a2 <memcpy+0x1a>
    9492:	2300      	movs	r3, #0
    9494:	f811 c003 	ldrb.w	ip, [r1, r3]
    9498:	f800 c003 	strb.w	ip, [r0, r3]
    949c:	3301      	adds	r3, #1
    949e:	4293      	cmp	r3, r2
    94a0:	d1f8      	bne.n	9494 <memcpy+0xc>
    94a2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    94a6:	4770      	bx	lr
    94a8:	1882      	adds	r2, r0, r2
    94aa:	460c      	mov	r4, r1
    94ac:	4603      	mov	r3, r0
    94ae:	e003      	b.n	94b8 <memcpy+0x30>
    94b0:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    94b4:	f803 1c01 	strb.w	r1, [r3, #-1]
    94b8:	f003 0603 	and.w	r6, r3, #3
    94bc:	4619      	mov	r1, r3
    94be:	46a4      	mov	ip, r4
    94c0:	3301      	adds	r3, #1
    94c2:	3401      	adds	r4, #1
    94c4:	2e00      	cmp	r6, #0
    94c6:	d1f3      	bne.n	94b0 <memcpy+0x28>
    94c8:	f01c 0403 	ands.w	r4, ip, #3
    94cc:	4663      	mov	r3, ip
    94ce:	bf08      	it	eq
    94d0:	ebc1 0c02 	rsbeq	ip, r1, r2
    94d4:	d068      	beq.n	95a8 <memcpy+0x120>
    94d6:	4265      	negs	r5, r4
    94d8:	f1c4 0a04 	rsb	sl, r4, #4
    94dc:	eb0c 0705 	add.w	r7, ip, r5
    94e0:	4633      	mov	r3, r6
    94e2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    94e6:	f85c 6005 	ldr.w	r6, [ip, r5]
    94ea:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    94ee:	1a55      	subs	r5, r2, r1
    94f0:	e008      	b.n	9504 <memcpy+0x7c>
    94f2:	f857 4f04 	ldr.w	r4, [r7, #4]!
    94f6:	4626      	mov	r6, r4
    94f8:	fa04 f40a 	lsl.w	r4, r4, sl
    94fc:	ea49 0404 	orr.w	r4, r9, r4
    9500:	50cc      	str	r4, [r1, r3]
    9502:	3304      	adds	r3, #4
    9504:	185c      	adds	r4, r3, r1
    9506:	2d03      	cmp	r5, #3
    9508:	fa26 f908 	lsr.w	r9, r6, r8
    950c:	f1a5 0504 	sub.w	r5, r5, #4
    9510:	eb0c 0603 	add.w	r6, ip, r3
    9514:	dced      	bgt.n	94f2 <memcpy+0x6a>
    9516:	2300      	movs	r3, #0
    9518:	e002      	b.n	9520 <memcpy+0x98>
    951a:	5cf1      	ldrb	r1, [r6, r3]
    951c:	54e1      	strb	r1, [r4, r3]
    951e:	3301      	adds	r3, #1
    9520:	1919      	adds	r1, r3, r4
    9522:	4291      	cmp	r1, r2
    9524:	d3f9      	bcc.n	951a <memcpy+0x92>
    9526:	e7bc      	b.n	94a2 <memcpy+0x1a>
    9528:	f853 4c40 	ldr.w	r4, [r3, #-64]
    952c:	f841 4c40 	str.w	r4, [r1, #-64]
    9530:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    9534:	f841 4c3c 	str.w	r4, [r1, #-60]
    9538:	f853 4c38 	ldr.w	r4, [r3, #-56]
    953c:	f841 4c38 	str.w	r4, [r1, #-56]
    9540:	f853 4c34 	ldr.w	r4, [r3, #-52]
    9544:	f841 4c34 	str.w	r4, [r1, #-52]
    9548:	f853 4c30 	ldr.w	r4, [r3, #-48]
    954c:	f841 4c30 	str.w	r4, [r1, #-48]
    9550:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    9554:	f841 4c2c 	str.w	r4, [r1, #-44]
    9558:	f853 4c28 	ldr.w	r4, [r3, #-40]
    955c:	f841 4c28 	str.w	r4, [r1, #-40]
    9560:	f853 4c24 	ldr.w	r4, [r3, #-36]
    9564:	f841 4c24 	str.w	r4, [r1, #-36]
    9568:	f853 4c20 	ldr.w	r4, [r3, #-32]
    956c:	f841 4c20 	str.w	r4, [r1, #-32]
    9570:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    9574:	f841 4c1c 	str.w	r4, [r1, #-28]
    9578:	f853 4c18 	ldr.w	r4, [r3, #-24]
    957c:	f841 4c18 	str.w	r4, [r1, #-24]
    9580:	f853 4c14 	ldr.w	r4, [r3, #-20]
    9584:	f841 4c14 	str.w	r4, [r1, #-20]
    9588:	f853 4c10 	ldr.w	r4, [r3, #-16]
    958c:	f841 4c10 	str.w	r4, [r1, #-16]
    9590:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    9594:	f841 4c0c 	str.w	r4, [r1, #-12]
    9598:	f853 4c08 	ldr.w	r4, [r3, #-8]
    959c:	f841 4c08 	str.w	r4, [r1, #-8]
    95a0:	f853 4c04 	ldr.w	r4, [r3, #-4]
    95a4:	f841 4c04 	str.w	r4, [r1, #-4]
    95a8:	461c      	mov	r4, r3
    95aa:	460d      	mov	r5, r1
    95ac:	3340      	adds	r3, #64	; 0x40
    95ae:	3140      	adds	r1, #64	; 0x40
    95b0:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    95b4:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    95b8:	dcb6      	bgt.n	9528 <memcpy+0xa0>
    95ba:	4621      	mov	r1, r4
    95bc:	462b      	mov	r3, r5
    95be:	1b54      	subs	r4, r2, r5
    95c0:	e00f      	b.n	95e2 <memcpy+0x15a>
    95c2:	f851 5c10 	ldr.w	r5, [r1, #-16]
    95c6:	f843 5c10 	str.w	r5, [r3, #-16]
    95ca:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    95ce:	f843 5c0c 	str.w	r5, [r3, #-12]
    95d2:	f851 5c08 	ldr.w	r5, [r1, #-8]
    95d6:	f843 5c08 	str.w	r5, [r3, #-8]
    95da:	f851 5c04 	ldr.w	r5, [r1, #-4]
    95de:	f843 5c04 	str.w	r5, [r3, #-4]
    95e2:	2c0f      	cmp	r4, #15
    95e4:	460d      	mov	r5, r1
    95e6:	469c      	mov	ip, r3
    95e8:	f101 0110 	add.w	r1, r1, #16
    95ec:	f103 0310 	add.w	r3, r3, #16
    95f0:	f1a4 0410 	sub.w	r4, r4, #16
    95f4:	dce5      	bgt.n	95c2 <memcpy+0x13a>
    95f6:	ebcc 0102 	rsb	r1, ip, r2
    95fa:	2300      	movs	r3, #0
    95fc:	e003      	b.n	9606 <memcpy+0x17e>
    95fe:	58ec      	ldr	r4, [r5, r3]
    9600:	f84c 4003 	str.w	r4, [ip, r3]
    9604:	3304      	adds	r3, #4
    9606:	195e      	adds	r6, r3, r5
    9608:	2903      	cmp	r1, #3
    960a:	eb03 040c 	add.w	r4, r3, ip
    960e:	f1a1 0104 	sub.w	r1, r1, #4
    9612:	dcf4      	bgt.n	95fe <memcpy+0x176>
    9614:	e77f      	b.n	9516 <memcpy+0x8e>
    9616:	bf00      	nop

00009618 <memmove>:
    9618:	4288      	cmp	r0, r1
    961a:	468c      	mov	ip, r1
    961c:	b470      	push	{r4, r5, r6}
    961e:	4605      	mov	r5, r0
    9620:	4614      	mov	r4, r2
    9622:	d90e      	bls.n	9642 <memmove+0x2a>
    9624:	188b      	adds	r3, r1, r2
    9626:	4298      	cmp	r0, r3
    9628:	d20b      	bcs.n	9642 <memmove+0x2a>
    962a:	b142      	cbz	r2, 963e <memmove+0x26>
    962c:	ebc2 0c03 	rsb	ip, r2, r3
    9630:	4601      	mov	r1, r0
    9632:	1e53      	subs	r3, r2, #1
    9634:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9638:	54ca      	strb	r2, [r1, r3]
    963a:	3b01      	subs	r3, #1
    963c:	d2fa      	bcs.n	9634 <memmove+0x1c>
    963e:	bc70      	pop	{r4, r5, r6}
    9640:	4770      	bx	lr
    9642:	2a0f      	cmp	r2, #15
    9644:	d809      	bhi.n	965a <memmove+0x42>
    9646:	2c00      	cmp	r4, #0
    9648:	d0f9      	beq.n	963e <memmove+0x26>
    964a:	2300      	movs	r3, #0
    964c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    9650:	54ea      	strb	r2, [r5, r3]
    9652:	3301      	adds	r3, #1
    9654:	42a3      	cmp	r3, r4
    9656:	d1f9      	bne.n	964c <memmove+0x34>
    9658:	e7f1      	b.n	963e <memmove+0x26>
    965a:	ea41 0300 	orr.w	r3, r1, r0
    965e:	f013 0f03 	tst.w	r3, #3
    9662:	d1f0      	bne.n	9646 <memmove+0x2e>
    9664:	4694      	mov	ip, r2
    9666:	460c      	mov	r4, r1
    9668:	4603      	mov	r3, r0
    966a:	6825      	ldr	r5, [r4, #0]
    966c:	f1ac 0c10 	sub.w	ip, ip, #16
    9670:	601d      	str	r5, [r3, #0]
    9672:	6865      	ldr	r5, [r4, #4]
    9674:	605d      	str	r5, [r3, #4]
    9676:	68a5      	ldr	r5, [r4, #8]
    9678:	609d      	str	r5, [r3, #8]
    967a:	68e5      	ldr	r5, [r4, #12]
    967c:	3410      	adds	r4, #16
    967e:	60dd      	str	r5, [r3, #12]
    9680:	3310      	adds	r3, #16
    9682:	f1bc 0f0f 	cmp.w	ip, #15
    9686:	d8f0      	bhi.n	966a <memmove+0x52>
    9688:	3a10      	subs	r2, #16
    968a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    968e:	f10c 0501 	add.w	r5, ip, #1
    9692:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    9696:	012d      	lsls	r5, r5, #4
    9698:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    969c:	eb01 0c05 	add.w	ip, r1, r5
    96a0:	1945      	adds	r5, r0, r5
    96a2:	2e03      	cmp	r6, #3
    96a4:	4634      	mov	r4, r6
    96a6:	d9ce      	bls.n	9646 <memmove+0x2e>
    96a8:	2300      	movs	r3, #0
    96aa:	f85c 2003 	ldr.w	r2, [ip, r3]
    96ae:	50ea      	str	r2, [r5, r3]
    96b0:	3304      	adds	r3, #4
    96b2:	1af2      	subs	r2, r6, r3
    96b4:	2a03      	cmp	r2, #3
    96b6:	d8f8      	bhi.n	96aa <memmove+0x92>
    96b8:	3e04      	subs	r6, #4
    96ba:	08b3      	lsrs	r3, r6, #2
    96bc:	1c5a      	adds	r2, r3, #1
    96be:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    96c2:	0092      	lsls	r2, r2, #2
    96c4:	4494      	add	ip, r2
    96c6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    96ca:	18ad      	adds	r5, r5, r2
    96cc:	e7bb      	b.n	9646 <memmove+0x2e>
    96ce:	bf00      	nop

000096d0 <__hi0bits>:
    96d0:	0c02      	lsrs	r2, r0, #16
    96d2:	4603      	mov	r3, r0
    96d4:	0412      	lsls	r2, r2, #16
    96d6:	b1b2      	cbz	r2, 9706 <__hi0bits+0x36>
    96d8:	2000      	movs	r0, #0
    96da:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    96de:	d101      	bne.n	96e4 <__hi0bits+0x14>
    96e0:	3008      	adds	r0, #8
    96e2:	021b      	lsls	r3, r3, #8
    96e4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    96e8:	d101      	bne.n	96ee <__hi0bits+0x1e>
    96ea:	3004      	adds	r0, #4
    96ec:	011b      	lsls	r3, r3, #4
    96ee:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    96f2:	d101      	bne.n	96f8 <__hi0bits+0x28>
    96f4:	3002      	adds	r0, #2
    96f6:	009b      	lsls	r3, r3, #2
    96f8:	2b00      	cmp	r3, #0
    96fa:	db03      	blt.n	9704 <__hi0bits+0x34>
    96fc:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    9700:	d004      	beq.n	970c <__hi0bits+0x3c>
    9702:	3001      	adds	r0, #1
    9704:	4770      	bx	lr
    9706:	0403      	lsls	r3, r0, #16
    9708:	2010      	movs	r0, #16
    970a:	e7e6      	b.n	96da <__hi0bits+0xa>
    970c:	2020      	movs	r0, #32
    970e:	4770      	bx	lr

00009710 <__lo0bits>:
    9710:	6803      	ldr	r3, [r0, #0]
    9712:	4602      	mov	r2, r0
    9714:	f013 0007 	ands.w	r0, r3, #7
    9718:	d009      	beq.n	972e <__lo0bits+0x1e>
    971a:	f013 0f01 	tst.w	r3, #1
    971e:	d121      	bne.n	9764 <__lo0bits+0x54>
    9720:	f013 0f02 	tst.w	r3, #2
    9724:	d122      	bne.n	976c <__lo0bits+0x5c>
    9726:	089b      	lsrs	r3, r3, #2
    9728:	2002      	movs	r0, #2
    972a:	6013      	str	r3, [r2, #0]
    972c:	4770      	bx	lr
    972e:	b299      	uxth	r1, r3
    9730:	b909      	cbnz	r1, 9736 <__lo0bits+0x26>
    9732:	0c1b      	lsrs	r3, r3, #16
    9734:	2010      	movs	r0, #16
    9736:	f013 0fff 	tst.w	r3, #255	; 0xff
    973a:	d101      	bne.n	9740 <__lo0bits+0x30>
    973c:	3008      	adds	r0, #8
    973e:	0a1b      	lsrs	r3, r3, #8
    9740:	f013 0f0f 	tst.w	r3, #15
    9744:	d101      	bne.n	974a <__lo0bits+0x3a>
    9746:	3004      	adds	r0, #4
    9748:	091b      	lsrs	r3, r3, #4
    974a:	f013 0f03 	tst.w	r3, #3
    974e:	d101      	bne.n	9754 <__lo0bits+0x44>
    9750:	3002      	adds	r0, #2
    9752:	089b      	lsrs	r3, r3, #2
    9754:	f013 0f01 	tst.w	r3, #1
    9758:	d102      	bne.n	9760 <__lo0bits+0x50>
    975a:	085b      	lsrs	r3, r3, #1
    975c:	d004      	beq.n	9768 <__lo0bits+0x58>
    975e:	3001      	adds	r0, #1
    9760:	6013      	str	r3, [r2, #0]
    9762:	4770      	bx	lr
    9764:	2000      	movs	r0, #0
    9766:	4770      	bx	lr
    9768:	2020      	movs	r0, #32
    976a:	4770      	bx	lr
    976c:	085b      	lsrs	r3, r3, #1
    976e:	2001      	movs	r0, #1
    9770:	6013      	str	r3, [r2, #0]
    9772:	4770      	bx	lr

00009774 <__mcmp>:
    9774:	4603      	mov	r3, r0
    9776:	690a      	ldr	r2, [r1, #16]
    9778:	6900      	ldr	r0, [r0, #16]
    977a:	b410      	push	{r4}
    977c:	1a80      	subs	r0, r0, r2
    977e:	d111      	bne.n	97a4 <__mcmp+0x30>
    9780:	3204      	adds	r2, #4
    9782:	f103 0c14 	add.w	ip, r3, #20
    9786:	0092      	lsls	r2, r2, #2
    9788:	189b      	adds	r3, r3, r2
    978a:	1889      	adds	r1, r1, r2
    978c:	3104      	adds	r1, #4
    978e:	3304      	adds	r3, #4
    9790:	f853 4c04 	ldr.w	r4, [r3, #-4]
    9794:	3b04      	subs	r3, #4
    9796:	f851 2c04 	ldr.w	r2, [r1, #-4]
    979a:	3904      	subs	r1, #4
    979c:	4294      	cmp	r4, r2
    979e:	d103      	bne.n	97a8 <__mcmp+0x34>
    97a0:	459c      	cmp	ip, r3
    97a2:	d3f5      	bcc.n	9790 <__mcmp+0x1c>
    97a4:	bc10      	pop	{r4}
    97a6:	4770      	bx	lr
    97a8:	bf38      	it	cc
    97aa:	f04f 30ff 	movcc.w	r0, #4294967295
    97ae:	d3f9      	bcc.n	97a4 <__mcmp+0x30>
    97b0:	2001      	movs	r0, #1
    97b2:	e7f7      	b.n	97a4 <__mcmp+0x30>

000097b4 <__ulp>:
    97b4:	f240 0300 	movw	r3, #0
    97b8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    97bc:	ea01 0303 	and.w	r3, r1, r3
    97c0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    97c4:	2b00      	cmp	r3, #0
    97c6:	dd02      	ble.n	97ce <__ulp+0x1a>
    97c8:	4619      	mov	r1, r3
    97ca:	2000      	movs	r0, #0
    97cc:	4770      	bx	lr
    97ce:	425b      	negs	r3, r3
    97d0:	151b      	asrs	r3, r3, #20
    97d2:	2b13      	cmp	r3, #19
    97d4:	dd0e      	ble.n	97f4 <__ulp+0x40>
    97d6:	3b14      	subs	r3, #20
    97d8:	2b1e      	cmp	r3, #30
    97da:	dd03      	ble.n	97e4 <__ulp+0x30>
    97dc:	2301      	movs	r3, #1
    97de:	2100      	movs	r1, #0
    97e0:	4618      	mov	r0, r3
    97e2:	4770      	bx	lr
    97e4:	2201      	movs	r2, #1
    97e6:	f1c3 031f 	rsb	r3, r3, #31
    97ea:	2100      	movs	r1, #0
    97ec:	fa12 f303 	lsls.w	r3, r2, r3
    97f0:	4618      	mov	r0, r3
    97f2:	4770      	bx	lr
    97f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    97f8:	2000      	movs	r0, #0
    97fa:	fa52 f103 	asrs.w	r1, r2, r3
    97fe:	4770      	bx	lr

00009800 <__b2d>:
    9800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9804:	6904      	ldr	r4, [r0, #16]
    9806:	f100 0614 	add.w	r6, r0, #20
    980a:	460f      	mov	r7, r1
    980c:	3404      	adds	r4, #4
    980e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    9812:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    9816:	46a0      	mov	r8, r4
    9818:	4628      	mov	r0, r5
    981a:	f7ff ff59 	bl	96d0 <__hi0bits>
    981e:	280a      	cmp	r0, #10
    9820:	f1c0 0320 	rsb	r3, r0, #32
    9824:	603b      	str	r3, [r7, #0]
    9826:	dc14      	bgt.n	9852 <__b2d+0x52>
    9828:	42a6      	cmp	r6, r4
    982a:	f1c0 030b 	rsb	r3, r0, #11
    982e:	d237      	bcs.n	98a0 <__b2d+0xa0>
    9830:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9834:	40d9      	lsrs	r1, r3
    9836:	fa25 fc03 	lsr.w	ip, r5, r3
    983a:	3015      	adds	r0, #21
    983c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    9840:	4085      	lsls	r5, r0
    9842:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    9846:	ea41 0205 	orr.w	r2, r1, r5
    984a:	4610      	mov	r0, r2
    984c:	4619      	mov	r1, r3
    984e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9852:	42a6      	cmp	r6, r4
    9854:	d320      	bcc.n	9898 <__b2d+0x98>
    9856:	2100      	movs	r1, #0
    9858:	380b      	subs	r0, #11
    985a:	bf02      	ittt	eq
    985c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    9860:	460a      	moveq	r2, r1
    9862:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    9866:	d0f0      	beq.n	984a <__b2d+0x4a>
    9868:	42b4      	cmp	r4, r6
    986a:	f1c0 0320 	rsb	r3, r0, #32
    986e:	d919      	bls.n	98a4 <__b2d+0xa4>
    9870:	f854 4c04 	ldr.w	r4, [r4, #-4]
    9874:	40dc      	lsrs	r4, r3
    9876:	4085      	lsls	r5, r0
    9878:	fa21 fc03 	lsr.w	ip, r1, r3
    987c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    9880:	fa11 f000 	lsls.w	r0, r1, r0
    9884:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    9888:	ea44 0200 	orr.w	r2, r4, r0
    988c:	ea45 030c 	orr.w	r3, r5, ip
    9890:	4610      	mov	r0, r2
    9892:	4619      	mov	r1, r3
    9894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9898:	f854 1c04 	ldr.w	r1, [r4, #-4]
    989c:	3c04      	subs	r4, #4
    989e:	e7db      	b.n	9858 <__b2d+0x58>
    98a0:	2100      	movs	r1, #0
    98a2:	e7c8      	b.n	9836 <__b2d+0x36>
    98a4:	2400      	movs	r4, #0
    98a6:	e7e6      	b.n	9876 <__b2d+0x76>

000098a8 <__ratio>:
    98a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    98ac:	b083      	sub	sp, #12
    98ae:	460e      	mov	r6, r1
    98b0:	a901      	add	r1, sp, #4
    98b2:	4607      	mov	r7, r0
    98b4:	f7ff ffa4 	bl	9800 <__b2d>
    98b8:	460d      	mov	r5, r1
    98ba:	4604      	mov	r4, r0
    98bc:	4669      	mov	r1, sp
    98be:	4630      	mov	r0, r6
    98c0:	f7ff ff9e 	bl	9800 <__b2d>
    98c4:	f8dd c004 	ldr.w	ip, [sp, #4]
    98c8:	46a9      	mov	r9, r5
    98ca:	46a0      	mov	r8, r4
    98cc:	460b      	mov	r3, r1
    98ce:	4602      	mov	r2, r0
    98d0:	6931      	ldr	r1, [r6, #16]
    98d2:	4616      	mov	r6, r2
    98d4:	6938      	ldr	r0, [r7, #16]
    98d6:	461f      	mov	r7, r3
    98d8:	1a40      	subs	r0, r0, r1
    98da:	9900      	ldr	r1, [sp, #0]
    98dc:	ebc1 010c 	rsb	r1, r1, ip
    98e0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    98e4:	2900      	cmp	r1, #0
    98e6:	bfc9      	itett	gt
    98e8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    98ec:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    98f0:	4624      	movgt	r4, r4
    98f2:	464d      	movgt	r5, r9
    98f4:	bfdc      	itt	le
    98f6:	4612      	movle	r2, r2
    98f8:	463b      	movle	r3, r7
    98fa:	4620      	mov	r0, r4
    98fc:	4629      	mov	r1, r5
    98fe:	f7fb fa91 	bl	4e24 <__aeabi_ddiv>
    9902:	b003      	add	sp, #12
    9904:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00009908 <_mprec_log10>:
    9908:	2817      	cmp	r0, #23
    990a:	b510      	push	{r4, lr}
    990c:	4604      	mov	r4, r0
    990e:	dd0e      	ble.n	992e <_mprec_log10+0x26>
    9910:	f240 0100 	movw	r1, #0
    9914:	2000      	movs	r0, #0
    9916:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    991a:	f240 0300 	movw	r3, #0
    991e:	2200      	movs	r2, #0
    9920:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9924:	f7fb f954 	bl	4bd0 <__aeabi_dmul>
    9928:	3c01      	subs	r4, #1
    992a:	d1f6      	bne.n	991a <_mprec_log10+0x12>
    992c:	bd10      	pop	{r4, pc}
    992e:	f64b 3330 	movw	r3, #47920	; 0xbb30
    9932:	f2c0 0300 	movt	r3, #0
    9936:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    993a:	e9d3 0100 	ldrd	r0, r1, [r3]
    993e:	bd10      	pop	{r4, pc}

00009940 <__copybits>:
    9940:	6913      	ldr	r3, [r2, #16]
    9942:	3901      	subs	r1, #1
    9944:	f102 0c14 	add.w	ip, r2, #20
    9948:	b410      	push	{r4}
    994a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    994e:	114c      	asrs	r4, r1, #5
    9950:	3214      	adds	r2, #20
    9952:	3401      	adds	r4, #1
    9954:	4594      	cmp	ip, r2
    9956:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    995a:	d20f      	bcs.n	997c <__copybits+0x3c>
    995c:	2300      	movs	r3, #0
    995e:	f85c 1003 	ldr.w	r1, [ip, r3]
    9962:	50c1      	str	r1, [r0, r3]
    9964:	3304      	adds	r3, #4
    9966:	eb03 010c 	add.w	r1, r3, ip
    996a:	428a      	cmp	r2, r1
    996c:	d8f7      	bhi.n	995e <__copybits+0x1e>
    996e:	ea6f 0c0c 	mvn.w	ip, ip
    9972:	4462      	add	r2, ip
    9974:	f022 0203 	bic.w	r2, r2, #3
    9978:	3204      	adds	r2, #4
    997a:	1880      	adds	r0, r0, r2
    997c:	4284      	cmp	r4, r0
    997e:	d904      	bls.n	998a <__copybits+0x4a>
    9980:	2300      	movs	r3, #0
    9982:	f840 3b04 	str.w	r3, [r0], #4
    9986:	4284      	cmp	r4, r0
    9988:	d8fb      	bhi.n	9982 <__copybits+0x42>
    998a:	bc10      	pop	{r4}
    998c:	4770      	bx	lr
    998e:	bf00      	nop

00009990 <__any_on>:
    9990:	6902      	ldr	r2, [r0, #16]
    9992:	114b      	asrs	r3, r1, #5
    9994:	429a      	cmp	r2, r3
    9996:	db10      	blt.n	99ba <__any_on+0x2a>
    9998:	dd0e      	ble.n	99b8 <__any_on+0x28>
    999a:	f011 011f 	ands.w	r1, r1, #31
    999e:	d00b      	beq.n	99b8 <__any_on+0x28>
    99a0:	461a      	mov	r2, r3
    99a2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    99a6:	695b      	ldr	r3, [r3, #20]
    99a8:	fa23 fc01 	lsr.w	ip, r3, r1
    99ac:	fa0c f101 	lsl.w	r1, ip, r1
    99b0:	4299      	cmp	r1, r3
    99b2:	d002      	beq.n	99ba <__any_on+0x2a>
    99b4:	2001      	movs	r0, #1
    99b6:	4770      	bx	lr
    99b8:	461a      	mov	r2, r3
    99ba:	3204      	adds	r2, #4
    99bc:	f100 0114 	add.w	r1, r0, #20
    99c0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    99c4:	f103 0c04 	add.w	ip, r3, #4
    99c8:	4561      	cmp	r1, ip
    99ca:	d20b      	bcs.n	99e4 <__any_on+0x54>
    99cc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    99d0:	2a00      	cmp	r2, #0
    99d2:	d1ef      	bne.n	99b4 <__any_on+0x24>
    99d4:	4299      	cmp	r1, r3
    99d6:	d205      	bcs.n	99e4 <__any_on+0x54>
    99d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    99dc:	2a00      	cmp	r2, #0
    99de:	d1e9      	bne.n	99b4 <__any_on+0x24>
    99e0:	4299      	cmp	r1, r3
    99e2:	d3f9      	bcc.n	99d8 <__any_on+0x48>
    99e4:	2000      	movs	r0, #0
    99e6:	4770      	bx	lr

000099e8 <_Bfree>:
    99e8:	b530      	push	{r4, r5, lr}
    99ea:	6a45      	ldr	r5, [r0, #36]	; 0x24
    99ec:	b083      	sub	sp, #12
    99ee:	4604      	mov	r4, r0
    99f0:	b155      	cbz	r5, 9a08 <_Bfree+0x20>
    99f2:	b139      	cbz	r1, 9a04 <_Bfree+0x1c>
    99f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    99f6:	684a      	ldr	r2, [r1, #4]
    99f8:	68db      	ldr	r3, [r3, #12]
    99fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    99fe:	6008      	str	r0, [r1, #0]
    9a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    9a04:	b003      	add	sp, #12
    9a06:	bd30      	pop	{r4, r5, pc}
    9a08:	2010      	movs	r0, #16
    9a0a:	9101      	str	r1, [sp, #4]
    9a0c:	f7fb ff0a 	bl	5824 <malloc>
    9a10:	9901      	ldr	r1, [sp, #4]
    9a12:	6260      	str	r0, [r4, #36]	; 0x24
    9a14:	60c5      	str	r5, [r0, #12]
    9a16:	6045      	str	r5, [r0, #4]
    9a18:	6085      	str	r5, [r0, #8]
    9a1a:	6005      	str	r5, [r0, #0]
    9a1c:	e7e9      	b.n	99f2 <_Bfree+0xa>
    9a1e:	bf00      	nop

00009a20 <_Balloc>:
    9a20:	b570      	push	{r4, r5, r6, lr}
    9a22:	6a44      	ldr	r4, [r0, #36]	; 0x24
    9a24:	4606      	mov	r6, r0
    9a26:	460d      	mov	r5, r1
    9a28:	b164      	cbz	r4, 9a44 <_Balloc+0x24>
    9a2a:	68e2      	ldr	r2, [r4, #12]
    9a2c:	b1a2      	cbz	r2, 9a58 <_Balloc+0x38>
    9a2e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    9a32:	b1eb      	cbz	r3, 9a70 <_Balloc+0x50>
    9a34:	6819      	ldr	r1, [r3, #0]
    9a36:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    9a3a:	2200      	movs	r2, #0
    9a3c:	60da      	str	r2, [r3, #12]
    9a3e:	611a      	str	r2, [r3, #16]
    9a40:	4618      	mov	r0, r3
    9a42:	bd70      	pop	{r4, r5, r6, pc}
    9a44:	2010      	movs	r0, #16
    9a46:	f7fb feed 	bl	5824 <malloc>
    9a4a:	2300      	movs	r3, #0
    9a4c:	4604      	mov	r4, r0
    9a4e:	6270      	str	r0, [r6, #36]	; 0x24
    9a50:	60c3      	str	r3, [r0, #12]
    9a52:	6043      	str	r3, [r0, #4]
    9a54:	6083      	str	r3, [r0, #8]
    9a56:	6003      	str	r3, [r0, #0]
    9a58:	2210      	movs	r2, #16
    9a5a:	4630      	mov	r0, r6
    9a5c:	2104      	movs	r1, #4
    9a5e:	f000 fe43 	bl	a6e8 <_calloc_r>
    9a62:	6a73      	ldr	r3, [r6, #36]	; 0x24
    9a64:	60e0      	str	r0, [r4, #12]
    9a66:	68da      	ldr	r2, [r3, #12]
    9a68:	2a00      	cmp	r2, #0
    9a6a:	d1e0      	bne.n	9a2e <_Balloc+0xe>
    9a6c:	4613      	mov	r3, r2
    9a6e:	e7e7      	b.n	9a40 <_Balloc+0x20>
    9a70:	2401      	movs	r4, #1
    9a72:	4630      	mov	r0, r6
    9a74:	4621      	mov	r1, r4
    9a76:	40ac      	lsls	r4, r5
    9a78:	1d62      	adds	r2, r4, #5
    9a7a:	0092      	lsls	r2, r2, #2
    9a7c:	f000 fe34 	bl	a6e8 <_calloc_r>
    9a80:	4603      	mov	r3, r0
    9a82:	2800      	cmp	r0, #0
    9a84:	d0dc      	beq.n	9a40 <_Balloc+0x20>
    9a86:	6045      	str	r5, [r0, #4]
    9a88:	6084      	str	r4, [r0, #8]
    9a8a:	e7d6      	b.n	9a3a <_Balloc+0x1a>

00009a8c <__d2b>:
    9a8c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9a90:	b083      	sub	sp, #12
    9a92:	2101      	movs	r1, #1
    9a94:	461d      	mov	r5, r3
    9a96:	4614      	mov	r4, r2
    9a98:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    9a9a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    9a9c:	f7ff ffc0 	bl	9a20 <_Balloc>
    9aa0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    9aa4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    9aa8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    9aac:	4615      	mov	r5, r2
    9aae:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    9ab2:	9300      	str	r3, [sp, #0]
    9ab4:	bf1c      	itt	ne
    9ab6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    9aba:	9300      	strne	r3, [sp, #0]
    9abc:	4680      	mov	r8, r0
    9abe:	2c00      	cmp	r4, #0
    9ac0:	d023      	beq.n	9b0a <__d2b+0x7e>
    9ac2:	a802      	add	r0, sp, #8
    9ac4:	f840 4d04 	str.w	r4, [r0, #-4]!
    9ac8:	f7ff fe22 	bl	9710 <__lo0bits>
    9acc:	4603      	mov	r3, r0
    9ace:	2800      	cmp	r0, #0
    9ad0:	d137      	bne.n	9b42 <__d2b+0xb6>
    9ad2:	9901      	ldr	r1, [sp, #4]
    9ad4:	9a00      	ldr	r2, [sp, #0]
    9ad6:	f8c8 1014 	str.w	r1, [r8, #20]
    9ada:	2a00      	cmp	r2, #0
    9adc:	bf14      	ite	ne
    9ade:	2402      	movne	r4, #2
    9ae0:	2401      	moveq	r4, #1
    9ae2:	f8c8 2018 	str.w	r2, [r8, #24]
    9ae6:	f8c8 4010 	str.w	r4, [r8, #16]
    9aea:	f1ba 0f00 	cmp.w	sl, #0
    9aee:	d01b      	beq.n	9b28 <__d2b+0x9c>
    9af0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    9af4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    9af8:	f1aa 0a03 	sub.w	sl, sl, #3
    9afc:	4453      	add	r3, sl
    9afe:	603b      	str	r3, [r7, #0]
    9b00:	6032      	str	r2, [r6, #0]
    9b02:	4640      	mov	r0, r8
    9b04:	b003      	add	sp, #12
    9b06:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    9b0a:	4668      	mov	r0, sp
    9b0c:	f7ff fe00 	bl	9710 <__lo0bits>
    9b10:	2301      	movs	r3, #1
    9b12:	461c      	mov	r4, r3
    9b14:	f8c8 3010 	str.w	r3, [r8, #16]
    9b18:	9b00      	ldr	r3, [sp, #0]
    9b1a:	f8c8 3014 	str.w	r3, [r8, #20]
    9b1e:	f100 0320 	add.w	r3, r0, #32
    9b22:	f1ba 0f00 	cmp.w	sl, #0
    9b26:	d1e3      	bne.n	9af0 <__d2b+0x64>
    9b28:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    9b2c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    9b30:	3b02      	subs	r3, #2
    9b32:	603b      	str	r3, [r7, #0]
    9b34:	6910      	ldr	r0, [r2, #16]
    9b36:	f7ff fdcb 	bl	96d0 <__hi0bits>
    9b3a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    9b3e:	6030      	str	r0, [r6, #0]
    9b40:	e7df      	b.n	9b02 <__d2b+0x76>
    9b42:	9a00      	ldr	r2, [sp, #0]
    9b44:	f1c0 0120 	rsb	r1, r0, #32
    9b48:	fa12 f101 	lsls.w	r1, r2, r1
    9b4c:	40c2      	lsrs	r2, r0
    9b4e:	9801      	ldr	r0, [sp, #4]
    9b50:	4301      	orrs	r1, r0
    9b52:	f8c8 1014 	str.w	r1, [r8, #20]
    9b56:	9200      	str	r2, [sp, #0]
    9b58:	e7bf      	b.n	9ada <__d2b+0x4e>
    9b5a:	bf00      	nop

00009b5c <__mdiff>:
    9b5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b60:	6913      	ldr	r3, [r2, #16]
    9b62:	690f      	ldr	r7, [r1, #16]
    9b64:	460c      	mov	r4, r1
    9b66:	4615      	mov	r5, r2
    9b68:	1aff      	subs	r7, r7, r3
    9b6a:	2f00      	cmp	r7, #0
    9b6c:	d04f      	beq.n	9c0e <__mdiff+0xb2>
    9b6e:	db6a      	blt.n	9c46 <__mdiff+0xea>
    9b70:	2700      	movs	r7, #0
    9b72:	f101 0614 	add.w	r6, r1, #20
    9b76:	6861      	ldr	r1, [r4, #4]
    9b78:	f7ff ff52 	bl	9a20 <_Balloc>
    9b7c:	f8d5 8010 	ldr.w	r8, [r5, #16]
    9b80:	f8d4 c010 	ldr.w	ip, [r4, #16]
    9b84:	f105 0114 	add.w	r1, r5, #20
    9b88:	2200      	movs	r2, #0
    9b8a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    9b8e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    9b92:	f105 0814 	add.w	r8, r5, #20
    9b96:	3414      	adds	r4, #20
    9b98:	f100 0314 	add.w	r3, r0, #20
    9b9c:	60c7      	str	r7, [r0, #12]
    9b9e:	f851 7b04 	ldr.w	r7, [r1], #4
    9ba2:	f856 5b04 	ldr.w	r5, [r6], #4
    9ba6:	46bb      	mov	fp, r7
    9ba8:	fa1f fa87 	uxth.w	sl, r7
    9bac:	0c3f      	lsrs	r7, r7, #16
    9bae:	fa1f f985 	uxth.w	r9, r5
    9bb2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    9bb6:	ebca 0a09 	rsb	sl, sl, r9
    9bba:	4452      	add	r2, sl
    9bbc:	eb07 4722 	add.w	r7, r7, r2, asr #16
    9bc0:	b292      	uxth	r2, r2
    9bc2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    9bc6:	f843 2b04 	str.w	r2, [r3], #4
    9bca:	143a      	asrs	r2, r7, #16
    9bcc:	4588      	cmp	r8, r1
    9bce:	d8e6      	bhi.n	9b9e <__mdiff+0x42>
    9bd0:	42a6      	cmp	r6, r4
    9bd2:	d20e      	bcs.n	9bf2 <__mdiff+0x96>
    9bd4:	f856 1b04 	ldr.w	r1, [r6], #4
    9bd8:	b28d      	uxth	r5, r1
    9bda:	0c09      	lsrs	r1, r1, #16
    9bdc:	1952      	adds	r2, r2, r5
    9bde:	eb01 4122 	add.w	r1, r1, r2, asr #16
    9be2:	b292      	uxth	r2, r2
    9be4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    9be8:	f843 2b04 	str.w	r2, [r3], #4
    9bec:	140a      	asrs	r2, r1, #16
    9bee:	42b4      	cmp	r4, r6
    9bf0:	d8f0      	bhi.n	9bd4 <__mdiff+0x78>
    9bf2:	f853 2c04 	ldr.w	r2, [r3, #-4]
    9bf6:	b932      	cbnz	r2, 9c06 <__mdiff+0xaa>
    9bf8:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9bfc:	f10c 3cff 	add.w	ip, ip, #4294967295
    9c00:	3b04      	subs	r3, #4
    9c02:	2a00      	cmp	r2, #0
    9c04:	d0f8      	beq.n	9bf8 <__mdiff+0x9c>
    9c06:	f8c0 c010 	str.w	ip, [r0, #16]
    9c0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9c0e:	3304      	adds	r3, #4
    9c10:	f101 0614 	add.w	r6, r1, #20
    9c14:	009b      	lsls	r3, r3, #2
    9c16:	18d2      	adds	r2, r2, r3
    9c18:	18cb      	adds	r3, r1, r3
    9c1a:	3304      	adds	r3, #4
    9c1c:	3204      	adds	r2, #4
    9c1e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    9c22:	3b04      	subs	r3, #4
    9c24:	f852 1c04 	ldr.w	r1, [r2, #-4]
    9c28:	3a04      	subs	r2, #4
    9c2a:	458c      	cmp	ip, r1
    9c2c:	d10a      	bne.n	9c44 <__mdiff+0xe8>
    9c2e:	429e      	cmp	r6, r3
    9c30:	d3f5      	bcc.n	9c1e <__mdiff+0xc2>
    9c32:	2100      	movs	r1, #0
    9c34:	f7ff fef4 	bl	9a20 <_Balloc>
    9c38:	2301      	movs	r3, #1
    9c3a:	6103      	str	r3, [r0, #16]
    9c3c:	2300      	movs	r3, #0
    9c3e:	6143      	str	r3, [r0, #20]
    9c40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9c44:	d297      	bcs.n	9b76 <__mdiff+0x1a>
    9c46:	4623      	mov	r3, r4
    9c48:	462c      	mov	r4, r5
    9c4a:	2701      	movs	r7, #1
    9c4c:	461d      	mov	r5, r3
    9c4e:	f104 0614 	add.w	r6, r4, #20
    9c52:	e790      	b.n	9b76 <__mdiff+0x1a>

00009c54 <__lshift>:
    9c54:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9c58:	690d      	ldr	r5, [r1, #16]
    9c5a:	688b      	ldr	r3, [r1, #8]
    9c5c:	1156      	asrs	r6, r2, #5
    9c5e:	3501      	adds	r5, #1
    9c60:	460c      	mov	r4, r1
    9c62:	19ad      	adds	r5, r5, r6
    9c64:	4690      	mov	r8, r2
    9c66:	429d      	cmp	r5, r3
    9c68:	4682      	mov	sl, r0
    9c6a:	6849      	ldr	r1, [r1, #4]
    9c6c:	dd03      	ble.n	9c76 <__lshift+0x22>
    9c6e:	005b      	lsls	r3, r3, #1
    9c70:	3101      	adds	r1, #1
    9c72:	429d      	cmp	r5, r3
    9c74:	dcfb      	bgt.n	9c6e <__lshift+0x1a>
    9c76:	4650      	mov	r0, sl
    9c78:	f7ff fed2 	bl	9a20 <_Balloc>
    9c7c:	2e00      	cmp	r6, #0
    9c7e:	4607      	mov	r7, r0
    9c80:	f100 0214 	add.w	r2, r0, #20
    9c84:	dd0a      	ble.n	9c9c <__lshift+0x48>
    9c86:	2300      	movs	r3, #0
    9c88:	4619      	mov	r1, r3
    9c8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    9c8e:	3301      	adds	r3, #1
    9c90:	42b3      	cmp	r3, r6
    9c92:	d1fa      	bne.n	9c8a <__lshift+0x36>
    9c94:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    9c98:	f103 0214 	add.w	r2, r3, #20
    9c9c:	6920      	ldr	r0, [r4, #16]
    9c9e:	f104 0314 	add.w	r3, r4, #20
    9ca2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    9ca6:	3014      	adds	r0, #20
    9ca8:	f018 081f 	ands.w	r8, r8, #31
    9cac:	d01b      	beq.n	9ce6 <__lshift+0x92>
    9cae:	f1c8 0e20 	rsb	lr, r8, #32
    9cb2:	2100      	movs	r1, #0
    9cb4:	681e      	ldr	r6, [r3, #0]
    9cb6:	fa06 fc08 	lsl.w	ip, r6, r8
    9cba:	ea41 010c 	orr.w	r1, r1, ip
    9cbe:	f842 1b04 	str.w	r1, [r2], #4
    9cc2:	f853 1b04 	ldr.w	r1, [r3], #4
    9cc6:	4298      	cmp	r0, r3
    9cc8:	fa21 f10e 	lsr.w	r1, r1, lr
    9ccc:	d8f2      	bhi.n	9cb4 <__lshift+0x60>
    9cce:	6011      	str	r1, [r2, #0]
    9cd0:	b101      	cbz	r1, 9cd4 <__lshift+0x80>
    9cd2:	3501      	adds	r5, #1
    9cd4:	4650      	mov	r0, sl
    9cd6:	3d01      	subs	r5, #1
    9cd8:	4621      	mov	r1, r4
    9cda:	613d      	str	r5, [r7, #16]
    9cdc:	f7ff fe84 	bl	99e8 <_Bfree>
    9ce0:	4638      	mov	r0, r7
    9ce2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    9ce6:	f853 1008 	ldr.w	r1, [r3, r8]
    9cea:	f842 1008 	str.w	r1, [r2, r8]
    9cee:	f108 0804 	add.w	r8, r8, #4
    9cf2:	eb08 0103 	add.w	r1, r8, r3
    9cf6:	4288      	cmp	r0, r1
    9cf8:	d9ec      	bls.n	9cd4 <__lshift+0x80>
    9cfa:	f853 1008 	ldr.w	r1, [r3, r8]
    9cfe:	f842 1008 	str.w	r1, [r2, r8]
    9d02:	f108 0804 	add.w	r8, r8, #4
    9d06:	eb08 0103 	add.w	r1, r8, r3
    9d0a:	4288      	cmp	r0, r1
    9d0c:	d8eb      	bhi.n	9ce6 <__lshift+0x92>
    9d0e:	e7e1      	b.n	9cd4 <__lshift+0x80>

00009d10 <__multiply>:
    9d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d14:	f8d1 8010 	ldr.w	r8, [r1, #16]
    9d18:	6917      	ldr	r7, [r2, #16]
    9d1a:	460d      	mov	r5, r1
    9d1c:	4616      	mov	r6, r2
    9d1e:	b087      	sub	sp, #28
    9d20:	45b8      	cmp	r8, r7
    9d22:	bfb5      	itete	lt
    9d24:	4615      	movlt	r5, r2
    9d26:	463b      	movge	r3, r7
    9d28:	460b      	movlt	r3, r1
    9d2a:	4647      	movge	r7, r8
    9d2c:	bfb4      	ite	lt
    9d2e:	461e      	movlt	r6, r3
    9d30:	4698      	movge	r8, r3
    9d32:	68ab      	ldr	r3, [r5, #8]
    9d34:	eb08 0407 	add.w	r4, r8, r7
    9d38:	6869      	ldr	r1, [r5, #4]
    9d3a:	429c      	cmp	r4, r3
    9d3c:	bfc8      	it	gt
    9d3e:	3101      	addgt	r1, #1
    9d40:	f7ff fe6e 	bl	9a20 <_Balloc>
    9d44:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    9d48:	f100 0b14 	add.w	fp, r0, #20
    9d4c:	3314      	adds	r3, #20
    9d4e:	9003      	str	r0, [sp, #12]
    9d50:	459b      	cmp	fp, r3
    9d52:	9304      	str	r3, [sp, #16]
    9d54:	d206      	bcs.n	9d64 <__multiply+0x54>
    9d56:	9904      	ldr	r1, [sp, #16]
    9d58:	465b      	mov	r3, fp
    9d5a:	2200      	movs	r2, #0
    9d5c:	f843 2b04 	str.w	r2, [r3], #4
    9d60:	4299      	cmp	r1, r3
    9d62:	d8fb      	bhi.n	9d5c <__multiply+0x4c>
    9d64:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    9d68:	f106 0914 	add.w	r9, r6, #20
    9d6c:	f108 0814 	add.w	r8, r8, #20
    9d70:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    9d74:	3514      	adds	r5, #20
    9d76:	45c1      	cmp	r9, r8
    9d78:	f8cd 8004 	str.w	r8, [sp, #4]
    9d7c:	f10c 0c14 	add.w	ip, ip, #20
    9d80:	9502      	str	r5, [sp, #8]
    9d82:	d24b      	bcs.n	9e1c <__multiply+0x10c>
    9d84:	f04f 0a00 	mov.w	sl, #0
    9d88:	9405      	str	r4, [sp, #20]
    9d8a:	f859 400a 	ldr.w	r4, [r9, sl]
    9d8e:	eb0a 080b 	add.w	r8, sl, fp
    9d92:	b2a0      	uxth	r0, r4
    9d94:	b1d8      	cbz	r0, 9dce <__multiply+0xbe>
    9d96:	9a02      	ldr	r2, [sp, #8]
    9d98:	4643      	mov	r3, r8
    9d9a:	2400      	movs	r4, #0
    9d9c:	f852 5b04 	ldr.w	r5, [r2], #4
    9da0:	6819      	ldr	r1, [r3, #0]
    9da2:	b2af      	uxth	r7, r5
    9da4:	0c2d      	lsrs	r5, r5, #16
    9da6:	b28e      	uxth	r6, r1
    9da8:	0c09      	lsrs	r1, r1, #16
    9daa:	fb00 6607 	mla	r6, r0, r7, r6
    9dae:	fb00 1105 	mla	r1, r0, r5, r1
    9db2:	1936      	adds	r6, r6, r4
    9db4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    9db8:	b2b6      	uxth	r6, r6
    9dba:	0c0c      	lsrs	r4, r1, #16
    9dbc:	4594      	cmp	ip, r2
    9dbe:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    9dc2:	f843 6b04 	str.w	r6, [r3], #4
    9dc6:	d8e9      	bhi.n	9d9c <__multiply+0x8c>
    9dc8:	601c      	str	r4, [r3, #0]
    9dca:	f859 400a 	ldr.w	r4, [r9, sl]
    9dce:	0c24      	lsrs	r4, r4, #16
    9dd0:	d01c      	beq.n	9e0c <__multiply+0xfc>
    9dd2:	f85b 200a 	ldr.w	r2, [fp, sl]
    9dd6:	4641      	mov	r1, r8
    9dd8:	9b02      	ldr	r3, [sp, #8]
    9dda:	2500      	movs	r5, #0
    9ddc:	4610      	mov	r0, r2
    9dde:	881e      	ldrh	r6, [r3, #0]
    9de0:	b297      	uxth	r7, r2
    9de2:	fb06 5504 	mla	r5, r6, r4, r5
    9de6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    9dea:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    9dee:	600f      	str	r7, [r1, #0]
    9df0:	f851 0f04 	ldr.w	r0, [r1, #4]!
    9df4:	f853 2b04 	ldr.w	r2, [r3], #4
    9df8:	b286      	uxth	r6, r0
    9dfa:	0c12      	lsrs	r2, r2, #16
    9dfc:	fb02 6204 	mla	r2, r2, r4, r6
    9e00:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    9e04:	0c15      	lsrs	r5, r2, #16
    9e06:	459c      	cmp	ip, r3
    9e08:	d8e9      	bhi.n	9dde <__multiply+0xce>
    9e0a:	600a      	str	r2, [r1, #0]
    9e0c:	f10a 0a04 	add.w	sl, sl, #4
    9e10:	9a01      	ldr	r2, [sp, #4]
    9e12:	eb0a 0309 	add.w	r3, sl, r9
    9e16:	429a      	cmp	r2, r3
    9e18:	d8b7      	bhi.n	9d8a <__multiply+0x7a>
    9e1a:	9c05      	ldr	r4, [sp, #20]
    9e1c:	2c00      	cmp	r4, #0
    9e1e:	dd0b      	ble.n	9e38 <__multiply+0x128>
    9e20:	9a04      	ldr	r2, [sp, #16]
    9e22:	f852 3c04 	ldr.w	r3, [r2, #-4]
    9e26:	b93b      	cbnz	r3, 9e38 <__multiply+0x128>
    9e28:	4613      	mov	r3, r2
    9e2a:	e003      	b.n	9e34 <__multiply+0x124>
    9e2c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9e30:	3b04      	subs	r3, #4
    9e32:	b90a      	cbnz	r2, 9e38 <__multiply+0x128>
    9e34:	3c01      	subs	r4, #1
    9e36:	d1f9      	bne.n	9e2c <__multiply+0x11c>
    9e38:	9b03      	ldr	r3, [sp, #12]
    9e3a:	4618      	mov	r0, r3
    9e3c:	611c      	str	r4, [r3, #16]
    9e3e:	b007      	add	sp, #28
    9e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00009e44 <__i2b>:
    9e44:	b510      	push	{r4, lr}
    9e46:	460c      	mov	r4, r1
    9e48:	2101      	movs	r1, #1
    9e4a:	f7ff fde9 	bl	9a20 <_Balloc>
    9e4e:	2201      	movs	r2, #1
    9e50:	6144      	str	r4, [r0, #20]
    9e52:	6102      	str	r2, [r0, #16]
    9e54:	bd10      	pop	{r4, pc}
    9e56:	bf00      	nop

00009e58 <__multadd>:
    9e58:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9e5c:	460d      	mov	r5, r1
    9e5e:	2100      	movs	r1, #0
    9e60:	4606      	mov	r6, r0
    9e62:	692c      	ldr	r4, [r5, #16]
    9e64:	b083      	sub	sp, #12
    9e66:	f105 0814 	add.w	r8, r5, #20
    9e6a:	4608      	mov	r0, r1
    9e6c:	f858 7001 	ldr.w	r7, [r8, r1]
    9e70:	3001      	adds	r0, #1
    9e72:	fa1f fa87 	uxth.w	sl, r7
    9e76:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    9e7a:	fb0a 3302 	mla	r3, sl, r2, r3
    9e7e:	fb0c fc02 	mul.w	ip, ip, r2
    9e82:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    9e86:	b29b      	uxth	r3, r3
    9e88:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    9e8c:	f848 3001 	str.w	r3, [r8, r1]
    9e90:	3104      	adds	r1, #4
    9e92:	4284      	cmp	r4, r0
    9e94:	ea4f 431c 	mov.w	r3, ip, lsr #16
    9e98:	dce8      	bgt.n	9e6c <__multadd+0x14>
    9e9a:	b13b      	cbz	r3, 9eac <__multadd+0x54>
    9e9c:	68aa      	ldr	r2, [r5, #8]
    9e9e:	4294      	cmp	r4, r2
    9ea0:	da08      	bge.n	9eb4 <__multadd+0x5c>
    9ea2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    9ea6:	3401      	adds	r4, #1
    9ea8:	612c      	str	r4, [r5, #16]
    9eaa:	6153      	str	r3, [r2, #20]
    9eac:	4628      	mov	r0, r5
    9eae:	b003      	add	sp, #12
    9eb0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    9eb4:	6869      	ldr	r1, [r5, #4]
    9eb6:	4630      	mov	r0, r6
    9eb8:	9301      	str	r3, [sp, #4]
    9eba:	3101      	adds	r1, #1
    9ebc:	f7ff fdb0 	bl	9a20 <_Balloc>
    9ec0:	692a      	ldr	r2, [r5, #16]
    9ec2:	f105 010c 	add.w	r1, r5, #12
    9ec6:	3202      	adds	r2, #2
    9ec8:	0092      	lsls	r2, r2, #2
    9eca:	4607      	mov	r7, r0
    9ecc:	300c      	adds	r0, #12
    9ece:	f7ff fadb 	bl	9488 <memcpy>
    9ed2:	4629      	mov	r1, r5
    9ed4:	4630      	mov	r0, r6
    9ed6:	463d      	mov	r5, r7
    9ed8:	f7ff fd86 	bl	99e8 <_Bfree>
    9edc:	9b01      	ldr	r3, [sp, #4]
    9ede:	e7e0      	b.n	9ea2 <__multadd+0x4a>

00009ee0 <__pow5mult>:
    9ee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9ee4:	4615      	mov	r5, r2
    9ee6:	f012 0203 	ands.w	r2, r2, #3
    9eea:	4604      	mov	r4, r0
    9eec:	4688      	mov	r8, r1
    9eee:	d12c      	bne.n	9f4a <__pow5mult+0x6a>
    9ef0:	10ad      	asrs	r5, r5, #2
    9ef2:	d01e      	beq.n	9f32 <__pow5mult+0x52>
    9ef4:	6a66      	ldr	r6, [r4, #36]	; 0x24
    9ef6:	2e00      	cmp	r6, #0
    9ef8:	d034      	beq.n	9f64 <__pow5mult+0x84>
    9efa:	68b7      	ldr	r7, [r6, #8]
    9efc:	2f00      	cmp	r7, #0
    9efe:	d03b      	beq.n	9f78 <__pow5mult+0x98>
    9f00:	f015 0f01 	tst.w	r5, #1
    9f04:	d108      	bne.n	9f18 <__pow5mult+0x38>
    9f06:	106d      	asrs	r5, r5, #1
    9f08:	d013      	beq.n	9f32 <__pow5mult+0x52>
    9f0a:	683e      	ldr	r6, [r7, #0]
    9f0c:	b1a6      	cbz	r6, 9f38 <__pow5mult+0x58>
    9f0e:	4630      	mov	r0, r6
    9f10:	4607      	mov	r7, r0
    9f12:	f015 0f01 	tst.w	r5, #1
    9f16:	d0f6      	beq.n	9f06 <__pow5mult+0x26>
    9f18:	4641      	mov	r1, r8
    9f1a:	463a      	mov	r2, r7
    9f1c:	4620      	mov	r0, r4
    9f1e:	f7ff fef7 	bl	9d10 <__multiply>
    9f22:	4641      	mov	r1, r8
    9f24:	4606      	mov	r6, r0
    9f26:	4620      	mov	r0, r4
    9f28:	f7ff fd5e 	bl	99e8 <_Bfree>
    9f2c:	106d      	asrs	r5, r5, #1
    9f2e:	46b0      	mov	r8, r6
    9f30:	d1eb      	bne.n	9f0a <__pow5mult+0x2a>
    9f32:	4640      	mov	r0, r8
    9f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9f38:	4639      	mov	r1, r7
    9f3a:	463a      	mov	r2, r7
    9f3c:	4620      	mov	r0, r4
    9f3e:	f7ff fee7 	bl	9d10 <__multiply>
    9f42:	6038      	str	r0, [r7, #0]
    9f44:	4607      	mov	r7, r0
    9f46:	6006      	str	r6, [r0, #0]
    9f48:	e7e3      	b.n	9f12 <__pow5mult+0x32>
    9f4a:	f64b 3c30 	movw	ip, #47920	; 0xbb30
    9f4e:	2300      	movs	r3, #0
    9f50:	f2c0 0c00 	movt	ip, #0
    9f54:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    9f58:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    9f5c:	f7ff ff7c 	bl	9e58 <__multadd>
    9f60:	4680      	mov	r8, r0
    9f62:	e7c5      	b.n	9ef0 <__pow5mult+0x10>
    9f64:	2010      	movs	r0, #16
    9f66:	f7fb fc5d 	bl	5824 <malloc>
    9f6a:	2300      	movs	r3, #0
    9f6c:	4606      	mov	r6, r0
    9f6e:	6260      	str	r0, [r4, #36]	; 0x24
    9f70:	60c3      	str	r3, [r0, #12]
    9f72:	6043      	str	r3, [r0, #4]
    9f74:	6083      	str	r3, [r0, #8]
    9f76:	6003      	str	r3, [r0, #0]
    9f78:	4620      	mov	r0, r4
    9f7a:	f240 2171 	movw	r1, #625	; 0x271
    9f7e:	f7ff ff61 	bl	9e44 <__i2b>
    9f82:	2300      	movs	r3, #0
    9f84:	60b0      	str	r0, [r6, #8]
    9f86:	4607      	mov	r7, r0
    9f88:	6003      	str	r3, [r0, #0]
    9f8a:	e7b9      	b.n	9f00 <__pow5mult+0x20>

00009f8c <__s2b>:
    9f8c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    9f90:	461e      	mov	r6, r3
    9f92:	f648 6339 	movw	r3, #36409	; 0x8e39
    9f96:	f106 0c08 	add.w	ip, r6, #8
    9f9a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    9f9e:	4688      	mov	r8, r1
    9fa0:	4605      	mov	r5, r0
    9fa2:	4617      	mov	r7, r2
    9fa4:	fb83 130c 	smull	r1, r3, r3, ip
    9fa8:	ea4f 7cec 	mov.w	ip, ip, asr #31
    9fac:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    9fb0:	f1bc 0f01 	cmp.w	ip, #1
    9fb4:	dd35      	ble.n	a022 <__s2b+0x96>
    9fb6:	2100      	movs	r1, #0
    9fb8:	2201      	movs	r2, #1
    9fba:	0052      	lsls	r2, r2, #1
    9fbc:	3101      	adds	r1, #1
    9fbe:	4594      	cmp	ip, r2
    9fc0:	dcfb      	bgt.n	9fba <__s2b+0x2e>
    9fc2:	4628      	mov	r0, r5
    9fc4:	f7ff fd2c 	bl	9a20 <_Balloc>
    9fc8:	9b08      	ldr	r3, [sp, #32]
    9fca:	6143      	str	r3, [r0, #20]
    9fcc:	2301      	movs	r3, #1
    9fce:	2f09      	cmp	r7, #9
    9fd0:	6103      	str	r3, [r0, #16]
    9fd2:	dd22      	ble.n	a01a <__s2b+0x8e>
    9fd4:	f108 0a09 	add.w	sl, r8, #9
    9fd8:	2409      	movs	r4, #9
    9fda:	f818 3004 	ldrb.w	r3, [r8, r4]
    9fde:	4601      	mov	r1, r0
    9fe0:	220a      	movs	r2, #10
    9fe2:	3401      	adds	r4, #1
    9fe4:	3b30      	subs	r3, #48	; 0x30
    9fe6:	4628      	mov	r0, r5
    9fe8:	f7ff ff36 	bl	9e58 <__multadd>
    9fec:	42a7      	cmp	r7, r4
    9fee:	dcf4      	bgt.n	9fda <__s2b+0x4e>
    9ff0:	eb0a 0807 	add.w	r8, sl, r7
    9ff4:	f1a8 0808 	sub.w	r8, r8, #8
    9ff8:	42be      	cmp	r6, r7
    9ffa:	dd0c      	ble.n	a016 <__s2b+0x8a>
    9ffc:	2400      	movs	r4, #0
    9ffe:	f818 3004 	ldrb.w	r3, [r8, r4]
    a002:	4601      	mov	r1, r0
    a004:	3401      	adds	r4, #1
    a006:	220a      	movs	r2, #10
    a008:	3b30      	subs	r3, #48	; 0x30
    a00a:	4628      	mov	r0, r5
    a00c:	f7ff ff24 	bl	9e58 <__multadd>
    a010:	19e3      	adds	r3, r4, r7
    a012:	429e      	cmp	r6, r3
    a014:	dcf3      	bgt.n	9ffe <__s2b+0x72>
    a016:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a01a:	f108 080a 	add.w	r8, r8, #10
    a01e:	2709      	movs	r7, #9
    a020:	e7ea      	b.n	9ff8 <__s2b+0x6c>
    a022:	2100      	movs	r1, #0
    a024:	e7cd      	b.n	9fc2 <__s2b+0x36>
    a026:	bf00      	nop

0000a028 <_realloc_r>:
    a028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a02c:	4691      	mov	r9, r2
    a02e:	b083      	sub	sp, #12
    a030:	4607      	mov	r7, r0
    a032:	460e      	mov	r6, r1
    a034:	2900      	cmp	r1, #0
    a036:	f000 813a 	beq.w	a2ae <_realloc_r+0x286>
    a03a:	f1a1 0808 	sub.w	r8, r1, #8
    a03e:	f109 040b 	add.w	r4, r9, #11
    a042:	f7fb ff33 	bl	5eac <__malloc_lock>
    a046:	2c16      	cmp	r4, #22
    a048:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a04c:	460b      	mov	r3, r1
    a04e:	f200 80a0 	bhi.w	a192 <_realloc_r+0x16a>
    a052:	2210      	movs	r2, #16
    a054:	2500      	movs	r5, #0
    a056:	4614      	mov	r4, r2
    a058:	454c      	cmp	r4, r9
    a05a:	bf38      	it	cc
    a05c:	f045 0501 	orrcc.w	r5, r5, #1
    a060:	2d00      	cmp	r5, #0
    a062:	f040 812a 	bne.w	a2ba <_realloc_r+0x292>
    a066:	f021 0a03 	bic.w	sl, r1, #3
    a06a:	4592      	cmp	sl, r2
    a06c:	bfa2      	ittt	ge
    a06e:	4640      	movge	r0, r8
    a070:	4655      	movge	r5, sl
    a072:	f108 0808 	addge.w	r8, r8, #8
    a076:	da75      	bge.n	a164 <_realloc_r+0x13c>
    a078:	f240 1318 	movw	r3, #280	; 0x118
    a07c:	eb08 000a 	add.w	r0, r8, sl
    a080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a084:	f8d3 e008 	ldr.w	lr, [r3, #8]
    a088:	4586      	cmp	lr, r0
    a08a:	f000 811a 	beq.w	a2c2 <_realloc_r+0x29a>
    a08e:	f8d0 c004 	ldr.w	ip, [r0, #4]
    a092:	f02c 0b01 	bic.w	fp, ip, #1
    a096:	4483      	add	fp, r0
    a098:	f8db b004 	ldr.w	fp, [fp, #4]
    a09c:	f01b 0f01 	tst.w	fp, #1
    a0a0:	d07c      	beq.n	a19c <_realloc_r+0x174>
    a0a2:	46ac      	mov	ip, r5
    a0a4:	4628      	mov	r0, r5
    a0a6:	f011 0f01 	tst.w	r1, #1
    a0aa:	f040 809b 	bne.w	a1e4 <_realloc_r+0x1bc>
    a0ae:	f856 1c08 	ldr.w	r1, [r6, #-8]
    a0b2:	ebc1 0b08 	rsb	fp, r1, r8
    a0b6:	f8db 5004 	ldr.w	r5, [fp, #4]
    a0ba:	f025 0503 	bic.w	r5, r5, #3
    a0be:	2800      	cmp	r0, #0
    a0c0:	f000 80dd 	beq.w	a27e <_realloc_r+0x256>
    a0c4:	4570      	cmp	r0, lr
    a0c6:	f000 811f 	beq.w	a308 <_realloc_r+0x2e0>
    a0ca:	eb05 030a 	add.w	r3, r5, sl
    a0ce:	eb0c 0503 	add.w	r5, ip, r3
    a0d2:	4295      	cmp	r5, r2
    a0d4:	bfb8      	it	lt
    a0d6:	461d      	movlt	r5, r3
    a0d8:	f2c0 80d2 	blt.w	a280 <_realloc_r+0x258>
    a0dc:	6881      	ldr	r1, [r0, #8]
    a0de:	465b      	mov	r3, fp
    a0e0:	68c0      	ldr	r0, [r0, #12]
    a0e2:	f1aa 0204 	sub.w	r2, sl, #4
    a0e6:	2a24      	cmp	r2, #36	; 0x24
    a0e8:	6081      	str	r1, [r0, #8]
    a0ea:	60c8      	str	r0, [r1, #12]
    a0ec:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a0f0:	f8db 000c 	ldr.w	r0, [fp, #12]
    a0f4:	6081      	str	r1, [r0, #8]
    a0f6:	60c8      	str	r0, [r1, #12]
    a0f8:	f200 80d0 	bhi.w	a29c <_realloc_r+0x274>
    a0fc:	2a13      	cmp	r2, #19
    a0fe:	469c      	mov	ip, r3
    a100:	d921      	bls.n	a146 <_realloc_r+0x11e>
    a102:	4631      	mov	r1, r6
    a104:	f10b 0c10 	add.w	ip, fp, #16
    a108:	f851 0b04 	ldr.w	r0, [r1], #4
    a10c:	f8cb 0008 	str.w	r0, [fp, #8]
    a110:	6870      	ldr	r0, [r6, #4]
    a112:	1d0e      	adds	r6, r1, #4
    a114:	2a1b      	cmp	r2, #27
    a116:	f8cb 000c 	str.w	r0, [fp, #12]
    a11a:	d914      	bls.n	a146 <_realloc_r+0x11e>
    a11c:	6848      	ldr	r0, [r1, #4]
    a11e:	1d31      	adds	r1, r6, #4
    a120:	f10b 0c18 	add.w	ip, fp, #24
    a124:	f8cb 0010 	str.w	r0, [fp, #16]
    a128:	6870      	ldr	r0, [r6, #4]
    a12a:	1d0e      	adds	r6, r1, #4
    a12c:	2a24      	cmp	r2, #36	; 0x24
    a12e:	f8cb 0014 	str.w	r0, [fp, #20]
    a132:	d108      	bne.n	a146 <_realloc_r+0x11e>
    a134:	684a      	ldr	r2, [r1, #4]
    a136:	f10b 0c20 	add.w	ip, fp, #32
    a13a:	f8cb 2018 	str.w	r2, [fp, #24]
    a13e:	6872      	ldr	r2, [r6, #4]
    a140:	3608      	adds	r6, #8
    a142:	f8cb 201c 	str.w	r2, [fp, #28]
    a146:	4631      	mov	r1, r6
    a148:	4698      	mov	r8, r3
    a14a:	4662      	mov	r2, ip
    a14c:	4658      	mov	r0, fp
    a14e:	f851 3b04 	ldr.w	r3, [r1], #4
    a152:	f842 3b04 	str.w	r3, [r2], #4
    a156:	6873      	ldr	r3, [r6, #4]
    a158:	f8cc 3004 	str.w	r3, [ip, #4]
    a15c:	684b      	ldr	r3, [r1, #4]
    a15e:	6053      	str	r3, [r2, #4]
    a160:	f8db 3004 	ldr.w	r3, [fp, #4]
    a164:	ebc4 0c05 	rsb	ip, r4, r5
    a168:	f1bc 0f0f 	cmp.w	ip, #15
    a16c:	d826      	bhi.n	a1bc <_realloc_r+0x194>
    a16e:	1942      	adds	r2, r0, r5
    a170:	f003 0301 	and.w	r3, r3, #1
    a174:	ea43 0505 	orr.w	r5, r3, r5
    a178:	6045      	str	r5, [r0, #4]
    a17a:	6853      	ldr	r3, [r2, #4]
    a17c:	f043 0301 	orr.w	r3, r3, #1
    a180:	6053      	str	r3, [r2, #4]
    a182:	4638      	mov	r0, r7
    a184:	4645      	mov	r5, r8
    a186:	f7fb fe93 	bl	5eb0 <__malloc_unlock>
    a18a:	4628      	mov	r0, r5
    a18c:	b003      	add	sp, #12
    a18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a192:	f024 0407 	bic.w	r4, r4, #7
    a196:	4622      	mov	r2, r4
    a198:	0fe5      	lsrs	r5, r4, #31
    a19a:	e75d      	b.n	a058 <_realloc_r+0x30>
    a19c:	f02c 0c03 	bic.w	ip, ip, #3
    a1a0:	eb0c 050a 	add.w	r5, ip, sl
    a1a4:	4295      	cmp	r5, r2
    a1a6:	f6ff af7e 	blt.w	a0a6 <_realloc_r+0x7e>
    a1aa:	6882      	ldr	r2, [r0, #8]
    a1ac:	460b      	mov	r3, r1
    a1ae:	68c1      	ldr	r1, [r0, #12]
    a1b0:	4640      	mov	r0, r8
    a1b2:	f108 0808 	add.w	r8, r8, #8
    a1b6:	608a      	str	r2, [r1, #8]
    a1b8:	60d1      	str	r1, [r2, #12]
    a1ba:	e7d3      	b.n	a164 <_realloc_r+0x13c>
    a1bc:	1901      	adds	r1, r0, r4
    a1be:	f003 0301 	and.w	r3, r3, #1
    a1c2:	eb01 020c 	add.w	r2, r1, ip
    a1c6:	ea43 0404 	orr.w	r4, r3, r4
    a1ca:	f04c 0301 	orr.w	r3, ip, #1
    a1ce:	6044      	str	r4, [r0, #4]
    a1d0:	604b      	str	r3, [r1, #4]
    a1d2:	4638      	mov	r0, r7
    a1d4:	6853      	ldr	r3, [r2, #4]
    a1d6:	3108      	adds	r1, #8
    a1d8:	f043 0301 	orr.w	r3, r3, #1
    a1dc:	6053      	str	r3, [r2, #4]
    a1de:	f7fe fda7 	bl	8d30 <_free_r>
    a1e2:	e7ce      	b.n	a182 <_realloc_r+0x15a>
    a1e4:	4649      	mov	r1, r9
    a1e6:	4638      	mov	r0, r7
    a1e8:	f7fb fb24 	bl	5834 <_malloc_r>
    a1ec:	4605      	mov	r5, r0
    a1ee:	2800      	cmp	r0, #0
    a1f0:	d041      	beq.n	a276 <_realloc_r+0x24e>
    a1f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
    a1f6:	f1a0 0208 	sub.w	r2, r0, #8
    a1fa:	f023 0101 	bic.w	r1, r3, #1
    a1fe:	4441      	add	r1, r8
    a200:	428a      	cmp	r2, r1
    a202:	f000 80d7 	beq.w	a3b4 <_realloc_r+0x38c>
    a206:	f1aa 0204 	sub.w	r2, sl, #4
    a20a:	4631      	mov	r1, r6
    a20c:	2a24      	cmp	r2, #36	; 0x24
    a20e:	d878      	bhi.n	a302 <_realloc_r+0x2da>
    a210:	2a13      	cmp	r2, #19
    a212:	4603      	mov	r3, r0
    a214:	d921      	bls.n	a25a <_realloc_r+0x232>
    a216:	4634      	mov	r4, r6
    a218:	f854 3b04 	ldr.w	r3, [r4], #4
    a21c:	1d21      	adds	r1, r4, #4
    a21e:	f840 3b04 	str.w	r3, [r0], #4
    a222:	1d03      	adds	r3, r0, #4
    a224:	f8d6 c004 	ldr.w	ip, [r6, #4]
    a228:	2a1b      	cmp	r2, #27
    a22a:	f8c5 c004 	str.w	ip, [r5, #4]
    a22e:	d914      	bls.n	a25a <_realloc_r+0x232>
    a230:	f8d4 e004 	ldr.w	lr, [r4, #4]
    a234:	1d1c      	adds	r4, r3, #4
    a236:	f101 0c04 	add.w	ip, r1, #4
    a23a:	f8c0 e004 	str.w	lr, [r0, #4]
    a23e:	6848      	ldr	r0, [r1, #4]
    a240:	f10c 0104 	add.w	r1, ip, #4
    a244:	6058      	str	r0, [r3, #4]
    a246:	1d23      	adds	r3, r4, #4
    a248:	2a24      	cmp	r2, #36	; 0x24
    a24a:	d106      	bne.n	a25a <_realloc_r+0x232>
    a24c:	f8dc 2004 	ldr.w	r2, [ip, #4]
    a250:	6062      	str	r2, [r4, #4]
    a252:	684a      	ldr	r2, [r1, #4]
    a254:	3108      	adds	r1, #8
    a256:	605a      	str	r2, [r3, #4]
    a258:	3308      	adds	r3, #8
    a25a:	4608      	mov	r0, r1
    a25c:	461a      	mov	r2, r3
    a25e:	f850 4b04 	ldr.w	r4, [r0], #4
    a262:	f842 4b04 	str.w	r4, [r2], #4
    a266:	6849      	ldr	r1, [r1, #4]
    a268:	6059      	str	r1, [r3, #4]
    a26a:	6843      	ldr	r3, [r0, #4]
    a26c:	6053      	str	r3, [r2, #4]
    a26e:	4631      	mov	r1, r6
    a270:	4638      	mov	r0, r7
    a272:	f7fe fd5d 	bl	8d30 <_free_r>
    a276:	4638      	mov	r0, r7
    a278:	f7fb fe1a 	bl	5eb0 <__malloc_unlock>
    a27c:	e785      	b.n	a18a <_realloc_r+0x162>
    a27e:	4455      	add	r5, sl
    a280:	4295      	cmp	r5, r2
    a282:	dbaf      	blt.n	a1e4 <_realloc_r+0x1bc>
    a284:	465b      	mov	r3, fp
    a286:	f8db 000c 	ldr.w	r0, [fp, #12]
    a28a:	f1aa 0204 	sub.w	r2, sl, #4
    a28e:	f853 1f08 	ldr.w	r1, [r3, #8]!
    a292:	2a24      	cmp	r2, #36	; 0x24
    a294:	6081      	str	r1, [r0, #8]
    a296:	60c8      	str	r0, [r1, #12]
    a298:	f67f af30 	bls.w	a0fc <_realloc_r+0xd4>
    a29c:	4618      	mov	r0, r3
    a29e:	4631      	mov	r1, r6
    a2a0:	4698      	mov	r8, r3
    a2a2:	f7ff f9b9 	bl	9618 <memmove>
    a2a6:	4658      	mov	r0, fp
    a2a8:	f8db 3004 	ldr.w	r3, [fp, #4]
    a2ac:	e75a      	b.n	a164 <_realloc_r+0x13c>
    a2ae:	4611      	mov	r1, r2
    a2b0:	b003      	add	sp, #12
    a2b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a2b6:	f7fb babd 	b.w	5834 <_malloc_r>
    a2ba:	230c      	movs	r3, #12
    a2bc:	2500      	movs	r5, #0
    a2be:	603b      	str	r3, [r7, #0]
    a2c0:	e763      	b.n	a18a <_realloc_r+0x162>
    a2c2:	f8de 5004 	ldr.w	r5, [lr, #4]
    a2c6:	f104 0b10 	add.w	fp, r4, #16
    a2ca:	f025 0c03 	bic.w	ip, r5, #3
    a2ce:	eb0c 000a 	add.w	r0, ip, sl
    a2d2:	4558      	cmp	r0, fp
    a2d4:	bfb8      	it	lt
    a2d6:	4670      	movlt	r0, lr
    a2d8:	f6ff aee5 	blt.w	a0a6 <_realloc_r+0x7e>
    a2dc:	eb08 0204 	add.w	r2, r8, r4
    a2e0:	1b01      	subs	r1, r0, r4
    a2e2:	f041 0101 	orr.w	r1, r1, #1
    a2e6:	609a      	str	r2, [r3, #8]
    a2e8:	6051      	str	r1, [r2, #4]
    a2ea:	4638      	mov	r0, r7
    a2ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
    a2f0:	4635      	mov	r5, r6
    a2f2:	f001 0301 	and.w	r3, r1, #1
    a2f6:	431c      	orrs	r4, r3
    a2f8:	f8c8 4004 	str.w	r4, [r8, #4]
    a2fc:	f7fb fdd8 	bl	5eb0 <__malloc_unlock>
    a300:	e743      	b.n	a18a <_realloc_r+0x162>
    a302:	f7ff f989 	bl	9618 <memmove>
    a306:	e7b2      	b.n	a26e <_realloc_r+0x246>
    a308:	4455      	add	r5, sl
    a30a:	f104 0110 	add.w	r1, r4, #16
    a30e:	44ac      	add	ip, r5
    a310:	458c      	cmp	ip, r1
    a312:	dbb5      	blt.n	a280 <_realloc_r+0x258>
    a314:	465d      	mov	r5, fp
    a316:	f8db 000c 	ldr.w	r0, [fp, #12]
    a31a:	f1aa 0204 	sub.w	r2, sl, #4
    a31e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    a322:	2a24      	cmp	r2, #36	; 0x24
    a324:	6081      	str	r1, [r0, #8]
    a326:	60c8      	str	r0, [r1, #12]
    a328:	d84c      	bhi.n	a3c4 <_realloc_r+0x39c>
    a32a:	2a13      	cmp	r2, #19
    a32c:	4628      	mov	r0, r5
    a32e:	d924      	bls.n	a37a <_realloc_r+0x352>
    a330:	4631      	mov	r1, r6
    a332:	f10b 0010 	add.w	r0, fp, #16
    a336:	f851 eb04 	ldr.w	lr, [r1], #4
    a33a:	f8cb e008 	str.w	lr, [fp, #8]
    a33e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a342:	1d0e      	adds	r6, r1, #4
    a344:	2a1b      	cmp	r2, #27
    a346:	f8cb e00c 	str.w	lr, [fp, #12]
    a34a:	d916      	bls.n	a37a <_realloc_r+0x352>
    a34c:	f8d1 e004 	ldr.w	lr, [r1, #4]
    a350:	1d31      	adds	r1, r6, #4
    a352:	f10b 0018 	add.w	r0, fp, #24
    a356:	f8cb e010 	str.w	lr, [fp, #16]
    a35a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    a35e:	1d0e      	adds	r6, r1, #4
    a360:	2a24      	cmp	r2, #36	; 0x24
    a362:	f8cb e014 	str.w	lr, [fp, #20]
    a366:	d108      	bne.n	a37a <_realloc_r+0x352>
    a368:	684a      	ldr	r2, [r1, #4]
    a36a:	f10b 0020 	add.w	r0, fp, #32
    a36e:	f8cb 2018 	str.w	r2, [fp, #24]
    a372:	6872      	ldr	r2, [r6, #4]
    a374:	3608      	adds	r6, #8
    a376:	f8cb 201c 	str.w	r2, [fp, #28]
    a37a:	4631      	mov	r1, r6
    a37c:	4602      	mov	r2, r0
    a37e:	f851 eb04 	ldr.w	lr, [r1], #4
    a382:	f842 eb04 	str.w	lr, [r2], #4
    a386:	6876      	ldr	r6, [r6, #4]
    a388:	6046      	str	r6, [r0, #4]
    a38a:	6849      	ldr	r1, [r1, #4]
    a38c:	6051      	str	r1, [r2, #4]
    a38e:	eb0b 0204 	add.w	r2, fp, r4
    a392:	ebc4 010c 	rsb	r1, r4, ip
    a396:	f041 0101 	orr.w	r1, r1, #1
    a39a:	609a      	str	r2, [r3, #8]
    a39c:	6051      	str	r1, [r2, #4]
    a39e:	4638      	mov	r0, r7
    a3a0:	f8db 1004 	ldr.w	r1, [fp, #4]
    a3a4:	f001 0301 	and.w	r3, r1, #1
    a3a8:	431c      	orrs	r4, r3
    a3aa:	f8cb 4004 	str.w	r4, [fp, #4]
    a3ae:	f7fb fd7f 	bl	5eb0 <__malloc_unlock>
    a3b2:	e6ea      	b.n	a18a <_realloc_r+0x162>
    a3b4:	6855      	ldr	r5, [r2, #4]
    a3b6:	4640      	mov	r0, r8
    a3b8:	f108 0808 	add.w	r8, r8, #8
    a3bc:	f025 0503 	bic.w	r5, r5, #3
    a3c0:	4455      	add	r5, sl
    a3c2:	e6cf      	b.n	a164 <_realloc_r+0x13c>
    a3c4:	4631      	mov	r1, r6
    a3c6:	4628      	mov	r0, r5
    a3c8:	9300      	str	r3, [sp, #0]
    a3ca:	f8cd c004 	str.w	ip, [sp, #4]
    a3ce:	f7ff f923 	bl	9618 <memmove>
    a3d2:	f8dd c004 	ldr.w	ip, [sp, #4]
    a3d6:	9b00      	ldr	r3, [sp, #0]
    a3d8:	e7d9      	b.n	a38e <_realloc_r+0x366>
    a3da:	bf00      	nop

0000a3dc <__isinfd>:
    a3dc:	4602      	mov	r2, r0
    a3de:	4240      	negs	r0, r0
    a3e0:	ea40 0302 	orr.w	r3, r0, r2
    a3e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a3e8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    a3ec:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    a3f0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    a3f4:	4258      	negs	r0, r3
    a3f6:	ea40 0303 	orr.w	r3, r0, r3
    a3fa:	17d8      	asrs	r0, r3, #31
    a3fc:	3001      	adds	r0, #1
    a3fe:	4770      	bx	lr

0000a400 <__isnand>:
    a400:	4602      	mov	r2, r0
    a402:	4240      	negs	r0, r0
    a404:	4310      	orrs	r0, r2
    a406:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    a40a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    a40e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    a412:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    a416:	0fc0      	lsrs	r0, r0, #31
    a418:	4770      	bx	lr
    a41a:	bf00      	nop

0000a41c <__sclose>:
    a41c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a420:	f000 b990 	b.w	a744 <_close_r>

0000a424 <__sseek>:
    a424:	b510      	push	{r4, lr}
    a426:	460c      	mov	r4, r1
    a428:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a42c:	f000 fa2e 	bl	a88c <_lseek_r>
    a430:	89a3      	ldrh	r3, [r4, #12]
    a432:	f1b0 3fff 	cmp.w	r0, #4294967295
    a436:	bf15      	itete	ne
    a438:	6560      	strne	r0, [r4, #84]	; 0x54
    a43a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    a43e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    a442:	81a3      	strheq	r3, [r4, #12]
    a444:	bf18      	it	ne
    a446:	81a3      	strhne	r3, [r4, #12]
    a448:	bd10      	pop	{r4, pc}
    a44a:	bf00      	nop

0000a44c <__swrite>:
    a44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a450:	461d      	mov	r5, r3
    a452:	898b      	ldrh	r3, [r1, #12]
    a454:	460c      	mov	r4, r1
    a456:	4616      	mov	r6, r2
    a458:	4607      	mov	r7, r0
    a45a:	f413 7f80 	tst.w	r3, #256	; 0x100
    a45e:	d006      	beq.n	a46e <__swrite+0x22>
    a460:	2302      	movs	r3, #2
    a462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a466:	2200      	movs	r2, #0
    a468:	f000 fa10 	bl	a88c <_lseek_r>
    a46c:	89a3      	ldrh	r3, [r4, #12]
    a46e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a472:	4638      	mov	r0, r7
    a474:	81a3      	strh	r3, [r4, #12]
    a476:	4632      	mov	r2, r6
    a478:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    a47c:	462b      	mov	r3, r5
    a47e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    a482:	f7f7 bc79 	b.w	1d78 <_write_r>
    a486:	bf00      	nop

0000a488 <__sread>:
    a488:	b510      	push	{r4, lr}
    a48a:	460c      	mov	r4, r1
    a48c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a490:	f000 fa12 	bl	a8b8 <_read_r>
    a494:	2800      	cmp	r0, #0
    a496:	db03      	blt.n	a4a0 <__sread+0x18>
    a498:	6d63      	ldr	r3, [r4, #84]	; 0x54
    a49a:	181b      	adds	r3, r3, r0
    a49c:	6563      	str	r3, [r4, #84]	; 0x54
    a49e:	bd10      	pop	{r4, pc}
    a4a0:	89a3      	ldrh	r3, [r4, #12]
    a4a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    a4a6:	81a3      	strh	r3, [r4, #12]
    a4a8:	bd10      	pop	{r4, pc}
    a4aa:	bf00      	nop

0000a4ac <strcmp>:
    a4ac:	ea80 0201 	eor.w	r2, r0, r1
    a4b0:	f012 0f03 	tst.w	r2, #3
    a4b4:	d13a      	bne.n	a52c <strcmp_unaligned>
    a4b6:	f010 0203 	ands.w	r2, r0, #3
    a4ba:	f020 0003 	bic.w	r0, r0, #3
    a4be:	f021 0103 	bic.w	r1, r1, #3
    a4c2:	f850 cb04 	ldr.w	ip, [r0], #4
    a4c6:	bf08      	it	eq
    a4c8:	f851 3b04 	ldreq.w	r3, [r1], #4
    a4cc:	d00d      	beq.n	a4ea <strcmp+0x3e>
    a4ce:	f082 0203 	eor.w	r2, r2, #3
    a4d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    a4d6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    a4da:	fa23 f202 	lsr.w	r2, r3, r2
    a4de:	f851 3b04 	ldr.w	r3, [r1], #4
    a4e2:	ea4c 0c02 	orr.w	ip, ip, r2
    a4e6:	ea43 0302 	orr.w	r3, r3, r2
    a4ea:	bf00      	nop
    a4ec:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    a4f0:	459c      	cmp	ip, r3
    a4f2:	bf01      	itttt	eq
    a4f4:	ea22 020c 	biceq.w	r2, r2, ip
    a4f8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    a4fc:	f850 cb04 	ldreq.w	ip, [r0], #4
    a500:	f851 3b04 	ldreq.w	r3, [r1], #4
    a504:	d0f2      	beq.n	a4ec <strcmp+0x40>
    a506:	ea4f 600c 	mov.w	r0, ip, lsl #24
    a50a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    a50e:	2801      	cmp	r0, #1
    a510:	bf28      	it	cs
    a512:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    a516:	bf08      	it	eq
    a518:	0a1b      	lsreq	r3, r3, #8
    a51a:	d0f4      	beq.n	a506 <strcmp+0x5a>
    a51c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    a520:	ea4f 6010 	mov.w	r0, r0, lsr #24
    a524:	eba0 0003 	sub.w	r0, r0, r3
    a528:	4770      	bx	lr
    a52a:	bf00      	nop

0000a52c <strcmp_unaligned>:
    a52c:	f010 0f03 	tst.w	r0, #3
    a530:	d00a      	beq.n	a548 <strcmp_unaligned+0x1c>
    a532:	f810 2b01 	ldrb.w	r2, [r0], #1
    a536:	f811 3b01 	ldrb.w	r3, [r1], #1
    a53a:	2a01      	cmp	r2, #1
    a53c:	bf28      	it	cs
    a53e:	429a      	cmpcs	r2, r3
    a540:	d0f4      	beq.n	a52c <strcmp_unaligned>
    a542:	eba2 0003 	sub.w	r0, r2, r3
    a546:	4770      	bx	lr
    a548:	f84d 5d04 	str.w	r5, [sp, #-4]!
    a54c:	f84d 4d04 	str.w	r4, [sp, #-4]!
    a550:	f04f 0201 	mov.w	r2, #1
    a554:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    a558:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    a55c:	f001 0c03 	and.w	ip, r1, #3
    a560:	f021 0103 	bic.w	r1, r1, #3
    a564:	f850 4b04 	ldr.w	r4, [r0], #4
    a568:	f851 5b04 	ldr.w	r5, [r1], #4
    a56c:	f1bc 0f02 	cmp.w	ip, #2
    a570:	d026      	beq.n	a5c0 <strcmp_unaligned+0x94>
    a572:	d84b      	bhi.n	a60c <strcmp_unaligned+0xe0>
    a574:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    a578:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    a57c:	eba4 0302 	sub.w	r3, r4, r2
    a580:	ea23 0304 	bic.w	r3, r3, r4
    a584:	d10d      	bne.n	a5a2 <strcmp_unaligned+0x76>
    a586:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    a58a:	bf08      	it	eq
    a58c:	f851 5b04 	ldreq.w	r5, [r1], #4
    a590:	d10a      	bne.n	a5a8 <strcmp_unaligned+0x7c>
    a592:	ea8c 0c04 	eor.w	ip, ip, r4
    a596:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    a59a:	d10c      	bne.n	a5b6 <strcmp_unaligned+0x8a>
    a59c:	f850 4b04 	ldr.w	r4, [r0], #4
    a5a0:	e7e8      	b.n	a574 <strcmp_unaligned+0x48>
    a5a2:	ea4f 2515 	mov.w	r5, r5, lsr #8
    a5a6:	e05c      	b.n	a662 <strcmp_unaligned+0x136>
    a5a8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    a5ac:	d152      	bne.n	a654 <strcmp_unaligned+0x128>
    a5ae:	780d      	ldrb	r5, [r1, #0]
    a5b0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    a5b4:	e055      	b.n	a662 <strcmp_unaligned+0x136>
    a5b6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    a5ba:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    a5be:	e050      	b.n	a662 <strcmp_unaligned+0x136>
    a5c0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    a5c4:	eba4 0302 	sub.w	r3, r4, r2
    a5c8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    a5cc:	ea23 0304 	bic.w	r3, r3, r4
    a5d0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    a5d4:	d117      	bne.n	a606 <strcmp_unaligned+0xda>
    a5d6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    a5da:	bf08      	it	eq
    a5dc:	f851 5b04 	ldreq.w	r5, [r1], #4
    a5e0:	d107      	bne.n	a5f2 <strcmp_unaligned+0xc6>
    a5e2:	ea8c 0c04 	eor.w	ip, ip, r4
    a5e6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    a5ea:	d108      	bne.n	a5fe <strcmp_unaligned+0xd2>
    a5ec:	f850 4b04 	ldr.w	r4, [r0], #4
    a5f0:	e7e6      	b.n	a5c0 <strcmp_unaligned+0x94>
    a5f2:	041b      	lsls	r3, r3, #16
    a5f4:	d12e      	bne.n	a654 <strcmp_unaligned+0x128>
    a5f6:	880d      	ldrh	r5, [r1, #0]
    a5f8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    a5fc:	e031      	b.n	a662 <strcmp_unaligned+0x136>
    a5fe:	ea4f 4505 	mov.w	r5, r5, lsl #16
    a602:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    a606:	ea4f 4515 	mov.w	r5, r5, lsr #16
    a60a:	e02a      	b.n	a662 <strcmp_unaligned+0x136>
    a60c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    a610:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    a614:	eba4 0302 	sub.w	r3, r4, r2
    a618:	ea23 0304 	bic.w	r3, r3, r4
    a61c:	d10d      	bne.n	a63a <strcmp_unaligned+0x10e>
    a61e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    a622:	bf08      	it	eq
    a624:	f851 5b04 	ldreq.w	r5, [r1], #4
    a628:	d10a      	bne.n	a640 <strcmp_unaligned+0x114>
    a62a:	ea8c 0c04 	eor.w	ip, ip, r4
    a62e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    a632:	d10a      	bne.n	a64a <strcmp_unaligned+0x11e>
    a634:	f850 4b04 	ldr.w	r4, [r0], #4
    a638:	e7e8      	b.n	a60c <strcmp_unaligned+0xe0>
    a63a:	ea4f 6515 	mov.w	r5, r5, lsr #24
    a63e:	e010      	b.n	a662 <strcmp_unaligned+0x136>
    a640:	f014 0fff 	tst.w	r4, #255	; 0xff
    a644:	d006      	beq.n	a654 <strcmp_unaligned+0x128>
    a646:	f851 5b04 	ldr.w	r5, [r1], #4
    a64a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    a64e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    a652:	e006      	b.n	a662 <strcmp_unaligned+0x136>
    a654:	f04f 0000 	mov.w	r0, #0
    a658:	f85d 4b04 	ldr.w	r4, [sp], #4
    a65c:	f85d 5b04 	ldr.w	r5, [sp], #4
    a660:	4770      	bx	lr
    a662:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    a666:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    a66a:	2801      	cmp	r0, #1
    a66c:	bf28      	it	cs
    a66e:	4290      	cmpcs	r0, r2
    a670:	bf04      	itt	eq
    a672:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    a676:	0a2d      	lsreq	r5, r5, #8
    a678:	d0f3      	beq.n	a662 <strcmp_unaligned+0x136>
    a67a:	eba2 0000 	sub.w	r0, r2, r0
    a67e:	f85d 4b04 	ldr.w	r4, [sp], #4
    a682:	f85d 5b04 	ldr.w	r5, [sp], #4
    a686:	4770      	bx	lr

0000a688 <strlen>:
    a688:	f020 0103 	bic.w	r1, r0, #3
    a68c:	f010 0003 	ands.w	r0, r0, #3
    a690:	f1c0 0000 	rsb	r0, r0, #0
    a694:	f851 3b04 	ldr.w	r3, [r1], #4
    a698:	f100 0c04 	add.w	ip, r0, #4
    a69c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    a6a0:	f06f 0200 	mvn.w	r2, #0
    a6a4:	bf1c      	itt	ne
    a6a6:	fa22 f20c 	lsrne.w	r2, r2, ip
    a6aa:	4313      	orrne	r3, r2
    a6ac:	f04f 0c01 	mov.w	ip, #1
    a6b0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    a6b4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    a6b8:	eba3 020c 	sub.w	r2, r3, ip
    a6bc:	ea22 0203 	bic.w	r2, r2, r3
    a6c0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    a6c4:	bf04      	itt	eq
    a6c6:	f851 3b04 	ldreq.w	r3, [r1], #4
    a6ca:	3004      	addeq	r0, #4
    a6cc:	d0f4      	beq.n	a6b8 <strlen+0x30>
    a6ce:	f013 0fff 	tst.w	r3, #255	; 0xff
    a6d2:	bf1f      	itttt	ne
    a6d4:	3001      	addne	r0, #1
    a6d6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    a6da:	3001      	addne	r0, #1
    a6dc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    a6e0:	bf18      	it	ne
    a6e2:	3001      	addne	r0, #1
    a6e4:	4770      	bx	lr
    a6e6:	bf00      	nop

0000a6e8 <_calloc_r>:
    a6e8:	b538      	push	{r3, r4, r5, lr}
    a6ea:	fb01 f102 	mul.w	r1, r1, r2
    a6ee:	f7fb f8a1 	bl	5834 <_malloc_r>
    a6f2:	4604      	mov	r4, r0
    a6f4:	b1f8      	cbz	r0, a736 <_calloc_r+0x4e>
    a6f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
    a6fa:	f022 0203 	bic.w	r2, r2, #3
    a6fe:	3a04      	subs	r2, #4
    a700:	2a24      	cmp	r2, #36	; 0x24
    a702:	d81a      	bhi.n	a73a <_calloc_r+0x52>
    a704:	2a13      	cmp	r2, #19
    a706:	4603      	mov	r3, r0
    a708:	d90f      	bls.n	a72a <_calloc_r+0x42>
    a70a:	2100      	movs	r1, #0
    a70c:	f840 1b04 	str.w	r1, [r0], #4
    a710:	1d03      	adds	r3, r0, #4
    a712:	2a1b      	cmp	r2, #27
    a714:	6061      	str	r1, [r4, #4]
    a716:	d908      	bls.n	a72a <_calloc_r+0x42>
    a718:	1d1d      	adds	r5, r3, #4
    a71a:	6041      	str	r1, [r0, #4]
    a71c:	6059      	str	r1, [r3, #4]
    a71e:	1d2b      	adds	r3, r5, #4
    a720:	2a24      	cmp	r2, #36	; 0x24
    a722:	bf02      	ittt	eq
    a724:	6069      	streq	r1, [r5, #4]
    a726:	6059      	streq	r1, [r3, #4]
    a728:	3308      	addeq	r3, #8
    a72a:	461a      	mov	r2, r3
    a72c:	2100      	movs	r1, #0
    a72e:	f842 1b04 	str.w	r1, [r2], #4
    a732:	6059      	str	r1, [r3, #4]
    a734:	6051      	str	r1, [r2, #4]
    a736:	4620      	mov	r0, r4
    a738:	bd38      	pop	{r3, r4, r5, pc}
    a73a:	2100      	movs	r1, #0
    a73c:	f7fb fb4c 	bl	5dd8 <memset>
    a740:	4620      	mov	r0, r4
    a742:	bd38      	pop	{r3, r4, r5, pc}

0000a744 <_close_r>:
    a744:	b538      	push	{r3, r4, r5, lr}
    a746:	f240 74bc 	movw	r4, #1980	; 0x7bc
    a74a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a74e:	4605      	mov	r5, r0
    a750:	4608      	mov	r0, r1
    a752:	2300      	movs	r3, #0
    a754:	6023      	str	r3, [r4, #0]
    a756:	f7f7 faa9 	bl	1cac <_close>
    a75a:	f1b0 3fff 	cmp.w	r0, #4294967295
    a75e:	d000      	beq.n	a762 <_close_r+0x1e>
    a760:	bd38      	pop	{r3, r4, r5, pc}
    a762:	6823      	ldr	r3, [r4, #0]
    a764:	2b00      	cmp	r3, #0
    a766:	d0fb      	beq.n	a760 <_close_r+0x1c>
    a768:	602b      	str	r3, [r5, #0]
    a76a:	bd38      	pop	{r3, r4, r5, pc}

0000a76c <_fclose_r>:
    a76c:	b570      	push	{r4, r5, r6, lr}
    a76e:	4605      	mov	r5, r0
    a770:	460c      	mov	r4, r1
    a772:	2900      	cmp	r1, #0
    a774:	d04b      	beq.n	a80e <_fclose_r+0xa2>
    a776:	f7fe f9a3 	bl	8ac0 <__sfp_lock_acquire>
    a77a:	b115      	cbz	r5, a782 <_fclose_r+0x16>
    a77c:	69ab      	ldr	r3, [r5, #24]
    a77e:	2b00      	cmp	r3, #0
    a780:	d048      	beq.n	a814 <_fclose_r+0xa8>
    a782:	f64b 2388 	movw	r3, #47752	; 0xba88
    a786:	f2c0 0300 	movt	r3, #0
    a78a:	429c      	cmp	r4, r3
    a78c:	bf08      	it	eq
    a78e:	686c      	ldreq	r4, [r5, #4]
    a790:	d00e      	beq.n	a7b0 <_fclose_r+0x44>
    a792:	f64b 23a8 	movw	r3, #47784	; 0xbaa8
    a796:	f2c0 0300 	movt	r3, #0
    a79a:	429c      	cmp	r4, r3
    a79c:	bf08      	it	eq
    a79e:	68ac      	ldreq	r4, [r5, #8]
    a7a0:	d006      	beq.n	a7b0 <_fclose_r+0x44>
    a7a2:	f64b 23c8 	movw	r3, #47816	; 0xbac8
    a7a6:	f2c0 0300 	movt	r3, #0
    a7aa:	429c      	cmp	r4, r3
    a7ac:	bf08      	it	eq
    a7ae:	68ec      	ldreq	r4, [r5, #12]
    a7b0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    a7b4:	b33e      	cbz	r6, a806 <_fclose_r+0x9a>
    a7b6:	4628      	mov	r0, r5
    a7b8:	4621      	mov	r1, r4
    a7ba:	f7fe f8c5 	bl	8948 <_fflush_r>
    a7be:	6b23      	ldr	r3, [r4, #48]	; 0x30
    a7c0:	4606      	mov	r6, r0
    a7c2:	b13b      	cbz	r3, a7d4 <_fclose_r+0x68>
    a7c4:	4628      	mov	r0, r5
    a7c6:	6a21      	ldr	r1, [r4, #32]
    a7c8:	4798      	blx	r3
    a7ca:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    a7ce:	bf28      	it	cs
    a7d0:	f04f 36ff 	movcs.w	r6, #4294967295
    a7d4:	89a3      	ldrh	r3, [r4, #12]
    a7d6:	f013 0f80 	tst.w	r3, #128	; 0x80
    a7da:	d11f      	bne.n	a81c <_fclose_r+0xb0>
    a7dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a7de:	b141      	cbz	r1, a7f2 <_fclose_r+0x86>
    a7e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    a7e4:	4299      	cmp	r1, r3
    a7e6:	d002      	beq.n	a7ee <_fclose_r+0x82>
    a7e8:	4628      	mov	r0, r5
    a7ea:	f7fe faa1 	bl	8d30 <_free_r>
    a7ee:	2300      	movs	r3, #0
    a7f0:	6363      	str	r3, [r4, #52]	; 0x34
    a7f2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    a7f4:	b121      	cbz	r1, a800 <_fclose_r+0x94>
    a7f6:	4628      	mov	r0, r5
    a7f8:	f7fe fa9a 	bl	8d30 <_free_r>
    a7fc:	2300      	movs	r3, #0
    a7fe:	64a3      	str	r3, [r4, #72]	; 0x48
    a800:	f04f 0300 	mov.w	r3, #0
    a804:	81a3      	strh	r3, [r4, #12]
    a806:	f7fe f95d 	bl	8ac4 <__sfp_lock_release>
    a80a:	4630      	mov	r0, r6
    a80c:	bd70      	pop	{r4, r5, r6, pc}
    a80e:	460e      	mov	r6, r1
    a810:	4630      	mov	r0, r6
    a812:	bd70      	pop	{r4, r5, r6, pc}
    a814:	4628      	mov	r0, r5
    a816:	f7fe fa07 	bl	8c28 <__sinit>
    a81a:	e7b2      	b.n	a782 <_fclose_r+0x16>
    a81c:	4628      	mov	r0, r5
    a81e:	6921      	ldr	r1, [r4, #16]
    a820:	f7fe fa86 	bl	8d30 <_free_r>
    a824:	e7da      	b.n	a7dc <_fclose_r+0x70>
    a826:	bf00      	nop

0000a828 <fclose>:
    a828:	f240 0324 	movw	r3, #36	; 0x24
    a82c:	4601      	mov	r1, r0
    a82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a832:	6818      	ldr	r0, [r3, #0]
    a834:	e79a      	b.n	a76c <_fclose_r>
    a836:	bf00      	nop

0000a838 <_fstat_r>:
    a838:	b538      	push	{r3, r4, r5, lr}
    a83a:	f240 74bc 	movw	r4, #1980	; 0x7bc
    a83e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a842:	4605      	mov	r5, r0
    a844:	4608      	mov	r0, r1
    a846:	4611      	mov	r1, r2
    a848:	2300      	movs	r3, #0
    a84a:	6023      	str	r3, [r4, #0]
    a84c:	f7f7 fa34 	bl	1cb8 <_fstat>
    a850:	f1b0 3fff 	cmp.w	r0, #4294967295
    a854:	d000      	beq.n	a858 <_fstat_r+0x20>
    a856:	bd38      	pop	{r3, r4, r5, pc}
    a858:	6823      	ldr	r3, [r4, #0]
    a85a:	2b00      	cmp	r3, #0
    a85c:	d0fb      	beq.n	a856 <_fstat_r+0x1e>
    a85e:	602b      	str	r3, [r5, #0]
    a860:	bd38      	pop	{r3, r4, r5, pc}
    a862:	bf00      	nop

0000a864 <_isatty_r>:
    a864:	b538      	push	{r3, r4, r5, lr}
    a866:	f240 74bc 	movw	r4, #1980	; 0x7bc
    a86a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a86e:	4605      	mov	r5, r0
    a870:	4608      	mov	r0, r1
    a872:	2300      	movs	r3, #0
    a874:	6023      	str	r3, [r4, #0]
    a876:	f7f7 fa29 	bl	1ccc <_isatty>
    a87a:	f1b0 3fff 	cmp.w	r0, #4294967295
    a87e:	d000      	beq.n	a882 <_isatty_r+0x1e>
    a880:	bd38      	pop	{r3, r4, r5, pc}
    a882:	6823      	ldr	r3, [r4, #0]
    a884:	2b00      	cmp	r3, #0
    a886:	d0fb      	beq.n	a880 <_isatty_r+0x1c>
    a888:	602b      	str	r3, [r5, #0]
    a88a:	bd38      	pop	{r3, r4, r5, pc}

0000a88c <_lseek_r>:
    a88c:	b538      	push	{r3, r4, r5, lr}
    a88e:	f240 74bc 	movw	r4, #1980	; 0x7bc
    a892:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a896:	4605      	mov	r5, r0
    a898:	4608      	mov	r0, r1
    a89a:	4611      	mov	r1, r2
    a89c:	461a      	mov	r2, r3
    a89e:	2300      	movs	r3, #0
    a8a0:	6023      	str	r3, [r4, #0]
    a8a2:	f7f7 fa17 	bl	1cd4 <_lseek>
    a8a6:	f1b0 3fff 	cmp.w	r0, #4294967295
    a8aa:	d000      	beq.n	a8ae <_lseek_r+0x22>
    a8ac:	bd38      	pop	{r3, r4, r5, pc}
    a8ae:	6823      	ldr	r3, [r4, #0]
    a8b0:	2b00      	cmp	r3, #0
    a8b2:	d0fb      	beq.n	a8ac <_lseek_r+0x20>
    a8b4:	602b      	str	r3, [r5, #0]
    a8b6:	bd38      	pop	{r3, r4, r5, pc}

0000a8b8 <_read_r>:
    a8b8:	b538      	push	{r3, r4, r5, lr}
    a8ba:	f240 74bc 	movw	r4, #1980	; 0x7bc
    a8be:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a8c2:	4605      	mov	r5, r0
    a8c4:	4608      	mov	r0, r1
    a8c6:	4611      	mov	r1, r2
    a8c8:	461a      	mov	r2, r3
    a8ca:	2300      	movs	r3, #0
    a8cc:	6023      	str	r3, [r4, #0]
    a8ce:	f7f7 fa09 	bl	1ce4 <_read>
    a8d2:	f1b0 3fff 	cmp.w	r0, #4294967295
    a8d6:	d000      	beq.n	a8da <_read_r+0x22>
    a8d8:	bd38      	pop	{r3, r4, r5, pc}
    a8da:	6823      	ldr	r3, [r4, #0]
    a8dc:	2b00      	cmp	r3, #0
    a8de:	d0fb      	beq.n	a8d8 <_read_r+0x20>
    a8e0:	602b      	str	r3, [r5, #0]
    a8e2:	bd38      	pop	{r3, r4, r5, pc}
    a8e4:	0000      	lsls	r0, r0, #0
	...

0000a8e8 <__aeabi_uidiv>:
    a8e8:	1e4a      	subs	r2, r1, #1
    a8ea:	bf08      	it	eq
    a8ec:	4770      	bxeq	lr
    a8ee:	f0c0 8124 	bcc.w	ab3a <__aeabi_uidiv+0x252>
    a8f2:	4288      	cmp	r0, r1
    a8f4:	f240 8116 	bls.w	ab24 <__aeabi_uidiv+0x23c>
    a8f8:	4211      	tst	r1, r2
    a8fa:	f000 8117 	beq.w	ab2c <__aeabi_uidiv+0x244>
    a8fe:	fab0 f380 	clz	r3, r0
    a902:	fab1 f281 	clz	r2, r1
    a906:	eba2 0303 	sub.w	r3, r2, r3
    a90a:	f1c3 031f 	rsb	r3, r3, #31
    a90e:	a204      	add	r2, pc, #16	; (adr r2, a920 <__aeabi_uidiv+0x38>)
    a910:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    a914:	f04f 0200 	mov.w	r2, #0
    a918:	469f      	mov	pc, r3
    a91a:	bf00      	nop
    a91c:	f3af 8000 	nop.w
    a920:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    a924:	bf00      	nop
    a926:	eb42 0202 	adc.w	r2, r2, r2
    a92a:	bf28      	it	cs
    a92c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    a930:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    a934:	bf00      	nop
    a936:	eb42 0202 	adc.w	r2, r2, r2
    a93a:	bf28      	it	cs
    a93c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    a940:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    a944:	bf00      	nop
    a946:	eb42 0202 	adc.w	r2, r2, r2
    a94a:	bf28      	it	cs
    a94c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    a950:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    a954:	bf00      	nop
    a956:	eb42 0202 	adc.w	r2, r2, r2
    a95a:	bf28      	it	cs
    a95c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    a960:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    a964:	bf00      	nop
    a966:	eb42 0202 	adc.w	r2, r2, r2
    a96a:	bf28      	it	cs
    a96c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    a970:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    a974:	bf00      	nop
    a976:	eb42 0202 	adc.w	r2, r2, r2
    a97a:	bf28      	it	cs
    a97c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    a980:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    a984:	bf00      	nop
    a986:	eb42 0202 	adc.w	r2, r2, r2
    a98a:	bf28      	it	cs
    a98c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    a990:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    a994:	bf00      	nop
    a996:	eb42 0202 	adc.w	r2, r2, r2
    a99a:	bf28      	it	cs
    a99c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    a9a0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    a9a4:	bf00      	nop
    a9a6:	eb42 0202 	adc.w	r2, r2, r2
    a9aa:	bf28      	it	cs
    a9ac:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    a9b0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    a9b4:	bf00      	nop
    a9b6:	eb42 0202 	adc.w	r2, r2, r2
    a9ba:	bf28      	it	cs
    a9bc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    a9c0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    a9c4:	bf00      	nop
    a9c6:	eb42 0202 	adc.w	r2, r2, r2
    a9ca:	bf28      	it	cs
    a9cc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    a9d0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    a9d4:	bf00      	nop
    a9d6:	eb42 0202 	adc.w	r2, r2, r2
    a9da:	bf28      	it	cs
    a9dc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    a9e0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    a9e4:	bf00      	nop
    a9e6:	eb42 0202 	adc.w	r2, r2, r2
    a9ea:	bf28      	it	cs
    a9ec:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    a9f0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    a9f4:	bf00      	nop
    a9f6:	eb42 0202 	adc.w	r2, r2, r2
    a9fa:	bf28      	it	cs
    a9fc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    aa00:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    aa04:	bf00      	nop
    aa06:	eb42 0202 	adc.w	r2, r2, r2
    aa0a:	bf28      	it	cs
    aa0c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    aa10:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    aa14:	bf00      	nop
    aa16:	eb42 0202 	adc.w	r2, r2, r2
    aa1a:	bf28      	it	cs
    aa1c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    aa20:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    aa24:	bf00      	nop
    aa26:	eb42 0202 	adc.w	r2, r2, r2
    aa2a:	bf28      	it	cs
    aa2c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    aa30:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    aa34:	bf00      	nop
    aa36:	eb42 0202 	adc.w	r2, r2, r2
    aa3a:	bf28      	it	cs
    aa3c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    aa40:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    aa44:	bf00      	nop
    aa46:	eb42 0202 	adc.w	r2, r2, r2
    aa4a:	bf28      	it	cs
    aa4c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    aa50:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    aa54:	bf00      	nop
    aa56:	eb42 0202 	adc.w	r2, r2, r2
    aa5a:	bf28      	it	cs
    aa5c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    aa60:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    aa64:	bf00      	nop
    aa66:	eb42 0202 	adc.w	r2, r2, r2
    aa6a:	bf28      	it	cs
    aa6c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    aa70:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    aa74:	bf00      	nop
    aa76:	eb42 0202 	adc.w	r2, r2, r2
    aa7a:	bf28      	it	cs
    aa7c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    aa80:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    aa84:	bf00      	nop
    aa86:	eb42 0202 	adc.w	r2, r2, r2
    aa8a:	bf28      	it	cs
    aa8c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    aa90:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    aa94:	bf00      	nop
    aa96:	eb42 0202 	adc.w	r2, r2, r2
    aa9a:	bf28      	it	cs
    aa9c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    aaa0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    aaa4:	bf00      	nop
    aaa6:	eb42 0202 	adc.w	r2, r2, r2
    aaaa:	bf28      	it	cs
    aaac:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    aab0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    aab4:	bf00      	nop
    aab6:	eb42 0202 	adc.w	r2, r2, r2
    aaba:	bf28      	it	cs
    aabc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    aac0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    aac4:	bf00      	nop
    aac6:	eb42 0202 	adc.w	r2, r2, r2
    aaca:	bf28      	it	cs
    aacc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    aad0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    aad4:	bf00      	nop
    aad6:	eb42 0202 	adc.w	r2, r2, r2
    aada:	bf28      	it	cs
    aadc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    aae0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    aae4:	bf00      	nop
    aae6:	eb42 0202 	adc.w	r2, r2, r2
    aaea:	bf28      	it	cs
    aaec:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    aaf0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    aaf4:	bf00      	nop
    aaf6:	eb42 0202 	adc.w	r2, r2, r2
    aafa:	bf28      	it	cs
    aafc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    ab00:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    ab04:	bf00      	nop
    ab06:	eb42 0202 	adc.w	r2, r2, r2
    ab0a:	bf28      	it	cs
    ab0c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    ab10:	ebb0 0f01 	cmp.w	r0, r1
    ab14:	bf00      	nop
    ab16:	eb42 0202 	adc.w	r2, r2, r2
    ab1a:	bf28      	it	cs
    ab1c:	eba0 0001 	subcs.w	r0, r0, r1
    ab20:	4610      	mov	r0, r2
    ab22:	4770      	bx	lr
    ab24:	bf0c      	ite	eq
    ab26:	2001      	moveq	r0, #1
    ab28:	2000      	movne	r0, #0
    ab2a:	4770      	bx	lr
    ab2c:	fab1 f281 	clz	r2, r1
    ab30:	f1c2 021f 	rsb	r2, r2, #31
    ab34:	fa20 f002 	lsr.w	r0, r0, r2
    ab38:	4770      	bx	lr
    ab3a:	b108      	cbz	r0, ab40 <__aeabi_uidiv+0x258>
    ab3c:	f04f 30ff 	mov.w	r0, #4294967295
    ab40:	f000 b80e 	b.w	ab60 <__aeabi_idiv0>

0000ab44 <__aeabi_uidivmod>:
    ab44:	2900      	cmp	r1, #0
    ab46:	d0f8      	beq.n	ab3a <__aeabi_uidiv+0x252>
    ab48:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    ab4c:	f7ff fecc 	bl	a8e8 <__aeabi_uidiv>
    ab50:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    ab54:	fb02 f300 	mul.w	r3, r2, r0
    ab58:	eba1 0103 	sub.w	r1, r1, r3
    ab5c:	4770      	bx	lr
    ab5e:	bf00      	nop

0000ab60 <__aeabi_idiv0>:
    ab60:	4770      	bx	lr
    ab62:	bf00      	nop

0000ab64 <__aeabi_d2iz>:
    ab64:	ea4f 0241 	mov.w	r2, r1, lsl #1
    ab68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    ab6c:	d215      	bcs.n	ab9a <__aeabi_d2iz+0x36>
    ab6e:	d511      	bpl.n	ab94 <__aeabi_d2iz+0x30>
    ab70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    ab74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    ab78:	d912      	bls.n	aba0 <__aeabi_d2iz+0x3c>
    ab7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    ab7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    ab82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    ab86:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    ab8a:	fa23 f002 	lsr.w	r0, r3, r2
    ab8e:	bf18      	it	ne
    ab90:	4240      	negne	r0, r0
    ab92:	4770      	bx	lr
    ab94:	f04f 0000 	mov.w	r0, #0
    ab98:	4770      	bx	lr
    ab9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    ab9e:	d105      	bne.n	abac <__aeabi_d2iz+0x48>
    aba0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    aba4:	bf08      	it	eq
    aba6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    abaa:	4770      	bx	lr
    abac:	f04f 0000 	mov.w	r0, #0
    abb0:	4770      	bx	lr
    abb2:	bf00      	nop

0000abb4 <__aeabi_uldivmod>:
    abb4:	b94b      	cbnz	r3, abca <__aeabi_uldivmod+0x16>
    abb6:	b942      	cbnz	r2, abca <__aeabi_uldivmod+0x16>
    abb8:	2900      	cmp	r1, #0
    abba:	bf08      	it	eq
    abbc:	2800      	cmpeq	r0, #0
    abbe:	d002      	beq.n	abc6 <__aeabi_uldivmod+0x12>
    abc0:	f04f 31ff 	mov.w	r1, #4294967295
    abc4:	4608      	mov	r0, r1
    abc6:	f7ff bfcb 	b.w	ab60 <__aeabi_idiv0>
    abca:	b082      	sub	sp, #8
    abcc:	46ec      	mov	ip, sp
    abce:	e92d 5000 	stmdb	sp!, {ip, lr}
    abd2:	f000 f805 	bl	abe0 <__gnu_uldivmod_helper>
    abd6:	f8dd e004 	ldr.w	lr, [sp, #4]
    abda:	b002      	add	sp, #8
    abdc:	bc0c      	pop	{r2, r3}
    abde:	4770      	bx	lr

0000abe0 <__gnu_uldivmod_helper>:
    abe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    abe2:	4614      	mov	r4, r2
    abe4:	461d      	mov	r5, r3
    abe6:	4606      	mov	r6, r0
    abe8:	460f      	mov	r7, r1
    abea:	f000 f9d7 	bl	af9c <__udivdi3>
    abee:	fb00 f505 	mul.w	r5, r0, r5
    abf2:	fba0 2304 	umull	r2, r3, r0, r4
    abf6:	fb04 5401 	mla	r4, r4, r1, r5
    abfa:	18e3      	adds	r3, r4, r3
    abfc:	1ab6      	subs	r6, r6, r2
    abfe:	eb67 0703 	sbc.w	r7, r7, r3
    ac02:	9b06      	ldr	r3, [sp, #24]
    ac04:	e9c3 6700 	strd	r6, r7, [r3]
    ac08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ac0a:	bf00      	nop

0000ac0c <__gnu_ldivmod_helper>:
    ac0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac0e:	4614      	mov	r4, r2
    ac10:	461d      	mov	r5, r3
    ac12:	4606      	mov	r6, r0
    ac14:	460f      	mov	r7, r1
    ac16:	f000 f80f 	bl	ac38 <__divdi3>
    ac1a:	fb00 f505 	mul.w	r5, r0, r5
    ac1e:	fba0 2304 	umull	r2, r3, r0, r4
    ac22:	fb04 5401 	mla	r4, r4, r1, r5
    ac26:	18e3      	adds	r3, r4, r3
    ac28:	1ab6      	subs	r6, r6, r2
    ac2a:	eb67 0703 	sbc.w	r7, r7, r3
    ac2e:	9b06      	ldr	r3, [sp, #24]
    ac30:	e9c3 6700 	strd	r6, r7, [r3]
    ac34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ac36:	bf00      	nop

0000ac38 <__divdi3>:
    ac38:	2900      	cmp	r1, #0
    ac3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ac3e:	b085      	sub	sp, #20
    ac40:	f2c0 80c8 	blt.w	add4 <__divdi3+0x19c>
    ac44:	2600      	movs	r6, #0
    ac46:	2b00      	cmp	r3, #0
    ac48:	f2c0 80bf 	blt.w	adca <__divdi3+0x192>
    ac4c:	4689      	mov	r9, r1
    ac4e:	4614      	mov	r4, r2
    ac50:	4605      	mov	r5, r0
    ac52:	469b      	mov	fp, r3
    ac54:	2b00      	cmp	r3, #0
    ac56:	d14a      	bne.n	acee <__divdi3+0xb6>
    ac58:	428a      	cmp	r2, r1
    ac5a:	d957      	bls.n	ad0c <__divdi3+0xd4>
    ac5c:	fab2 f382 	clz	r3, r2
    ac60:	b153      	cbz	r3, ac78 <__divdi3+0x40>
    ac62:	f1c3 0020 	rsb	r0, r3, #32
    ac66:	fa01 f903 	lsl.w	r9, r1, r3
    ac6a:	fa25 f800 	lsr.w	r8, r5, r0
    ac6e:	fa12 f403 	lsls.w	r4, r2, r3
    ac72:	409d      	lsls	r5, r3
    ac74:	ea48 0909 	orr.w	r9, r8, r9
    ac78:	0c27      	lsrs	r7, r4, #16
    ac7a:	4648      	mov	r0, r9
    ac7c:	4639      	mov	r1, r7
    ac7e:	fa1f fb84 	uxth.w	fp, r4
    ac82:	f7ff fe31 	bl	a8e8 <__aeabi_uidiv>
    ac86:	4639      	mov	r1, r7
    ac88:	4682      	mov	sl, r0
    ac8a:	4648      	mov	r0, r9
    ac8c:	f7ff ff5a 	bl	ab44 <__aeabi_uidivmod>
    ac90:	0c2a      	lsrs	r2, r5, #16
    ac92:	fb0b f30a 	mul.w	r3, fp, sl
    ac96:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    ac9a:	454b      	cmp	r3, r9
    ac9c:	d909      	bls.n	acb2 <__divdi3+0x7a>
    ac9e:	eb19 0904 	adds.w	r9, r9, r4
    aca2:	f10a 3aff 	add.w	sl, sl, #4294967295
    aca6:	d204      	bcs.n	acb2 <__divdi3+0x7a>
    aca8:	454b      	cmp	r3, r9
    acaa:	bf84      	itt	hi
    acac:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    acb0:	44a1      	addhi	r9, r4
    acb2:	ebc3 0909 	rsb	r9, r3, r9
    acb6:	4639      	mov	r1, r7
    acb8:	4648      	mov	r0, r9
    acba:	b2ad      	uxth	r5, r5
    acbc:	f7ff fe14 	bl	a8e8 <__aeabi_uidiv>
    acc0:	4639      	mov	r1, r7
    acc2:	4680      	mov	r8, r0
    acc4:	4648      	mov	r0, r9
    acc6:	f7ff ff3d 	bl	ab44 <__aeabi_uidivmod>
    acca:	fb0b fb08 	mul.w	fp, fp, r8
    acce:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    acd2:	45ab      	cmp	fp, r5
    acd4:	d907      	bls.n	ace6 <__divdi3+0xae>
    acd6:	192d      	adds	r5, r5, r4
    acd8:	f108 38ff 	add.w	r8, r8, #4294967295
    acdc:	d203      	bcs.n	ace6 <__divdi3+0xae>
    acde:	45ab      	cmp	fp, r5
    ace0:	bf88      	it	hi
    ace2:	f108 38ff 	addhi.w	r8, r8, #4294967295
    ace6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    acea:	2700      	movs	r7, #0
    acec:	e003      	b.n	acf6 <__divdi3+0xbe>
    acee:	428b      	cmp	r3, r1
    acf0:	d957      	bls.n	ada2 <__divdi3+0x16a>
    acf2:	2700      	movs	r7, #0
    acf4:	46b8      	mov	r8, r7
    acf6:	4642      	mov	r2, r8
    acf8:	463b      	mov	r3, r7
    acfa:	b116      	cbz	r6, ad02 <__divdi3+0xca>
    acfc:	4252      	negs	r2, r2
    acfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    ad02:	4619      	mov	r1, r3
    ad04:	4610      	mov	r0, r2
    ad06:	b005      	add	sp, #20
    ad08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ad0c:	b922      	cbnz	r2, ad18 <__divdi3+0xe0>
    ad0e:	4611      	mov	r1, r2
    ad10:	2001      	movs	r0, #1
    ad12:	f7ff fde9 	bl	a8e8 <__aeabi_uidiv>
    ad16:	4604      	mov	r4, r0
    ad18:	fab4 f884 	clz	r8, r4
    ad1c:	f1b8 0f00 	cmp.w	r8, #0
    ad20:	d15e      	bne.n	ade0 <__divdi3+0x1a8>
    ad22:	ebc4 0809 	rsb	r8, r4, r9
    ad26:	0c27      	lsrs	r7, r4, #16
    ad28:	fa1f f984 	uxth.w	r9, r4
    ad2c:	2101      	movs	r1, #1
    ad2e:	9102      	str	r1, [sp, #8]
    ad30:	4639      	mov	r1, r7
    ad32:	4640      	mov	r0, r8
    ad34:	f7ff fdd8 	bl	a8e8 <__aeabi_uidiv>
    ad38:	4639      	mov	r1, r7
    ad3a:	4682      	mov	sl, r0
    ad3c:	4640      	mov	r0, r8
    ad3e:	f7ff ff01 	bl	ab44 <__aeabi_uidivmod>
    ad42:	ea4f 4815 	mov.w	r8, r5, lsr #16
    ad46:	fb09 f30a 	mul.w	r3, r9, sl
    ad4a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    ad4e:	455b      	cmp	r3, fp
    ad50:	d909      	bls.n	ad66 <__divdi3+0x12e>
    ad52:	eb1b 0b04 	adds.w	fp, fp, r4
    ad56:	f10a 3aff 	add.w	sl, sl, #4294967295
    ad5a:	d204      	bcs.n	ad66 <__divdi3+0x12e>
    ad5c:	455b      	cmp	r3, fp
    ad5e:	bf84      	itt	hi
    ad60:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    ad64:	44a3      	addhi	fp, r4
    ad66:	ebc3 0b0b 	rsb	fp, r3, fp
    ad6a:	4639      	mov	r1, r7
    ad6c:	4658      	mov	r0, fp
    ad6e:	b2ad      	uxth	r5, r5
    ad70:	f7ff fdba 	bl	a8e8 <__aeabi_uidiv>
    ad74:	4639      	mov	r1, r7
    ad76:	4680      	mov	r8, r0
    ad78:	4658      	mov	r0, fp
    ad7a:	f7ff fee3 	bl	ab44 <__aeabi_uidivmod>
    ad7e:	fb09 f908 	mul.w	r9, r9, r8
    ad82:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    ad86:	45a9      	cmp	r9, r5
    ad88:	d907      	bls.n	ad9a <__divdi3+0x162>
    ad8a:	192d      	adds	r5, r5, r4
    ad8c:	f108 38ff 	add.w	r8, r8, #4294967295
    ad90:	d203      	bcs.n	ad9a <__divdi3+0x162>
    ad92:	45a9      	cmp	r9, r5
    ad94:	bf88      	it	hi
    ad96:	f108 38ff 	addhi.w	r8, r8, #4294967295
    ad9a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    ad9e:	9f02      	ldr	r7, [sp, #8]
    ada0:	e7a9      	b.n	acf6 <__divdi3+0xbe>
    ada2:	fab3 f783 	clz	r7, r3
    ada6:	2f00      	cmp	r7, #0
    ada8:	d168      	bne.n	ae7c <__divdi3+0x244>
    adaa:	428b      	cmp	r3, r1
    adac:	bf2c      	ite	cs
    adae:	f04f 0900 	movcs.w	r9, #0
    adb2:	f04f 0901 	movcc.w	r9, #1
    adb6:	4282      	cmp	r2, r0
    adb8:	bf8c      	ite	hi
    adba:	464c      	movhi	r4, r9
    adbc:	f049 0401 	orrls.w	r4, r9, #1
    adc0:	2c00      	cmp	r4, #0
    adc2:	d096      	beq.n	acf2 <__divdi3+0xba>
    adc4:	f04f 0801 	mov.w	r8, #1
    adc8:	e795      	b.n	acf6 <__divdi3+0xbe>
    adca:	4252      	negs	r2, r2
    adcc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    add0:	43f6      	mvns	r6, r6
    add2:	e73b      	b.n	ac4c <__divdi3+0x14>
    add4:	4240      	negs	r0, r0
    add6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    adda:	f04f 36ff 	mov.w	r6, #4294967295
    adde:	e732      	b.n	ac46 <__divdi3+0xe>
    ade0:	fa04 f408 	lsl.w	r4, r4, r8
    ade4:	f1c8 0720 	rsb	r7, r8, #32
    ade8:	fa35 f307 	lsrs.w	r3, r5, r7
    adec:	fa29 fa07 	lsr.w	sl, r9, r7
    adf0:	0c27      	lsrs	r7, r4, #16
    adf2:	fa09 fb08 	lsl.w	fp, r9, r8
    adf6:	4639      	mov	r1, r7
    adf8:	4650      	mov	r0, sl
    adfa:	ea43 020b 	orr.w	r2, r3, fp
    adfe:	9202      	str	r2, [sp, #8]
    ae00:	f7ff fd72 	bl	a8e8 <__aeabi_uidiv>
    ae04:	4639      	mov	r1, r7
    ae06:	fa1f f984 	uxth.w	r9, r4
    ae0a:	4683      	mov	fp, r0
    ae0c:	4650      	mov	r0, sl
    ae0e:	f7ff fe99 	bl	ab44 <__aeabi_uidivmod>
    ae12:	9802      	ldr	r0, [sp, #8]
    ae14:	fb09 f20b 	mul.w	r2, r9, fp
    ae18:	0c03      	lsrs	r3, r0, #16
    ae1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    ae1e:	429a      	cmp	r2, r3
    ae20:	d904      	bls.n	ae2c <__divdi3+0x1f4>
    ae22:	191b      	adds	r3, r3, r4
    ae24:	f10b 3bff 	add.w	fp, fp, #4294967295
    ae28:	f0c0 80b1 	bcc.w	af8e <__divdi3+0x356>
    ae2c:	1a9b      	subs	r3, r3, r2
    ae2e:	4639      	mov	r1, r7
    ae30:	4618      	mov	r0, r3
    ae32:	9301      	str	r3, [sp, #4]
    ae34:	f7ff fd58 	bl	a8e8 <__aeabi_uidiv>
    ae38:	9901      	ldr	r1, [sp, #4]
    ae3a:	4682      	mov	sl, r0
    ae3c:	4608      	mov	r0, r1
    ae3e:	4639      	mov	r1, r7
    ae40:	f7ff fe80 	bl	ab44 <__aeabi_uidivmod>
    ae44:	f8dd c008 	ldr.w	ip, [sp, #8]
    ae48:	fb09 f30a 	mul.w	r3, r9, sl
    ae4c:	fa1f f08c 	uxth.w	r0, ip
    ae50:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    ae54:	4293      	cmp	r3, r2
    ae56:	d908      	bls.n	ae6a <__divdi3+0x232>
    ae58:	1912      	adds	r2, r2, r4
    ae5a:	f10a 3aff 	add.w	sl, sl, #4294967295
    ae5e:	d204      	bcs.n	ae6a <__divdi3+0x232>
    ae60:	4293      	cmp	r3, r2
    ae62:	bf84      	itt	hi
    ae64:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    ae68:	1912      	addhi	r2, r2, r4
    ae6a:	fa05 f508 	lsl.w	r5, r5, r8
    ae6e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    ae72:	ebc3 0802 	rsb	r8, r3, r2
    ae76:	f8cd e008 	str.w	lr, [sp, #8]
    ae7a:	e759      	b.n	ad30 <__divdi3+0xf8>
    ae7c:	f1c7 0020 	rsb	r0, r7, #32
    ae80:	fa03 fa07 	lsl.w	sl, r3, r7
    ae84:	40c2      	lsrs	r2, r0
    ae86:	fa35 f300 	lsrs.w	r3, r5, r0
    ae8a:	ea42 0b0a 	orr.w	fp, r2, sl
    ae8e:	fa21 f800 	lsr.w	r8, r1, r0
    ae92:	fa01 f907 	lsl.w	r9, r1, r7
    ae96:	4640      	mov	r0, r8
    ae98:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    ae9c:	ea43 0109 	orr.w	r1, r3, r9
    aea0:	9102      	str	r1, [sp, #8]
    aea2:	4651      	mov	r1, sl
    aea4:	fa1f f28b 	uxth.w	r2, fp
    aea8:	9203      	str	r2, [sp, #12]
    aeaa:	f7ff fd1d 	bl	a8e8 <__aeabi_uidiv>
    aeae:	4651      	mov	r1, sl
    aeb0:	4681      	mov	r9, r0
    aeb2:	4640      	mov	r0, r8
    aeb4:	f7ff fe46 	bl	ab44 <__aeabi_uidivmod>
    aeb8:	9b03      	ldr	r3, [sp, #12]
    aeba:	f8dd c008 	ldr.w	ip, [sp, #8]
    aebe:	fb03 f209 	mul.w	r2, r3, r9
    aec2:	ea4f 401c 	mov.w	r0, ip, lsr #16
    aec6:	fa14 f307 	lsls.w	r3, r4, r7
    aeca:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    aece:	42a2      	cmp	r2, r4
    aed0:	d904      	bls.n	aedc <__divdi3+0x2a4>
    aed2:	eb14 040b 	adds.w	r4, r4, fp
    aed6:	f109 39ff 	add.w	r9, r9, #4294967295
    aeda:	d352      	bcc.n	af82 <__divdi3+0x34a>
    aedc:	1aa4      	subs	r4, r4, r2
    aede:	4651      	mov	r1, sl
    aee0:	4620      	mov	r0, r4
    aee2:	9301      	str	r3, [sp, #4]
    aee4:	f7ff fd00 	bl	a8e8 <__aeabi_uidiv>
    aee8:	4651      	mov	r1, sl
    aeea:	4680      	mov	r8, r0
    aeec:	4620      	mov	r0, r4
    aeee:	f7ff fe29 	bl	ab44 <__aeabi_uidivmod>
    aef2:	9803      	ldr	r0, [sp, #12]
    aef4:	f8dd c008 	ldr.w	ip, [sp, #8]
    aef8:	fb00 f208 	mul.w	r2, r0, r8
    aefc:	fa1f f38c 	uxth.w	r3, ip
    af00:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    af04:	9b01      	ldr	r3, [sp, #4]
    af06:	4282      	cmp	r2, r0
    af08:	d904      	bls.n	af14 <__divdi3+0x2dc>
    af0a:	eb10 000b 	adds.w	r0, r0, fp
    af0e:	f108 38ff 	add.w	r8, r8, #4294967295
    af12:	d330      	bcc.n	af76 <__divdi3+0x33e>
    af14:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    af18:	fa1f fc83 	uxth.w	ip, r3
    af1c:	0c1b      	lsrs	r3, r3, #16
    af1e:	1a80      	subs	r0, r0, r2
    af20:	fa1f fe88 	uxth.w	lr, r8
    af24:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    af28:	fb0c f90e 	mul.w	r9, ip, lr
    af2c:	fb0c fc0a 	mul.w	ip, ip, sl
    af30:	fb03 c10e 	mla	r1, r3, lr, ip
    af34:	fb03 f20a 	mul.w	r2, r3, sl
    af38:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    af3c:	458c      	cmp	ip, r1
    af3e:	bf88      	it	hi
    af40:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    af44:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    af48:	4570      	cmp	r0, lr
    af4a:	d310      	bcc.n	af6e <__divdi3+0x336>
    af4c:	fa1f f989 	uxth.w	r9, r9
    af50:	fa05 f707 	lsl.w	r7, r5, r7
    af54:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    af58:	bf14      	ite	ne
    af5a:	2200      	movne	r2, #0
    af5c:	2201      	moveq	r2, #1
    af5e:	4287      	cmp	r7, r0
    af60:	bf2c      	ite	cs
    af62:	2700      	movcs	r7, #0
    af64:	f002 0701 	andcc.w	r7, r2, #1
    af68:	2f00      	cmp	r7, #0
    af6a:	f43f aec4 	beq.w	acf6 <__divdi3+0xbe>
    af6e:	f108 38ff 	add.w	r8, r8, #4294967295
    af72:	2700      	movs	r7, #0
    af74:	e6bf      	b.n	acf6 <__divdi3+0xbe>
    af76:	4282      	cmp	r2, r0
    af78:	bf84      	itt	hi
    af7a:	4458      	addhi	r0, fp
    af7c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    af80:	e7c8      	b.n	af14 <__divdi3+0x2dc>
    af82:	42a2      	cmp	r2, r4
    af84:	bf84      	itt	hi
    af86:	f109 39ff 	addhi.w	r9, r9, #4294967295
    af8a:	445c      	addhi	r4, fp
    af8c:	e7a6      	b.n	aedc <__divdi3+0x2a4>
    af8e:	429a      	cmp	r2, r3
    af90:	bf84      	itt	hi
    af92:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    af96:	191b      	addhi	r3, r3, r4
    af98:	e748      	b.n	ae2c <__divdi3+0x1f4>
    af9a:	bf00      	nop

0000af9c <__udivdi3>:
    af9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    afa0:	460c      	mov	r4, r1
    afa2:	b083      	sub	sp, #12
    afa4:	4680      	mov	r8, r0
    afa6:	4616      	mov	r6, r2
    afa8:	4689      	mov	r9, r1
    afaa:	461f      	mov	r7, r3
    afac:	4615      	mov	r5, r2
    afae:	468a      	mov	sl, r1
    afb0:	2b00      	cmp	r3, #0
    afb2:	d14b      	bne.n	b04c <__udivdi3+0xb0>
    afb4:	428a      	cmp	r2, r1
    afb6:	d95c      	bls.n	b072 <__udivdi3+0xd6>
    afb8:	fab2 f382 	clz	r3, r2
    afbc:	b15b      	cbz	r3, afd6 <__udivdi3+0x3a>
    afbe:	f1c3 0020 	rsb	r0, r3, #32
    afc2:	fa01 fa03 	lsl.w	sl, r1, r3
    afc6:	fa28 f200 	lsr.w	r2, r8, r0
    afca:	fa16 f503 	lsls.w	r5, r6, r3
    afce:	fa08 f803 	lsl.w	r8, r8, r3
    afd2:	ea42 0a0a 	orr.w	sl, r2, sl
    afd6:	0c2e      	lsrs	r6, r5, #16
    afd8:	4650      	mov	r0, sl
    afda:	4631      	mov	r1, r6
    afdc:	b2af      	uxth	r7, r5
    afde:	f7ff fc83 	bl	a8e8 <__aeabi_uidiv>
    afe2:	4631      	mov	r1, r6
    afe4:	ea4f 4418 	mov.w	r4, r8, lsr #16
    afe8:	4681      	mov	r9, r0
    afea:	4650      	mov	r0, sl
    afec:	f7ff fdaa 	bl	ab44 <__aeabi_uidivmod>
    aff0:	fb07 f309 	mul.w	r3, r7, r9
    aff4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    aff8:	4553      	cmp	r3, sl
    affa:	d909      	bls.n	b010 <__udivdi3+0x74>
    affc:	eb1a 0a05 	adds.w	sl, sl, r5
    b000:	f109 39ff 	add.w	r9, r9, #4294967295
    b004:	d204      	bcs.n	b010 <__udivdi3+0x74>
    b006:	4553      	cmp	r3, sl
    b008:	bf84      	itt	hi
    b00a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b00e:	44aa      	addhi	sl, r5
    b010:	ebc3 0a0a 	rsb	sl, r3, sl
    b014:	4631      	mov	r1, r6
    b016:	4650      	mov	r0, sl
    b018:	fa1f f888 	uxth.w	r8, r8
    b01c:	f7ff fc64 	bl	a8e8 <__aeabi_uidiv>
    b020:	4631      	mov	r1, r6
    b022:	4604      	mov	r4, r0
    b024:	4650      	mov	r0, sl
    b026:	f7ff fd8d 	bl	ab44 <__aeabi_uidivmod>
    b02a:	fb07 f704 	mul.w	r7, r7, r4
    b02e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b032:	4547      	cmp	r7, r8
    b034:	d906      	bls.n	b044 <__udivdi3+0xa8>
    b036:	3c01      	subs	r4, #1
    b038:	eb18 0805 	adds.w	r8, r8, r5
    b03c:	d202      	bcs.n	b044 <__udivdi3+0xa8>
    b03e:	4547      	cmp	r7, r8
    b040:	bf88      	it	hi
    b042:	3c01      	subhi	r4, #1
    b044:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b048:	2600      	movs	r6, #0
    b04a:	e05c      	b.n	b106 <__udivdi3+0x16a>
    b04c:	428b      	cmp	r3, r1
    b04e:	d858      	bhi.n	b102 <__udivdi3+0x166>
    b050:	fab3 f683 	clz	r6, r3
    b054:	2e00      	cmp	r6, #0
    b056:	d15b      	bne.n	b110 <__udivdi3+0x174>
    b058:	428b      	cmp	r3, r1
    b05a:	bf2c      	ite	cs
    b05c:	2200      	movcs	r2, #0
    b05e:	2201      	movcc	r2, #1
    b060:	4285      	cmp	r5, r0
    b062:	bf8c      	ite	hi
    b064:	4615      	movhi	r5, r2
    b066:	f042 0501 	orrls.w	r5, r2, #1
    b06a:	2d00      	cmp	r5, #0
    b06c:	d049      	beq.n	b102 <__udivdi3+0x166>
    b06e:	2401      	movs	r4, #1
    b070:	e049      	b.n	b106 <__udivdi3+0x16a>
    b072:	b922      	cbnz	r2, b07e <__udivdi3+0xe2>
    b074:	4611      	mov	r1, r2
    b076:	2001      	movs	r0, #1
    b078:	f7ff fc36 	bl	a8e8 <__aeabi_uidiv>
    b07c:	4605      	mov	r5, r0
    b07e:	fab5 f685 	clz	r6, r5
    b082:	2e00      	cmp	r6, #0
    b084:	f040 80ba 	bne.w	b1fc <__udivdi3+0x260>
    b088:	1b64      	subs	r4, r4, r5
    b08a:	0c2f      	lsrs	r7, r5, #16
    b08c:	fa1f fa85 	uxth.w	sl, r5
    b090:	2601      	movs	r6, #1
    b092:	4639      	mov	r1, r7
    b094:	4620      	mov	r0, r4
    b096:	f7ff fc27 	bl	a8e8 <__aeabi_uidiv>
    b09a:	4639      	mov	r1, r7
    b09c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    b0a0:	4681      	mov	r9, r0
    b0a2:	4620      	mov	r0, r4
    b0a4:	f7ff fd4e 	bl	ab44 <__aeabi_uidivmod>
    b0a8:	fb0a f309 	mul.w	r3, sl, r9
    b0ac:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    b0b0:	455b      	cmp	r3, fp
    b0b2:	d909      	bls.n	b0c8 <__udivdi3+0x12c>
    b0b4:	eb1b 0b05 	adds.w	fp, fp, r5
    b0b8:	f109 39ff 	add.w	r9, r9, #4294967295
    b0bc:	d204      	bcs.n	b0c8 <__udivdi3+0x12c>
    b0be:	455b      	cmp	r3, fp
    b0c0:	bf84      	itt	hi
    b0c2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b0c6:	44ab      	addhi	fp, r5
    b0c8:	ebc3 0b0b 	rsb	fp, r3, fp
    b0cc:	4639      	mov	r1, r7
    b0ce:	4658      	mov	r0, fp
    b0d0:	fa1f f888 	uxth.w	r8, r8
    b0d4:	f7ff fc08 	bl	a8e8 <__aeabi_uidiv>
    b0d8:	4639      	mov	r1, r7
    b0da:	4604      	mov	r4, r0
    b0dc:	4658      	mov	r0, fp
    b0de:	f7ff fd31 	bl	ab44 <__aeabi_uidivmod>
    b0e2:	fb0a fa04 	mul.w	sl, sl, r4
    b0e6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    b0ea:	45c2      	cmp	sl, r8
    b0ec:	d906      	bls.n	b0fc <__udivdi3+0x160>
    b0ee:	3c01      	subs	r4, #1
    b0f0:	eb18 0805 	adds.w	r8, r8, r5
    b0f4:	d202      	bcs.n	b0fc <__udivdi3+0x160>
    b0f6:	45c2      	cmp	sl, r8
    b0f8:	bf88      	it	hi
    b0fa:	3c01      	subhi	r4, #1
    b0fc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b100:	e001      	b.n	b106 <__udivdi3+0x16a>
    b102:	2600      	movs	r6, #0
    b104:	4634      	mov	r4, r6
    b106:	4631      	mov	r1, r6
    b108:	4620      	mov	r0, r4
    b10a:	b003      	add	sp, #12
    b10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b110:	f1c6 0020 	rsb	r0, r6, #32
    b114:	40b3      	lsls	r3, r6
    b116:	fa32 f700 	lsrs.w	r7, r2, r0
    b11a:	fa21 fb00 	lsr.w	fp, r1, r0
    b11e:	431f      	orrs	r7, r3
    b120:	fa14 f206 	lsls.w	r2, r4, r6
    b124:	fa28 f100 	lsr.w	r1, r8, r0
    b128:	4658      	mov	r0, fp
    b12a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    b12e:	4311      	orrs	r1, r2
    b130:	9100      	str	r1, [sp, #0]
    b132:	4651      	mov	r1, sl
    b134:	b2bb      	uxth	r3, r7
    b136:	9301      	str	r3, [sp, #4]
    b138:	f7ff fbd6 	bl	a8e8 <__aeabi_uidiv>
    b13c:	4651      	mov	r1, sl
    b13e:	40b5      	lsls	r5, r6
    b140:	4681      	mov	r9, r0
    b142:	4658      	mov	r0, fp
    b144:	f7ff fcfe 	bl	ab44 <__aeabi_uidivmod>
    b148:	9c01      	ldr	r4, [sp, #4]
    b14a:	9800      	ldr	r0, [sp, #0]
    b14c:	fb04 f309 	mul.w	r3, r4, r9
    b150:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    b154:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    b158:	455b      	cmp	r3, fp
    b15a:	d905      	bls.n	b168 <__udivdi3+0x1cc>
    b15c:	eb1b 0b07 	adds.w	fp, fp, r7
    b160:	f109 39ff 	add.w	r9, r9, #4294967295
    b164:	f0c0 808e 	bcc.w	b284 <__udivdi3+0x2e8>
    b168:	ebc3 0b0b 	rsb	fp, r3, fp
    b16c:	4651      	mov	r1, sl
    b16e:	4658      	mov	r0, fp
    b170:	f7ff fbba 	bl	a8e8 <__aeabi_uidiv>
    b174:	4651      	mov	r1, sl
    b176:	4604      	mov	r4, r0
    b178:	4658      	mov	r0, fp
    b17a:	f7ff fce3 	bl	ab44 <__aeabi_uidivmod>
    b17e:	9801      	ldr	r0, [sp, #4]
    b180:	9a00      	ldr	r2, [sp, #0]
    b182:	fb00 f304 	mul.w	r3, r0, r4
    b186:	fa1f fc82 	uxth.w	ip, r2
    b18a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    b18e:	4293      	cmp	r3, r2
    b190:	d906      	bls.n	b1a0 <__udivdi3+0x204>
    b192:	3c01      	subs	r4, #1
    b194:	19d2      	adds	r2, r2, r7
    b196:	d203      	bcs.n	b1a0 <__udivdi3+0x204>
    b198:	4293      	cmp	r3, r2
    b19a:	d901      	bls.n	b1a0 <__udivdi3+0x204>
    b19c:	19d2      	adds	r2, r2, r7
    b19e:	3c01      	subs	r4, #1
    b1a0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    b1a4:	b2a8      	uxth	r0, r5
    b1a6:	1ad2      	subs	r2, r2, r3
    b1a8:	0c2d      	lsrs	r5, r5, #16
    b1aa:	fa1f fc84 	uxth.w	ip, r4
    b1ae:	0c23      	lsrs	r3, r4, #16
    b1b0:	fb00 f70c 	mul.w	r7, r0, ip
    b1b4:	fb00 fe03 	mul.w	lr, r0, r3
    b1b8:	fb05 e10c 	mla	r1, r5, ip, lr
    b1bc:	fb05 f503 	mul.w	r5, r5, r3
    b1c0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    b1c4:	458e      	cmp	lr, r1
    b1c6:	bf88      	it	hi
    b1c8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    b1cc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    b1d0:	42aa      	cmp	r2, r5
    b1d2:	d310      	bcc.n	b1f6 <__udivdi3+0x25a>
    b1d4:	b2bf      	uxth	r7, r7
    b1d6:	fa08 f606 	lsl.w	r6, r8, r6
    b1da:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    b1de:	bf14      	ite	ne
    b1e0:	f04f 0e00 	movne.w	lr, #0
    b1e4:	f04f 0e01 	moveq.w	lr, #1
    b1e8:	4296      	cmp	r6, r2
    b1ea:	bf2c      	ite	cs
    b1ec:	2600      	movcs	r6, #0
    b1ee:	f00e 0601 	andcc.w	r6, lr, #1
    b1f2:	2e00      	cmp	r6, #0
    b1f4:	d087      	beq.n	b106 <__udivdi3+0x16a>
    b1f6:	3c01      	subs	r4, #1
    b1f8:	2600      	movs	r6, #0
    b1fa:	e784      	b.n	b106 <__udivdi3+0x16a>
    b1fc:	40b5      	lsls	r5, r6
    b1fe:	f1c6 0120 	rsb	r1, r6, #32
    b202:	fa24 f901 	lsr.w	r9, r4, r1
    b206:	fa28 f201 	lsr.w	r2, r8, r1
    b20a:	0c2f      	lsrs	r7, r5, #16
    b20c:	40b4      	lsls	r4, r6
    b20e:	4639      	mov	r1, r7
    b210:	4648      	mov	r0, r9
    b212:	4322      	orrs	r2, r4
    b214:	9200      	str	r2, [sp, #0]
    b216:	f7ff fb67 	bl	a8e8 <__aeabi_uidiv>
    b21a:	4639      	mov	r1, r7
    b21c:	fa1f fa85 	uxth.w	sl, r5
    b220:	4683      	mov	fp, r0
    b222:	4648      	mov	r0, r9
    b224:	f7ff fc8e 	bl	ab44 <__aeabi_uidivmod>
    b228:	9b00      	ldr	r3, [sp, #0]
    b22a:	0c1a      	lsrs	r2, r3, #16
    b22c:	fb0a f30b 	mul.w	r3, sl, fp
    b230:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    b234:	42a3      	cmp	r3, r4
    b236:	d903      	bls.n	b240 <__udivdi3+0x2a4>
    b238:	1964      	adds	r4, r4, r5
    b23a:	f10b 3bff 	add.w	fp, fp, #4294967295
    b23e:	d327      	bcc.n	b290 <__udivdi3+0x2f4>
    b240:	1ae4      	subs	r4, r4, r3
    b242:	4639      	mov	r1, r7
    b244:	4620      	mov	r0, r4
    b246:	f7ff fb4f 	bl	a8e8 <__aeabi_uidiv>
    b24a:	4639      	mov	r1, r7
    b24c:	4681      	mov	r9, r0
    b24e:	4620      	mov	r0, r4
    b250:	f7ff fc78 	bl	ab44 <__aeabi_uidivmod>
    b254:	9800      	ldr	r0, [sp, #0]
    b256:	fb0a f309 	mul.w	r3, sl, r9
    b25a:	fa1f fc80 	uxth.w	ip, r0
    b25e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    b262:	42a3      	cmp	r3, r4
    b264:	d908      	bls.n	b278 <__udivdi3+0x2dc>
    b266:	1964      	adds	r4, r4, r5
    b268:	f109 39ff 	add.w	r9, r9, #4294967295
    b26c:	d204      	bcs.n	b278 <__udivdi3+0x2dc>
    b26e:	42a3      	cmp	r3, r4
    b270:	bf84      	itt	hi
    b272:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b276:	1964      	addhi	r4, r4, r5
    b278:	fa08 f806 	lsl.w	r8, r8, r6
    b27c:	1ae4      	subs	r4, r4, r3
    b27e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    b282:	e706      	b.n	b092 <__udivdi3+0xf6>
    b284:	455b      	cmp	r3, fp
    b286:	bf84      	itt	hi
    b288:	f109 39ff 	addhi.w	r9, r9, #4294967295
    b28c:	44bb      	addhi	fp, r7
    b28e:	e76b      	b.n	b168 <__udivdi3+0x1cc>
    b290:	42a3      	cmp	r3, r4
    b292:	bf84      	itt	hi
    b294:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    b298:	1964      	addhi	r4, r4, r5
    b29a:	e7d1      	b.n	b240 <__udivdi3+0x2a4>
    b29c:	0000      	lsls	r0, r0, #0
	...

0000b2a0 <floor>:
    b2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    b2a4:	f3c1 540a 	ubfx	r4, r1, #20, #11
    b2a8:	f5a4 747e 	sub.w	r4, r4, #1016	; 0x3f8
    b2ac:	4602      	mov	r2, r0
    b2ae:	3c07      	subs	r4, #7
    b2b0:	460b      	mov	r3, r1
    b2b2:	2c13      	cmp	r4, #19
    b2b4:	4606      	mov	r6, r0
    b2b6:	460f      	mov	r7, r1
    b2b8:	460d      	mov	r5, r1
    b2ba:	468a      	mov	sl, r1
    b2bc:	4680      	mov	r8, r0
    b2be:	dc21      	bgt.n	b304 <floor+0x64>
    b2c0:	2c00      	cmp	r4, #0
    b2c2:	db40      	blt.n	b346 <floor+0xa6>
    b2c4:	f64f 7cff 	movw	ip, #65535	; 0xffff
    b2c8:	f2c0 0c0f 	movt	ip, #15
    b2cc:	fa4c f904 	asr.w	r9, ip, r4
    b2d0:	ea09 0501 	and.w	r5, r9, r1
    b2d4:	4305      	orrs	r5, r0
    b2d6:	d011      	beq.n	b2fc <floor+0x5c>
    b2d8:	a339      	add	r3, pc, #228	; (adr r3, b3c0 <floor+0x120>)
    b2da:	e9d3 2300 	ldrd	r2, r3, [r3]
    b2de:	f7f9 fac5 	bl	486c <__adddf3>
    b2e2:	2200      	movs	r2, #0
    b2e4:	2300      	movs	r3, #0
    b2e6:	f7f9 ff03 	bl	50f0 <__aeabi_dcmpgt>
    b2ea:	2800      	cmp	r0, #0
    b2ec:	d03c      	beq.n	b368 <floor+0xc8>
    b2ee:	2f00      	cmp	r7, #0
    b2f0:	db5d      	blt.n	b3ae <floor+0x10e>
    b2f2:	ea2a 0a09 	bic.w	sl, sl, r9
    b2f6:	2500      	movs	r5, #0
    b2f8:	4653      	mov	r3, sl
    b2fa:	462a      	mov	r2, r5
    b2fc:	4610      	mov	r0, r2
    b2fe:	4619      	mov	r1, r3
    b300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b304:	2c33      	cmp	r4, #51	; 0x33
    b306:	dd07      	ble.n	b318 <floor+0x78>
    b308:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    b30c:	d1f6      	bne.n	b2fc <floor+0x5c>
    b30e:	f7f9 faad 	bl	486c <__adddf3>
    b312:	4602      	mov	r2, r0
    b314:	460b      	mov	r3, r1
    b316:	e7f1      	b.n	b2fc <floor+0x5c>
    b318:	f04f 35ff 	mov.w	r5, #4294967295
    b31c:	f1a4 0c14 	sub.w	ip, r4, #20
    b320:	fa25 f50c 	lsr.w	r5, r5, ip
    b324:	4205      	tst	r5, r0
    b326:	d0e9      	beq.n	b2fc <floor+0x5c>
    b328:	a325      	add	r3, pc, #148	; (adr r3, b3c0 <floor+0x120>)
    b32a:	e9d3 2300 	ldrd	r2, r3, [r3]
    b32e:	f7f9 fa9d 	bl	486c <__adddf3>
    b332:	2200      	movs	r2, #0
    b334:	2300      	movs	r3, #0
    b336:	f7f9 fedb 	bl	50f0 <__aeabi_dcmpgt>
    b33a:	b1a8      	cbz	r0, b368 <floor+0xc8>
    b33c:	2f00      	cmp	r7, #0
    b33e:	db1b      	blt.n	b378 <floor+0xd8>
    b340:	ea26 0505 	bic.w	r5, r6, r5
    b344:	e00a      	b.n	b35c <floor+0xbc>
    b346:	a31e      	add	r3, pc, #120	; (adr r3, b3c0 <floor+0x120>)
    b348:	e9d3 2300 	ldrd	r2, r3, [r3]
    b34c:	f7f9 fa8e 	bl	486c <__adddf3>
    b350:	2200      	movs	r2, #0
    b352:	2300      	movs	r3, #0
    b354:	f7f9 fecc 	bl	50f0 <__aeabi_dcmpgt>
    b358:	b948      	cbnz	r0, b36e <floor+0xce>
    b35a:	4635      	mov	r5, r6
    b35c:	4653      	mov	r3, sl
    b35e:	462a      	mov	r2, r5
    b360:	4610      	mov	r0, r2
    b362:	4619      	mov	r1, r3
    b364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b368:	4635      	mov	r5, r6
    b36a:	46ba      	mov	sl, r7
    b36c:	e7f6      	b.n	b35c <floor+0xbc>
    b36e:	2f00      	cmp	r7, #0
    b370:	db10      	blt.n	b394 <floor+0xf4>
    b372:	2500      	movs	r5, #0
    b374:	46aa      	mov	sl, r5
    b376:	e7f1      	b.n	b35c <floor+0xbc>
    b378:	2c14      	cmp	r4, #20
    b37a:	d006      	beq.n	b38a <floor+0xea>
    b37c:	2601      	movs	r6, #1
    b37e:	f1c4 0434 	rsb	r4, r4, #52	; 0x34
    b382:	40a6      	lsls	r6, r4
    b384:	eb16 0608 	adds.w	r6, r6, r8
    b388:	d3da      	bcc.n	b340 <floor+0xa0>
    b38a:	f10a 0a01 	add.w	sl, sl, #1
    b38e:	ea26 0505 	bic.w	r5, r6, r5
    b392:	e7e3      	b.n	b35c <floor+0xbc>
    b394:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
    b398:	f240 0a00 	movw	sl, #0
    b39c:	4335      	orrs	r5, r6
    b39e:	f6cb 7af0 	movt	sl, #49136	; 0xbff0
    b3a2:	2d00      	cmp	r5, #0
    b3a4:	bf08      	it	eq
    b3a6:	46ba      	moveq	sl, r7
    b3a8:	bf18      	it	ne
    b3aa:	2500      	movne	r5, #0
    b3ac:	e7d6      	b.n	b35c <floor+0xbc>
    b3ae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    b3b2:	fa53 f404 	asrs.w	r4, r3, r4
    b3b6:	eb07 0a04 	add.w	sl, r7, r4
    b3ba:	e79a      	b.n	b2f2 <floor+0x52>
    b3bc:	f3af 8000 	nop.w
    b3c0:	8800759c 	.word	0x8800759c
    b3c4:	7e37e43c 	.word	0x7e37e43c

0000b3c8 <font>:
    b3c8:	00000000 4f5b3e00 6b3e3e5b 1c3e6b4f     .....>[O[>>kOk>.
    b3d8:	1c3e7c3e 3c7e3c18 7d571c18 5e1c1c57     >|>..<~<..W}W..^
    b3e8:	001c5e7f 00183c18 e7c3e7ff 241800ff     .^...<.........$
    b3f8:	e7ff0018 30ffe7db 0e063a48 29792926     .......0H:..&)y)
    b408:	057f4026 7f400705 5a3f2505 5a3ce73c     &@....@..%?Z<.<Z
    b418:	1c1c3e7f 1c1c0808 22147f3e 5f14227f     .>......>.."."._
    b428:	5f5f005f 017f0906 8966007f 60606a95     _.__......f..j``
    b438:	94606060 94a2ffa2 047e0408 7e201008     ```.......~... ~
    b448:	08081020 08081c2a 08082a1c 1010101e      ...*....*......
    b458:	0c1e0c10 38300c1e 0630383e 060e3e0e     ......08>80..>..
    b468:	00000000 5f000000 07000000 14000700     ......._........
    b478:	147f147f 2a7f2a24 08132312 49366264     ....$*.*.#..db6I
    b488:	00502056 00030708 41221c00 22410000     V P......."A..A"
    b498:	1c2a001c 082a1c7f 08083e08 30708000     ..*...*..>....p0
    b4a8:	08080800 00000808 20006060 02040810     ........``. ....
    b4b8:	4549513e 7f42003e 49720040 21464949     >QIE>.B.@.rIIIF!
    b4c8:	334d4941 7f121418 45452710 4a3c3945     AIM3.....'EEE9<J
    b4d8:	41314949 07091121 49494936 49494636     II1A!...6III6FII
    b4e8:	00001e29 00000014 00003440 22140800     ).......@4....."
    b4f8:	14141441 41001414 02081422 06095901     A......A"....Y..
    b508:	595d413e 11127c4e 497f7c12 3e364949     >A]YN|...|.III6>
    b518:	22414141 4141417f 49497f3e 097f4149     AAA".AAA>.IIIA..
    b528:	3e010909 73514141 0808087f 7f41007f     ...>AAQs......A.
    b538:	40200041 7f013f41 41221408 4040407f     A. @A?...."A.@@@
    b548:	1c027f40 047f7f02 3e7f1008 3e414141     @..........>AAA>
    b558:	0909097f 51413e06 097f5e21 26462919     .....>AQ!^...)F&
    b568:	32494949 017f0103 40403f03 201f3f40     III2.....?@@@?. 
    b578:	3f1f2040 3f403840 14081463 78040363     @ .?@8@?c...c..x
    b588:	59610304 00434d49 4141417f 10080402     ..aYIMC..AAA....
    b598:	41410020 02047f41 40040201 40404040      .AAA......@@@@@
    b5a8:	08070300 54542000 287f4078 38384444     ..... TTx@.(DD88
    b5b8:	28444444 28444438 5454387f 08001854     DDD(8DD(.8TTT...
    b5c8:	1802097e 789ca4a4 0404087f 7d440078     ~......x....x.D}
    b5d8:	40200040 7f003d40 00442810 407f4100     @. @@=...(D..A.@
    b5e8:	78047c00 087c7804 38780404 38444444     .|.x.x|...x8DDD8
    b5f8:	242418fc 24241818 087cfc18 48080404     ..$$..$$..|....H
    b608:	24545454 443f0404 40403c24 201c7c20     TTT$..?D$<@@ |. 
    b618:	3c1c2040 3c403040 28102844 90904c44     @ .<@0@<D(.(DL..
    b628:	64447c90 00444c54 00413608 00770000     .|DdTLD..6A...w.
    b638:	36410000 01020008 3c020402 3c262326     ..A6.......<&#&<
    b648:	61a1a11e 40403a12 54387a20 21595554     ...a.:@@ z8TTUY!
    b658:	41795555 78545422 54552142 54204078     UUyA"TTxB!UTx@ T
    b668:	0c407955 1272521e 55555539 54543959     Uy@..Rr.9UUUY9TT
    b678:	55395954 00585454 417c4500 7d450200     TY9UTTX..E|A..E}
    b688:	45010042 127d407c f07d1211 f0282528     B..E|@}...}.(%(.
    b698:	4555547c 54542000 0a7c547c 32497f09     |TUE. TT|T|...I2
    b6a8:	32494949 4444443a 484a323a 413a3048     III2:DDD:2JHH0:A
    b6b8:	3a7a2141 78204042 a0a09d00 42423d7d     A!z:B@ x....}=BB
    b6c8:	403d3d42 3c3d4040 2424ff24 43497e48     B==@@@=<$.$$H~IC
    b6d8:	fc2f2b66 09ff2b2f c020f629 03097e88     f+/./+..). ..~..
    b6e8:	79545420 44000041 4830417d 38324a48      TTyA..D}A0HHJ28
    b6f8:	7a224040 0a0a7a00 190d7d72 29267d31     @@"z.z..r}..1}&)
    b708:	26282f29 26292929 404d4830 08083820     )/(&)))&0HM@ 8..
    b718:	08080808 2f380808 baacc810 3428102f     ......8/..../.(4
    b728:	7b0000fa 14080000 2222142a 08142a14     ...{....*."".*..
    b738:	00550055 aa55aa55 55ffaa55 00ff55ff     U.U.U.U.U..U.U..
    b748:	00ff0000 ff101010 14141400 101000ff     ................
    b758:	10ff00ff f010f010 fc141414 f7141400     ................
    b768:	0000ff00 14ff00ff fc04f414 10171414     ................
    b778:	1f10101f 14141f10 10001f14 00f01010     ................
    b788:	1f000000 10101010 1010101f 0010f010     ................
    b798:	10ff0000 10101010 10101010 000010ff     ................
    b7a8:	0014ff00 ff00ff00 101f0000 fc000017     ................
    b7b8:	1414f404 14171017 f404f414 00ff0000     ................
    b7c8:	141414f7 14141414 14f700f7 14171414     ................
    b7d8:	101f1010 1414141f 101014f4 00f010f0     ................
    b7e8:	1f101f00 1f000000 00000014 000014fc     ................
    b7f8:	10f010f0 ff10ff10 ff141414 10101014     ................
    b808:	0000001f ff10f000 ffffffff f0f0f0f0     ................
    b818:	fffffff0 00000000 0fffff00 0f0f0f0f     ................
    b828:	38444438 4a4afc44 027e344a 02060602     8DD8D.JJJ4~.....
    b838:	027e027e 41495563 44443863 7e40043c     ~.~.cUIAc8DD<.@~
    b848:	06201e20 02027e02 a5e7a599 492a1c99      . ..~........*I
    b858:	724c1c2a 304c7201 304d4d4a 48784830     *.Lr.rL0JMM00HxH
    b868:	5a62bc30 493e3d46 7e004949 7e010101     0.bZF=>III.~...~
    b878:	2a2a2a2a 5f44442a 51404444 4040444a     *****DD_DD@QJD@@
    b888:	40514a44 01ff0000 ff80e003 08080000     DJQ@............
    b898:	36086b6b 36243612 0f090f06 18000006     kk.6.6$6........
    b8a8:	00000018 30001010 0101ff40 01011f00     .......0@.......
    b8b8:	1d19001e 3c001217 003c3c3c 00000000     .......<<<<.....
    b8c8:	454e494c 54554220 204e4f54 0a544948     LINE BUTTON HIT.
    b8d8:	0000000d 2034364e 54545542 48204e4f     ....N64 BUTTON H
    b8e8:	0d0a5449 00000000 20444552 54545542     IT......RED BUTT
    b8f8:	48204e4f 0d0a5449 00000000 45455247     ON HIT......GREE
    b908:	5542204e 4e4f5454 54494820 00000d0a     N BUTTON HIT....
    b918:	0d0a6425 00000000 70616548 646e6120     %d......Heap and
    b928:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
    b938:	0000000a                                ....

0000b93c <g_gpio_irqn_lut>:
    b93c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    b94c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    b95c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    b96c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000b97c <g_config_reg_lut>:
    b97c:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    b98c:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    b99c:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    b9ac:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    b9bc:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    b9cc:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    b9dc:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    b9ec:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000b9fc <C.16.2565>:
    b9fc:	00000001 00000002 00000004 00000001     ................

0000ba0c <_global_impure_ptr>:
    ba0c:	20000028 00000043                       (.. C...

0000ba14 <blanks.3577>:
    ba14:	20202020 20202020 20202020 20202020                     

0000ba24 <zeroes.3578>:
    ba24:	30303030 30303030 30303030 30303030     0000000000000000
    ba34:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    ba44:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    ba54:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    ba64:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    ba74:	00000030 69666e49 7974696e 00000000     0...Infinity....
    ba84:	004e614e                                NaN.

0000ba88 <__sf_fake_stdin>:
	...

0000baa8 <__sf_fake_stdout>:
	...

0000bac8 <__sf_fake_stderr>:
	...

0000bae8 <charset>:
    bae8:	0000bb20                                 ...

0000baec <lconv>:
    baec:	0000bb1c 0000b8ec 0000b8ec 0000b8ec     ................
    bafc:	0000b8ec 0000b8ec 0000b8ec 0000b8ec     ................
    bb0c:	0000b8ec 0000b8ec ffffffff ffffffff     ................
    bb1c:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
    bb2c:	00000000                                ....

0000bb30 <__mprec_tens>:
    bb30:	00000000 3ff00000 00000000 40240000     .......?......$@
    bb40:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    bb50:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    bb60:	00000000 412e8480 00000000 416312d0     .......A......cA
    bb70:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    bb80:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    bb90:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    bba0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    bbb0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    bbc0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    bbd0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    bbe0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    bbf0:	79d99db4 44ea7843                       ...yCx.D

0000bbf8 <p05.2463>:
    bbf8:	00000005 00000019 0000007d 00000000     ........}.......

0000bc08 <__mprec_bigtens>:
    bc08:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    bc18:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    bc28:	7f73bf3c 75154fdd                       <.s..O.u

0000bc30 <__mprec_tinytens>:
    bc30:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    bc40:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    bc50:	64ac6f43 0ac80628                       Co.d(...

0000bc58 <_init>:
    bc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc5a:	bf00      	nop
    bc5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bc5e:	bc08      	pop	{r3}
    bc60:	469e      	mov	lr, r3
    bc62:	4770      	bx	lr

0000bc64 <_fini>:
    bc64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bc66:	bf00      	nop
    bc68:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bc6a:	bc08      	pop	{r3}
    bc6c:	469e      	mov	lr, r3
    bc6e:	4770      	bx	lr

0000bc70 <__frame_dummy_init_array_entry>:
    bc70:	0485 0000                                   ....

0000bc74 <__do_global_dtors_aux_fini_array_entry>:
    bc74:	0471 0000                                   q...
