{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1591135513058 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1591135513059 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1591135513059 ""}
{ "Info" "" "" "2020.06.02.17:05:26 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.06.02.17:05:26 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1591135527001 ""}
{ "Info" "" "" "2020.06.02.17:05:27 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.06.02.17:05:27 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1591135527007 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.06.02.17:05:40 Info: Saving generation log to /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Saving generation log to /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1591135540310 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1591135540310 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2020.06.02.17:05:40 Info: qsys-generate /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2020.06.02.17:05:40 Info: qsys-generate /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1591135540314 ""}
{ "Info" "soc_system.qsys" "" "2020.06.02.17:05:40 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1591135540332 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Reading input file" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Reading input file" 0 0 "Shell" 0 -1 1591135540348 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding ILC \[interrupt_latency_counter 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding ILC \[interrupt_latency_counter 19.1\]" 0 0 "Shell" 0 -1 1591135540351 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1591135540351 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135540352 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1591135540352 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1591135540353 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1591135540354 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135540354 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1591135540355 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135540355 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1591135540356 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135540356 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1591135540357 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1591135540357 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1591135540359 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135540363 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1591135540364 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1591135540364 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1591135540365 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135540366 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1591135540366 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 19.1\]" 0 0 "Shell" 0 -1 1591135540367 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1591135540367 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1591135540368 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1591135540368 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Building connections" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Building connections" 0 0 "Shell" 0 -1 1591135540369 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Parameterizing connections" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1591135540372 ""}
{ "Info" "" "" "2020.06.02.17:05:40 Info: Validating" {  } {  } 0 0 "2020.06.02.17:05:40 Info: Validating" 0 0 "Shell" 0 -1 1591135540373 ""}
{ "Info" "" "" "2020.06.02.17:05:46 Info: Done reading input file" {  } {  } 0 0 "2020.06.02.17:05:46 Info: Done reading input file" 0 0 "Shell" 0 -1 1591135546048 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1591135547652 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1591135547652 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1591135547652 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1591135547653 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1591135547655 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1591135547656 ""}
{ "Info" "" "" "2020.06.02.17:05:47 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.06.02.17:05:47 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1591135547656 ""}
{ "Info" "" "" "2020.06.02.17:05:48 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.06.02.17:05:48 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1591135548825 ""}
{ "Info" "" "" "2020.06.02.17:05:51 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.06.02.17:05:51 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1591135551654 ""}
{ "Info" "" "" "2020.06.02.17:05:52 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.06.02.17:05:52 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1591135552888 ""}
{ "Info" "" "" "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1591135553136 ""}
{ "Info" "" "" "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1591135553136 ""}
{ "Info" "" "" "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1591135553137 ""}
{ "Info" "" "" "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.06.02.17:05:53 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1591135553137 ""}
{ "Warning" "" "" "2020.06.02.17:05:53 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.06.02.17:05:53 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1591135553322 ""}
{ "Warning" "" "" "2020.06.02.17:05:53 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.06.02.17:05:53 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1591135553322 ""}
{ "Warning" "" "" "2020.06.02.17:05:53 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.06.02.17:05:53 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1591135553322 ""}
{ "Warning" "" "" "2020.06.02.17:05:53 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.06.02.17:05:53 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1591135553323 ""}
{ "Info" "" "" "2020.06.02.17:05:55 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.06.02.17:05:55 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1591135555934 ""}
{ "Info" "" "" "2020.06.02.17:05:55 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.06.02.17:05:55 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1591135555944 ""}
{ "Info" "  ]" "" "2020.06.02.17:05:55 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8415_6937780753938343349.dir/0003_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0003_button_pio_gen" {  } {  } 0 0 "2020.06.02.17:05:55 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8415_6937780753938343349.dir/0003_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1591135555944 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.06.02.17:05:56 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1591135556088 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.06.02.17:05:56 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1591135556090 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.06.02.17:05:56 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1591135556095 ""}
{ "Info" "  ]" "" "2020.06.02.17:05:56 Info: dipsw_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8415_6937780753938343349.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2020.06.02.17:05:56 Info: dipsw_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8415_6937780753938343349.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1591135556095 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.06.02.17:05:56 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1591135556222 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.06.02.17:05:56 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1591135556223 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.06.02.17:05:56 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1591135556287 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.06.02.17:05:56 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1591135556288 ""}
{ "Info" "" "" "2020.06.02.17:05:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.06.02.17:05:56 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1591135556888 ""}
{ "Info" "" "" "2020.06.02.17:05:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.06.02.17:05:57 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1591135557311 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.06.02.17:05:58 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1591135558014 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.06.02.17:05:58 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1591135558033 ""}
{ "Info" "  ]" "" "2020.06.02.17:05:58 Info: jtag_uart:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8415_6937780753938343349.dir/0005_jtag_uart_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2020.06.02.17:05:58 Info: jtag_uart:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8415_6937780753938343349.dir/0005_jtag_uart_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1591135558033 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.06.02.17:05:58 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1591135558183 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.06.02.17:05:58 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1591135558185 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.06.02.17:05:58 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1591135558189 ""}
{ "Info" "  ]" "" "2020.06.02.17:05:58 Info: led_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8415_6937780753938343349.dir/0006_led_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0006_led_pio_gen" {  } {  } 0 0 "2020.06.02.17:05:58 Info: led_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8415_6937780753938343349.dir/0006_led_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8415_6937780753938343349.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1591135558189 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.06.02.17:05:58 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1591135558288 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.06.02.17:05:58 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1591135558289 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.06.02.17:05:58 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1591135558292 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.06.02.17:05:58 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1591135558295 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558413 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.06.02.17:05:58 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1591135558488 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558844 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558866 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558890 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558913 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558936 ""}
{ "Info" "" "" "2020.06.02.17:05:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:58 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135558961 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1591135559230 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1591135559331 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:05:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135559431 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1591135559493 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1591135559496 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1591135559498 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1591135559500 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1591135559517 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1591135559520 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1591135559523 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1591135559525 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1591135559525 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1591135559526 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1591135559527 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1591135559529 ""}
{ "Info" "" "" "2020.06.02.17:05:59 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.06.02.17:05:59 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1591135559531 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1591135579777 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579784 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579791 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579795 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1591135579877 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1591135579878 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579878 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1591135579882 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579882 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1591135579883 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579883 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579884 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135579889 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1591135579894 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1591135579896 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579897 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579897 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579897 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579897 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579898 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579898 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579898 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579898 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579898 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579899 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135579901 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135579910 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579910 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1591135579912 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135579920 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579920 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1591135579938 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1591135579939 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579939 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1591135579940 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579940 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135579946 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1591135579951 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1591135579952 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579952 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579953 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135579955 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135579963 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579963 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1591135579966 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135579974 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579975 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1591135579976 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579976 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579977 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579977 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135579983 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1591135579987 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135579990 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135579997 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:19 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135579997 ""}
{ "Info" "" "" "2020.06.02.17:06:19 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.06.02.17:06:19 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1591135579999 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135580007 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580008 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1591135580009 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580009 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580010 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135580015 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1591135580020 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135580022 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135580030 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580030 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135580038 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580038 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1591135580055 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1591135580121 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580121 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580121 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580122 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580122 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580122 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580122 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1591135580123 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1591135580126 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.06.02.17:06:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1591135580129 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" {  } {  } 0 0 "2020.06.02.17:06:20 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" 0 0 "Shell" 0 -1 1591135580130 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.06.02.17:06:20 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1591135580162 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1591135580163 ""}
{ "Info" "" "" "2020.06.02.17:06:20 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.06.02.17:06:20 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1591135580163 ""}
{ "Info" " --use-relative-paths=true" "" "2020.06.02.17:06:20 Info: sim-script-gen --spd=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:20 Info: sim-script-gen --spd=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135580163 ""}
{ "Info" " --use-relative-paths=true" "" "2020.06.02.17:06:20 Info: Doing: ip-make-simscript --spd=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Doing: ip-make-simscript --spd=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135580166 ""}
{ "Info" " directory:" "" "2020.06.02.17:06:20 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135580972 ""}
{ "Info" "msim_setup.tcl" "" "2020.06.02.17:06:20 Info:     mentor" {  } {  } 0 0 "2020.06.02.17:06:20 Info:     mentor" 0 0 "Shell" 0 -1 1591135580972 ""}
{ "Info" " directory:" "" "2020.06.02.17:06:20 Info: Generating the following file(s) for VCS simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Generating the following file(s) for VCS simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135580981 ""}
{ "Info" "vcs_setup.sh" "" "2020.06.02.17:06:20 Info:     synopsys/vcs" {  } {  } 0 0 "2020.06.02.17:06:20 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1591135580981 ""}
{ "Info" " directory:" "" "2020.06.02.17:06:20 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:20 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135580994 ""}
{ "Info" "synopsys_sim.setup" "" "2020.06.02.17:06:20 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.06.02.17:06:20 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1591135580994 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.06.02.17:06:20 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.06.02.17:06:20 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1591135580994 ""}
{ "Info" " directory:" "" "2020.06.02.17:06:21 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135581021 ""}
{ "Info" "cds.lib" "" "2020.06.02.17:06:21 Info:     cadence" {  } {  } 0 0 "2020.06.02.17:06:21 Info:     cadence" 0 0 "Shell" 0 -1 1591135581021 ""}
{ "Info" "hdl.var" "" "2020.06.02.17:06:21 Info:     cadence" {  } {  } 0 0 "2020.06.02.17:06:21 Info:     cadence" 0 0 "Shell" 0 -1 1591135581026 ""}
{ "Info" "ncsim_setup.sh" "" "2020.06.02.17:06:21 Info:     cadence" {  } {  } 0 0 "2020.06.02.17:06:21 Info:     cadence" 0 0 "Shell" 0 -1 1591135581026 ""}
{ "Info" " directory" "" "2020.06.02.17:06:21 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.06.02.17:06:21 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1591135581026 ""}
{ "Info" " directory:" "" "2020.06.02.17:06:21 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135581034 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.06.02.17:06:21 Info:     aldec" {  } {  } 0 0 "2020.06.02.17:06:21 Info:     aldec" 0 0 "Shell" 0 -1 1591135581034 ""}
{ "Info" "." "" "2020.06.02.17:06:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2020.06.02.17:06:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1591135581034 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.06.02.17:06:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1591135581035 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.06.02.17:06:21 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1591135581035 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1591135581035 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2020.06.02.17:06:21 Info: qsys-generate /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.06.02.17:06:21 Info: qsys-generate /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system.qsys --block-symbol-file --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1591135581035 ""}
{ "Info" "soc_system.qsys" "" "2020.06.02.17:06:21 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1591135581037 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Reading input file" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Reading input file" 0 0 "Shell" 0 -1 1591135581049 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding ILC \[interrupt_latency_counter 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding ILC \[interrupt_latency_counter 19.1\]" 0 0 "Shell" 0 -1 1591135581050 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1591135581050 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135581051 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1591135581051 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1591135581051 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1591135581051 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135581051 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1591135581051 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135581052 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1591135581052 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135581052 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1591135581052 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1591135581052 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1591135581054 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135581057 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1591135581057 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1591135581057 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1591135581057 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135581057 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1591135581058 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 19.1\]" 0 0 "Shell" 0 -1 1591135581058 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1591135581058 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1591135581058 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1591135581058 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Building connections" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Building connections" 0 0 "Shell" 0 -1 1591135581058 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Parameterizing connections" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1591135581060 ""}
{ "Info" "" "" "2020.06.02.17:06:21 Info: Validating" {  } {  } 0 0 "2020.06.02.17:06:21 Info: Validating" 0 0 "Shell" 0 -1 1591135581060 ""}
{ "Info" "" "" "2020.06.02.17:06:26 Info: Done reading input file" {  } {  } 0 0 "2020.06.02.17:06:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1591135586314 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1591135587780 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1591135587780 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1591135587780 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1591135587780 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1591135587782 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1591135587782 ""}
{ "Info" "" "" "2020.06.02.17:06:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.06.02.17:06:27 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1591135587782 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.06.02.17:06:28 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1591135588174 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1591135588174 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info:" {  } {  } 0 0 "2020.06.02.17:06:28 Info:" 0 0 "Shell" 0 -1 1591135588174 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1591135588174 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2020.06.02.17:06:28 Info: qsys-generate /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2020.06.02.17:06:28 Info: qsys-generate /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1591135588174 ""}
{ "Info" "soc_system.qsys" "" "2020.06.02.17:06:28 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1591135588177 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Reading input file" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Reading input file" 0 0 "Shell" 0 -1 1591135588187 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding ILC \[interrupt_latency_counter 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding ILC \[interrupt_latency_counter 19.1\]" 0 0 "Shell" 0 -1 1591135588188 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1591135588188 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding button_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding button_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding clk_0 \[clock_source 19.1\]" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding dipsw_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135588189 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1591135588190 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding fpga_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135588190 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1591135588190 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding hps_0 \[altera_hps 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding hps_0 \[altera_hps 19.1\]" 0 0 "Shell" 0 -1 1591135588190 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1591135588192 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding hps_only_master \[altera_jtag_avalon_master 19.1\]" 0 0 "Shell" 0 -1 1591135588195 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1591135588195 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding jtag_uart \[altera_avalon_jtag_uart 19.1\]" 0 0 "Shell" 0 -1 1591135588195 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1591135588195 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding led_pio \[altera_avalon_pio 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding led_pio \[altera_avalon_pio 19.1\]" 0 0 "Shell" 0 -1 1591135588195 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1591135588196 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 19.1\]" 0 0 "Shell" 0 -1 1591135588196 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1591135588196 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 19.1\]" 0 0 "Shell" 0 -1 1591135588196 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1591135588196 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Building connections" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Building connections" 0 0 "Shell" 0 -1 1591135588197 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Parameterizing connections" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1591135588198 ""}
{ "Info" "" "" "2020.06.02.17:06:28 Info: Validating" {  } {  } 0 0 "2020.06.02.17:06:28 Info: Validating" 0 0 "Shell" 0 -1 1591135588198 ""}
{ "Info" "" "" "2020.06.02.17:06:33 Info: Done reading input file" {  } {  } 0 0 "2020.06.02.17:06:33 Info: Done reading input file" 0 0 "Shell" 0 -1 1591135593386 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1591135594812 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1591135594812 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1591135594812 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1591135594812 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1591135594814 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1591135594814 ""}
{ "Info" "" "" "2020.06.02.17:06:34 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.06.02.17:06:34 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1591135594814 ""}
{ "Info" "" "" "2020.06.02.17:07:01 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.06.02.17:07:01 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1591135621562 ""}
{ "Info" "" "" "2020.06.02.17:07:03 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.06.02.17:07:03 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1591135623314 ""}
{ "Info" "" "" "2020.06.02.17:07:03 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.06.02.17:07:03 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1591135623897 ""}
{ "Info" "" "" "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1591135624023 ""}
{ "Info" "" "" "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1591135624023 ""}
{ "Info" "" "" "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1591135624023 ""}
{ "Info" "" "" "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.06.02.17:07:04 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1591135624023 ""}
{ "Warning" "" "" "2020.06.02.17:07:04 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.06.02.17:07:04 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1591135624165 ""}
{ "Warning" "" "" "2020.06.02.17:07:04 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.06.02.17:07:04 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1591135624165 ""}
{ "Warning" "" "" "2020.06.02.17:07:04 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.06.02.17:07:04 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1591135624165 ""}
{ "Warning" "" "" "2020.06.02.17:07:04 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.06.02.17:07:04 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1591135624166 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.06.02.17:07:06 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1591135626527 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.06.02.17:07:06 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1591135626545 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.06.02.17:07:06 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8415_6937780753938343349.dir/0059_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0059_button_pio_gen/" {  } {  } 0 0 "2020.06.02.17:07:06 Info: button_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8415_6937780753938343349.dir/0059_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1591135626545 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.06.02.17:07:06 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1591135626662 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.06.02.17:07:06 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1591135626662 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.06.02.17:07:06 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1591135626669 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.06.02.17:07:06 Info: dipsw_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8415_6937780753938343349.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2020.06.02.17:07:06 Info: dipsw_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8415_6937780753938343349.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1591135626669 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.06.02.17:07:06 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1591135626791 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.06.02.17:07:06 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1591135626792 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.06.02.17:07:06 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1591135626852 ""}
{ "Info" "" "" "2020.06.02.17:07:06 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.06.02.17:07:06 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1591135626852 ""}
{ "Info" "" "" "2020.06.02.17:07:07 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.06.02.17:07:07 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1591135627395 ""}
{ "Info" "" "" "2020.06.02.17:07:07 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.06.02.17:07:07 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1591135627810 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.06.02.17:07:08 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1591135628227 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.06.02.17:07:08 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1591135628244 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.06.02.17:07:08 Info: jtag_uart:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8415_6937780753938343349.dir/0061_jtag_uart_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2020.06.02.17:07:08 Info: jtag_uart:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8415_6937780753938343349.dir/0061_jtag_uart_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1591135628245 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.06.02.17:07:08 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1591135628395 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.06.02.17:07:08 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1591135628396 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.06.02.17:07:08 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1591135628401 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.06.02.17:07:08 Info: led_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8415_6937780753938343349.dir/0062_led_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0062_led_pio_gen/" {  } {  } 0 0 "2020.06.02.17:07:08 Info: led_pio:   Generation command is \[exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8415_6937780753938343349.dir/0062_led_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8415_6937780753938343349.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1591135628401 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.06.02.17:07:08 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1591135628504 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.06.02.17:07:08 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1591135628505 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.06.02.17:07:08 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1591135628505 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.06.02.17:07:08 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1591135628507 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135628572 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.06.02.17:07:08 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1591135628628 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135628964 ""}
{ "Info" "" "" "2020.06.02.17:07:08 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:08 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135628984 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135629005 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135629027 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135629048 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135629070 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1591135629266 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1591135629386 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1591135629474 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1591135629526 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1591135629528 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1591135629529 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1591135629531 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1591135629532 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1591135629533 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1591135629536 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1591135629537 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1591135629537 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1591135629538 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1591135629538 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1591135629540 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1591135629542 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1591135629615 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1591135629688 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1591135629688 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1591135629689 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1591135629690 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135629695 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1591135629699 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1591135629701 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629702 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629702 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629702 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135629704 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135629712 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1591135629714 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135629721 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629721 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1591135629738 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1591135629738 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1591135629739 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135629744 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1591135629749 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1591135629750 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629751 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629751 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135629753 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135629761 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629761 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1591135629763 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135629772 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629773 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1591135629773 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629774 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629774 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629774 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135629782 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1591135629789 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135629791 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135629799 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629799 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1591135629801 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135629809 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629809 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1591135629810 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629810 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629811 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1591135629816 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1591135629821 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1591135629823 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1591135629831 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629831 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1591135629838 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.06.02.17:07:09 Info: Reusing file /home/john/Code/augmented_listening_sum2020/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1591135629838 ""}
{ "Info" "" "" "2020.06.02.17:07:09 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.06.02.17:07:09 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1591135629855 ""}
{ "Info" "" "" "2020.06.02.17:07:23 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.06.02.17:07:23 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1591135643017 ""}
{ "Info" "" "" "2020.06.02.17:07:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.06.02.17:07:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1591135643024 ""}
{ "Info" "" "" "2020.06.02.17:07:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.06.02.17:07:23 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1591135643027 ""}
{ "Info" "" "" "2020.06.02.17:07:23 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2020.06.02.17:07:23 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1591135643027 ""}
{ "Info" "" "" "2020.06.02.17:07:23 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.06.02.17:07:23 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1591135643668 ""}
{ "Info" "" "" "2020.06.02.17:07:23 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.06.02.17:07:23 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1591135643669 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1591135650800 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1591135650800 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1591135651794 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1591135651795 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/john/intelFPGA/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/john/intelFPGA/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1591135658637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591135658637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 17:07:38 2020 " "Processing ended: Tue Jun  2 17:07:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591135658637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:34 " "Elapsed time: 00:02:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591135658637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:30 " "Total CPU time (on all processors): 00:05:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591135658637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1591135658637 ""}
