<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/ifu/el2_ifu_mem_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL branch coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/ifu</a> - el2_ifu_mem_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">66</td>
            <td class="headerCovTableEntry">110</td>
            <td class="headerCovTableEntryLo">60.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:09</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //********************************************************************************</a>
<a name="2"><span class="lineNum">       2 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="3"><span class="lineNum">       3 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="6"><span class="lineNum">       6 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="7"><span class="lineNum">       7 </span>            : // You may obtain a copy of the License at</a>
<a name="8"><span class="lineNum">       8 </span>            : //</a>
<a name="9"><span class="lineNum">       9 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="10"><span class="lineNum">      10 </span>            : //</a>
<a name="11"><span class="lineNum">      11 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="12"><span class="lineNum">      12 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="13"><span class="lineNum">      13 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="14"><span class="lineNum">      14 </span>            : // See the License for the specific language governing permissions and</a>
<a name="15"><span class="lineNum">      15 </span>            : // limitations under the License.</a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : //********************************************************************************</a>
<a name="20"><span class="lineNum">      20 </span>            : // Function: Icache , iccm  control</a>
<a name="21"><span class="lineNum">      21 </span>            : // BFF -&gt; F1 -&gt; F2 -&gt; A</a>
<a name="22"><span class="lineNum">      22 </span>            : //********************************************************************************</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : module el2_ifu_mem_ctl</a>
<a name="25"><span class="lineNum">      25 </span>            : import el2_pkg::*;</a>
<a name="26"><span class="lineNum">      26 </span>            : #(</a>
<a name="27"><span class="lineNum">      27 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            :  )</a>
<a name="29"><span class="lineNum">      29 </span>            :   (</a>
<a name="30"><span class="lineNum">      30 </span>            :    input logic clk,                                                 // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</a>
<a name="31"><span class="lineNum">      31 </span>            :    input logic active_clk,                                          // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</a>
<a name="32"><span class="lineNum">      32 </span>            :    input logic free_l2clk,                                          // Clock always.                  Through one clock header.  For flops with    second header built in.</a>
<a name="33"><span class="lineNum">      33 </span>            :    input logic rst_l,                                               // reset, active low</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            :    input logic                       exu_flush_final,               // Flush from the pipeline., includes flush lower</a>
<a name="36"><span class="lineNum">      36 </span>            :    input logic                       dec_tlu_flush_lower_wb,        // Flush lower from the pipeline.</a>
<a name="37"><span class="lineNum">      37 </span>            :    input logic                       dec_tlu_flush_err_wb,          // Flush from the pipeline due to perr.</a>
<a name="38"><span class="lineNum">      38 </span>            :    input logic                       dec_tlu_i0_commit_cmt,         // committed i0 instruction</a>
<a name="39"><span class="lineNum">      39 </span>            :    input logic                       dec_tlu_force_halt,            // force halt.</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            :    input logic [31:1]                ifc_fetch_addr_bf,             // Fetch Address byte aligned always.      F1 stage.</a>
<a name="42"><span class="lineNum">      42 </span>            :    input logic                       ifc_fetch_uncacheable_bf,      // The fetch request is uncacheable space. F1 stage</a>
<a name="43"><span class="lineNum">      43 </span>            :    input logic                       ifc_fetch_req_bf,              // Fetch request. Comes with the address.  F1 stage</a>
<a name="44"><span class="lineNum">      44 </span>            :    input logic                       ifc_fetch_req_bf_raw,          // Fetch request without some qualifications. Used for clock-gating. F1 stage</a>
<a name="45"><span class="lineNum">      45 </span>            :    input logic                       ifc_iccm_access_bf,            // This request is to the ICCM. Do not generate misses to the bus.</a>
<a name="46"><span class="lineNum">      46 </span>            :    input logic                       ifc_region_acc_fault_bf,       // Access fault. in ICCM region but offset is outside defined ICCM.</a>
<a name="47"><span class="lineNum">      47 </span>            :    input logic                       ifc_dma_access_ok,             // It is OK to give dma access to the ICCM. (ICCM is not busy this cycle).</a>
<a name="48"><span class="lineNum">      48 </span>            :    input logic                       dec_tlu_fence_i_wb,            // Fence.i instruction is committing. Clear all Icache valids.</a>
<a name="49"><span class="lineNum">      49 </span>            :    input logic                       ifu_bp_hit_taken_f,            // Branch is predicted taken. Kill the fetch next cycle.</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            :    input logic                       ifu_bp_inst_mask_f,            // tell ic which valids to kill because of a taken branch, right justified</a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span>            :    output logic                      ifu_miss_state_idle,           // No icache misses are outstanding.</a>
<a name="54"><span class="lineNum">      54 </span>            :    output logic                      ifu_ic_mb_empty,               // Continue with normal fetching. This does not mean that miss is finished.</a>
<a name="55"><span class="lineNum">      55 </span>            :    output logic                      ic_dma_active  ,               // In the middle of servicing dma request to ICCM. Do not make any new requests.</a>
<a name="56"><span class="lineNum">      56 </span>            :    output logic                      ic_write_stall,                // Stall fetch the cycle we are writing the cache.</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : /// PMU signals</a>
<a name="59"><span class="lineNum">      59 </span>            :    output logic                      ifu_pmu_ic_miss,               // IC miss event</a>
<a name="60"><span class="lineNum">      60 </span>            :    output logic                      ifu_pmu_ic_hit,                // IC hit event</a>
<a name="61"><span class="lineNum">      61 </span>            :    output logic                      ifu_pmu_bus_error,             // Bus error event</a>
<a name="62"><span class="lineNum">      62 </span>            :    output logic                      ifu_pmu_bus_busy,              // Bus busy event</a>
<a name="63"><span class="lineNum">      63 </span>            :    output logic                      ifu_pmu_bus_trxn,              // Bus transaction</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            :   //-------------------------- IFU AXI signals--------------------------</a>
<a name="66"><span class="lineNum">      66 </span>            :    // AXI Write Channels</a>
<a name="67"><span class="lineNum">      67 </span>            :    output logic                            ifu_axi_awvalid,</a>
<a name="68"><span class="lineNum">      68 </span>            :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_awid,</a>
<a name="69"><span class="lineNum">      69 </span>            :    output logic [31:0]                     ifu_axi_awaddr,</a>
<a name="70"><span class="lineNum">      70 </span>            :    output logic [3:0]                      ifu_axi_awregion,</a>
<a name="71"><span class="lineNum">      71 </span>            :    output logic [7:0]                      ifu_axi_awlen,</a>
<a name="72"><span class="lineNum">      72 </span>            :    output logic [2:0]                      ifu_axi_awsize,</a>
<a name="73"><span class="lineNum">      73 </span>            :    output logic [1:0]                      ifu_axi_awburst,</a>
<a name="74"><span class="lineNum">      74 </span>            :    output logic                            ifu_axi_awlock,</a>
<a name="75"><span class="lineNum">      75 </span>            :    output logic [3:0]                      ifu_axi_awcache,</a>
<a name="76"><span class="lineNum">      76 </span>            :    output logic [2:0]                      ifu_axi_awprot,</a>
<a name="77"><span class="lineNum">      77 </span>            :    output logic [3:0]                      ifu_axi_awqos,</a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span>            :    output logic                            ifu_axi_wvalid,</a>
<a name="80"><span class="lineNum">      80 </span>            :    output logic [63:0]                     ifu_axi_wdata,</a>
<a name="81"><span class="lineNum">      81 </span>            :    output logic [7:0]                      ifu_axi_wstrb,</a>
<a name="82"><span class="lineNum">      82 </span>            :    output logic                            ifu_axi_wlast,</a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span>            :    output logic                            ifu_axi_bready,</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :    // AXI Read Channels</a>
<a name="87"><span class="lineNum">      87 </span>            :    output logic                            ifu_axi_arvalid,</a>
<a name="88"><span class="lineNum">      88 </span>            :    input  logic                            ifu_axi_arready,</a>
<a name="89"><span class="lineNum">      89 </span>            :    output logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_arid,</a>
<a name="90"><span class="lineNum">      90 </span>            :    output logic [31:0]                     ifu_axi_araddr,</a>
<a name="91"><span class="lineNum">      91 </span>            :    output logic [3:0]                      ifu_axi_arregion,</a>
<a name="92"><span class="lineNum">      92 </span>            :    output logic [7:0]                      ifu_axi_arlen,</a>
<a name="93"><span class="lineNum">      93 </span>            :    output logic [2:0]                      ifu_axi_arsize,</a>
<a name="94"><span class="lineNum">      94 </span>            :    output logic [1:0]                      ifu_axi_arburst,</a>
<a name="95"><span class="lineNum">      95 </span>            :    output logic                            ifu_axi_arlock,</a>
<a name="96"><span class="lineNum">      96 </span>            :    output logic [3:0]                      ifu_axi_arcache,</a>
<a name="97"><span class="lineNum">      97 </span>            :    output logic [2:0]                      ifu_axi_arprot,</a>
<a name="98"><span class="lineNum">      98 </span>            :    output logic [3:0]                      ifu_axi_arqos,</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :    input  logic                            ifu_axi_rvalid,</a>
<a name="101"><span class="lineNum">     101 </span>            :    output logic                            ifu_axi_rready,</a>
<a name="102"><span class="lineNum">     102 </span>            :    input  logic [pt.IFU_BUS_TAG-1:0]       ifu_axi_rid,</a>
<a name="103"><span class="lineNum">     103 </span>            :    input  logic [63:0]                     ifu_axi_rdata,</a>
<a name="104"><span class="lineNum">     104 </span>            :    input  logic [1:0]                      ifu_axi_rresp,</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :     input  logic                     ifu_bus_clk_en,</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :    input  logic                      dma_iccm_req,      //  dma iccm command (read or write)</a>
<a name="110"><span class="lineNum">     110 </span>            :    input  logic [31:0]               dma_mem_addr,      //  dma address</a>
<a name="111"><span class="lineNum">     111 </span>            :    input  logic [2:0]                dma_mem_sz,        //  size</a>
<a name="112"><span class="lineNum">     112 </span>            :    input  logic                      dma_mem_write,     //  write</a>
<a name="113"><span class="lineNum">     113 </span>            :    input  logic [63:0]               dma_mem_wdata,     //  write data</a>
<a name="114"><span class="lineNum">     114 </span>            :    input  logic [2:0]                dma_mem_tag,       //  DMA Buffer entry number</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            :    output logic                      iccm_dma_ecc_error,//   Data read from iccm has an ecc error</a>
<a name="117"><span class="lineNum">     117 </span>            :    output logic                      iccm_dma_rvalid,   //   Data read from iccm is valid</a>
<a name="118"><span class="lineNum">     118 </span>            :    output logic [63:0]               iccm_dma_rdata,    //   dma data read from iccm</a>
<a name="119"><span class="lineNum">     119 </span>            :    output logic [2:0]                iccm_dma_rtag,     //   Tag of the DMA req</a>
<a name="120"><span class="lineNum">     120 </span>            :    output logic                      iccm_ready,        //   iccm ready to accept new command.</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : //   I$ &amp; ITAG Ports</a>
<a name="124"><span class="lineNum">     124 </span>            :    output logic [31:1]               ic_rw_addr,         // Read/Write addresss to the Icache.</a>
<a name="125"><span class="lineNum">     125 </span>            :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_wr_en,           // Icache write enable, when filling the Icache.</a>
<a name="126"><span class="lineNum">     126 </span>            :    output logic                      ic_rd_en,           // Icache read  enable.</a>
<a name="127"><span class="lineNum">     127 </span>            : </a>
<a name="128"><span class="lineNum">     128 </span>            :    output logic [pt.ICACHE_BANKS_WAY-1:0] [70:0]               ic_wr_data,           // Data to fill to the Icache. With ECC</a>
<a name="129"><span class="lineNum">     129 </span>            :    input  logic [63:0]               ic_rd_data ,          // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</a>
<a name="130"><span class="lineNum">     130 </span>            :    input  logic [70:0]               ic_debug_rd_data ,          // Data read from Icache. 2x64bits + parity bits. F2 stage. With ECC</a>
<a name="131"><span class="lineNum">     131 </span>            :    input  logic [25:0]               ictag_debug_rd_data,  // Debug icache tag.</a>
<a name="132"><span class="lineNum">     132 </span>            :    output logic [70:0]               ic_debug_wr_data,     // Debug wr cache.</a>
<a name="133"><span class="lineNum">     133 </span>            :    output logic [70:0]               ifu_ic_debug_rd_data, // debug data read</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_eccerr,    //</a>
<a name="137"><span class="lineNum">     137 </span>            :    input  logic [pt.ICACHE_BANKS_WAY-1:0] ic_parerr,</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            :    output logic [pt.ICACHE_INDEX_HI:3]               ic_debug_addr,      // Read/Write addresss to the Icache.</a>
<a name="140"><span class="lineNum">     140 </span>            :    output logic                      ic_debug_rd_en,     // Icache debug rd</a>
<a name="141"><span class="lineNum">     141 </span>            :    output logic                      ic_debug_wr_en,     // Icache debug wr</a>
<a name="142"><span class="lineNum">     142 </span>            :    output logic                      ic_debug_tag_array, // Debug tag array</a>
<a name="143"><span class="lineNum">     143 </span>            :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_debug_way,       // Debug way. Rd or Wr.</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            :    output logic [pt.ICACHE_NUM_WAYS-1:0]                ic_tag_valid,       // Valid bits when accessing the Icache. One valid bit per way. F2 stage</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :    input  logic [pt.ICACHE_NUM_WAYS-1:0]                ic_rd_hit,          // Compare hits from Icache tags. Per way.  F2 stage</a>
<a name="149"><span class="lineNum">     149 </span>            :    input  logic                      ic_tag_perr,        // Icache Tag parity error</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            :    // ICCM ports</a>
<a name="152"><span class="lineNum">     152 </span>            :    output logic [pt.ICCM_BITS-1:1]  iccm_rw_addr,       // ICCM read/write address.</a>
<a name="153"><span class="lineNum">     153 </span>            :    output logic                      iccm_wren,          // ICCM write enable (through the DMA)</a>
<a name="154"><span class="lineNum">     154 </span>            :    output logic                      iccm_rden,          // ICCM read enable.</a>
<a name="155"><span class="lineNum">     155 </span>            :    output logic [77:0]               iccm_wr_data,       // ICCM write data.</a>
<a name="156"><span class="lineNum">     156 </span>            :    output logic [2:0]                iccm_wr_size,       // ICCM write location within DW.</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :    input  logic [63:0]               iccm_rd_data,       // Data read from ICCM.</a>
<a name="159"><span class="lineNum">     159 </span>            :    input  logic [77:0]               iccm_rd_data_ecc,   // Data + ECC read from ICCM.</a>
<a name="160"><span class="lineNum">     160 </span>            :    input  logic [1:0]                ifu_fetch_val,</a>
<a name="161"><span class="lineNum">     161 </span>            :    // IFU control signals</a>
<a name="162"><span class="lineNum">     162 </span>            :    output logic                      ic_hit_f,               // Hit in Icache(if Icache access) or ICCM access( ICCM always has ic_hit_f)</a>
<a name="163"><span class="lineNum">     163 </span>            :    output logic [1:0]                ic_access_fault_f,      // Access fault (bus error or ICCM access in region but out of offset range).</a>
<a name="164"><span class="lineNum">     164 </span>            :    output logic [1:0]                ic_access_fault_type_f, // Access fault types</a>
<a name="165"><span class="lineNum">     165 </span>            :    output logic                      iccm_rd_ecc_single_err, // This fetch has a single ICCM ECC error.</a>
<a name="166"><span class="lineNum">     166 </span>            :    output logic [1:0]                iccm_rd_ecc_double_err, // This fetch has a double ICCM ECC error.</a>
<a name="167"><span class="lineNum">     167 </span>            :    output logic                      iccm_dma_rd_ecc_single_err, // This fetch has a single ICCM DMA ECC error.</a>
<a name="168"><span class="lineNum">     168 </span>            :    output logic                      iccm_dma_rd_ecc_double_err, // This fetch has a double ICCM DMA ECC error.</a>
<a name="169"><span class="lineNum">     169 </span>            :    output logic                      ic_error_start,         // This has any I$ errors ( data/tag/ecc/parity )</a>
<a name="170"><span class="lineNum">     170 </span>            : </a>
<a name="171"><span class="lineNum">     171 </span>            :    output logic                      ifu_async_error_start,  // Or of the sb iccm, and all the icache errors sent to aligner to stop</a>
<a name="172"><span class="lineNum">     172 </span>            :    output logic                      iccm_dma_sb_error,      // Single Bit ECC error from a DMA access</a>
<a name="173"><span class="lineNum">     173 </span>            :    output logic [1:0]                ic_fetch_val_f,         // valid bytes for fetch. To the Aligner.</a>
<a name="174"><span class="lineNum">     174 </span>            :    output logic [31:0]               ic_data_f,              // Data read from Icache or ICCM. To the Aligner.</a>
<a name="175"><span class="lineNum">     175 </span>            :    output logic [63:0]               ic_premux_data,         // Premuxed data to be muxed with Icache data</a>
<a name="176"><span class="lineNum">     176 </span>            :    output logic                      ic_sel_premux_data,     // Select premux data.</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            : /////  Debug</a>
<a name="179"><span class="lineNum">     179 </span>            :    input  el2_cache_debug_pkt_t     dec_tlu_ic_diag_pkt ,       // Icache/tag debug read/write packet</a>
<a name="180"><span class="lineNum">     180 </span>            :    input  logic                      dec_tlu_core_ecc_disable,   // disable the ecc checking and flagging</a>
<a name="181"><span class="lineNum">     181 </span>            :    output logic                      ifu_ic_debug_rd_data_valid, // debug data valid.</a>
<a name="182"><span class="lineNum">     182 </span>            :    output logic                      iccm_buf_correct_ecc,</a>
<a name="183"><span class="lineNum">     183 </span>            :    output logic                      iccm_correction_state,</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            :    input  logic                      ifu_pmp_error,</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :    input  logic         scan_mode</a>
<a name="189"><span class="lineNum">     189 </span>            :    );</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : //  Create different defines for ICACHE and ICCM enable combinations</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :  localparam   NUM_OF_BEATS = 8 ;</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :    logic [31:3]    ifu_ic_req_addr_f;</a>
<a name="198"><span class="lineNum">     198 </span>            :    logic           uncacheable_miss_in ;</a>
<a name="199"><span class="lineNum">     199 </span>            :    logic           uncacheable_miss_ff;</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :    logic           bus_ifu_wr_en     ;</a>
<a name="204"><span class="lineNum">     204 </span>            :    logic           bus_ifu_wr_en_ff  ;</a>
<a name="205"><span class="lineNum">     205 </span>            :    logic           bus_ifu_wr_en_ff_q  ;</a>
<a name="206"><span class="lineNum">     206 </span>            :    logic           bus_ifu_wr_en_ff_wo_err  ;</a>
<a name="207"><span class="lineNum">     207 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     bus_ic_wr_en ;</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            :    logic           reset_tag_valid_for_miss  ;</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            : </a>
<a name="212"><span class="lineNum">     212 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status;</a>
<a name="213"><span class="lineNum">     213 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_mb_in;</a>
<a name="214"><span class="lineNum">     214 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_rep_new;</a>
<a name="215"><span class="lineNum">     215 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_mb_ff;</a>
<a name="216"><span class="lineNum">     216 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_new;</a>
<a name="217"><span class="lineNum">     217 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_hit_new;</a>
<a name="218"><span class="lineNum">     218 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]     way_status_new_w_debug;</a>
<a name="219"><span class="lineNum">     219 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     tagv_mb_in;</a>
<a name="220"><span class="lineNum">     220 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     tagv_mb_ff;</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            :    logic           ifu_wr_data_comb_err ;</a>
<a name="224"><span class="lineNum">     224 </span>            :    logic           ifu_byp_data_err_new;</a>
<a name="225"><span class="lineNum">     225 </span>            :    logic  [1:0]    ifu_byp_data_err_f;</a>
<a name="226"><span class="lineNum">     226 </span>            :    logic           ifu_wr_cumulative_err_data;</a>
<a name="227"><span class="lineNum">     227 </span>            :    logic           ifu_wr_cumulative_err;</a>
<a name="228"><span class="lineNum">     228 </span>            :    logic           ifu_wr_data_comb_err_ff;</a>
<a name="229"><span class="lineNum">     229 </span>            :    logic           scnd_miss_index_match ;</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            :    logic           ifc_dma_access_q_ok;</a>
<a name="233"><span class="lineNum">     233 </span>            :    logic           ifc_iccm_access_f ;</a>
<a name="234"><span class="lineNum">     234 </span>            :    logic           ifc_region_acc_fault_f;</a>
<a name="235"><span class="lineNum">     235 </span>            :    logic           ifc_region_acc_fault_final_f;</a>
<a name="236"><span class="lineNum">     236 </span>            :    logic  [1:0]    ifc_bus_acc_fault_f;</a>
<a name="237"><span class="lineNum">     237 </span>            :    logic           ic_act_miss_f;</a>
<a name="238"><span class="lineNum">     238 </span>            :    logic           ic_miss_under_miss_f;</a>
<a name="239"><span class="lineNum">     239 </span>            :    logic           ic_ignore_2nd_miss_f;</a>
<a name="240"><span class="lineNum">     240 </span>            :    logic           ic_act_hit_f;</a>
<a name="241"><span class="lineNum">     241 </span>            :    logic           miss_pending;</a>
<a name="242"><span class="lineNum">     242 </span>            :    logic [31:1]    imb_in , imb_ff  ;</a>
<a name="243"><span class="lineNum">     243 </span>            :    logic [31:pt.ICACHE_BEAT_ADDR_HI+1]    miss_addr_in , miss_addr  ;</a>
<a name="244"><span class="lineNum">     244 </span>            :    logic           miss_wrap_f ;</a>
<a name="245"><span class="lineNum">     245 </span>            :    logic           flush_final_f;</a>
<a name="246"><span class="lineNum">     246 </span>            :    logic           ifc_fetch_req_f;</a>
<a name="247"><span class="lineNum">     247 </span>            :    logic           ifc_fetch_req_f_raw;</a>
<a name="248"><span class="lineNum">     248 </span>            :    logic           fetch_req_f_qual   ;</a>
<a name="249"><span class="lineNum">     249 </span>            :    logic           ifc_fetch_req_qual_bf ;</a>
<a name="250"><span class="lineNum">     250 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     replace_way_mb_any;</a>
<a name="251"><span class="lineNum">     251 </span>            :    logic           last_beat;</a>
<a name="252"><span class="lineNum">     252 </span>            :    logic           reset_beat_cnt  ;</a>
<a name="253"><span class="lineNum">     253 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:3]     ic_req_addr_bits_hi_3 ;</a>
<a name="254"><span class="lineNum">     254 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:3]     ic_wr_addr_bits_hi_3 ;</a>
<a name="255"><span class="lineNum">     255 </span>            :    logic [31:1]    ifu_fetch_addr_int_f ;</a>
<a name="256"><span class="lineNum">     256 </span>            :    logic [31:1]    ifu_ic_rw_int_addr ;</a>
<a name="257"><span class="lineNum">     257 </span>            :    logic           crit_wd_byp_ok_ff ;</a>
<a name="258"><span class="lineNum">     258 </span>            :    logic           ic_crit_wd_rdy_new_ff;</a>
<a name="259"><span class="lineNum">     259 </span>            :    logic   [79:0]  ic_byp_data_only_pre_new;</a>
<a name="260"><span class="lineNum">     260 </span>            :    logic   [79:0]  ic_byp_data_only_new;</a>
<a name="261"><span class="lineNum">     261 </span>            :    logic           ic_byp_hit_f ;</a>
<a name="262"><span class="lineNum">     262 </span>            :    logic           ic_valid ;</a>
<a name="263"><span class="lineNum">     263 </span>            :    logic           ic_valid_ff;</a>
<a name="264"><span class="lineNum">     264 </span>            :    logic           reset_all_tags;</a>
<a name="265"><span class="lineNum">     265 </span>            :    logic           ic_valid_w_debug;</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     ifu_tag_wren,ifu_tag_wren_ff;</a>
<a name="268"><span class="lineNum">     268 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     ic_debug_tag_wr_en;</a>
<a name="269"><span class="lineNum">     269 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     ifu_tag_wren_w_debug;</a>
<a name="270"><span class="lineNum">     270 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]     ic_debug_way_ff;</a>
<a name="271"><span class="lineNum">     271 </span>            :    logic           ic_debug_rd_en_ff   ;</a>
<a name="272"><span class="lineNum">     272 </span>            :    logic           fetch_bf_f_c1_clken ;</a>
<a name="273"><span class="lineNum">     273 </span>            :    logic           fetch_bf_f_c1_clk;</a>
<a name="274"><span class="lineNum">     274 </span>            :    logic           debug_c1_clken;</a>
<a name="275"><span class="lineNum">     275 </span>            :    logic           debug_c1_clk;</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            :    logic           reset_ic_in ;</a>
<a name="278"><span class="lineNum">     278 </span>            :    logic           reset_ic_ff ;</a>
<a name="279"><span class="lineNum">     279 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:1]     vaddr_f ;</a>
<a name="280"><span class="lineNum">     280 </span>            :    logic [31:1]    ifu_status_wr_addr;</a>
<a name="281"><span class="lineNum">     281 </span>            :    logic           sel_mb_addr ;</a>
<a name="282"><span class="lineNum">     282 </span>            :    logic           sel_mb_addr_ff ;</a>
<a name="283"><span class="lineNum">     283 </span>            :    logic           sel_mb_status_addr ;</a>
<a name="284"><span class="lineNum">     284 </span>            :    logic [63:0]    ic_final_data;</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :    logic [pt.ICACHE_STATUS_BITS-1:0]                              way_status_new_ff ;</a>
<a name="287"><span class="lineNum">     287 </span>            :    logic                                    way_status_wr_en_ff ;</a>
<a name="288"><span class="lineNum">     288 </span>            :    logic [pt.ICACHE_TAG_DEPTH-1:0][pt.ICACHE_STATUS_BITS-1:0]        way_status_out ;</a>
<a name="289"><span class="lineNum">     289 </span>            :    logic [1:0]                              ic_debug_way_enc;</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :    logic [pt.IFU_BUS_TAG-1:0]             ifu_bus_rid_ff;</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :    logic         fetch_req_icache_f;</a>
<a name="294"><span class="lineNum">     294 </span>            :    logic         fetch_req_iccm_f;</a>
<a name="295"><span class="lineNum">     295 </span>            :    logic         ic_iccm_hit_f;</a>
<a name="296"><span class="lineNum">     296 </span>            :    logic         fetch_uncacheable_ff;</a>
<a name="297"><span class="lineNum">     297 </span>            :    logic         way_status_wr_en;</a>
<a name="298"><span class="lineNum">     298 </span>            :    logic         sel_byp_data;</a>
<a name="299"><span class="lineNum">     299 </span>            :    logic         sel_ic_data;</a>
<a name="300"><span class="lineNum">     300 </span>            :    logic         sel_iccm_data;</a>
<a name="301"><span class="lineNum">     301 </span>            :    logic         ic_rd_parity_final_err;</a>
<a name="302"><span class="lineNum">     302 </span>            :    logic         ic_act_miss_f_delayed;</a>
<a name="303"><span class="lineNum">     303 </span>            :    logic         bus_ifu_wr_data_error;</a>
<a name="304"><span class="lineNum">     304 </span>            :    logic         bus_ifu_wr_data_error_ff;</a>
<a name="305"><span class="lineNum">     305 </span>            :    logic         way_status_wr_en_w_debug;</a>
<a name="306"><span class="lineNum">     306 </span>            :    logic         ic_debug_tag_val_rd_out;</a>
<a name="307"><span class="lineNum">     307 </span>            :    logic         ifu_pmu_ic_miss_in;</a>
<a name="308"><span class="lineNum">     308 </span>            :    logic         ifu_pmu_ic_hit_in;</a>
<a name="309"><span class="lineNum">     309 </span>            :    logic         ifu_pmu_bus_error_in;</a>
<a name="310"><span class="lineNum">     310 </span>            :    logic         ifu_pmu_bus_trxn_in;</a>
<a name="311"><span class="lineNum">     311 </span>            :    logic         ifu_pmu_bus_busy_in;</a>
<a name="312"><span class="lineNum">     312 </span>            :    logic         ic_debug_ict_array_sel_in;</a>
<a name="313"><span class="lineNum">     313 </span>            :    logic         ic_debug_ict_array_sel_ff;</a>
<a name="314"><span class="lineNum">     314 </span>            :    logic         debug_data_clken;</a>
<a name="315"><span class="lineNum">     315 </span>            :    logic         last_data_recieved_in ;</a>
<a name="316"><span class="lineNum">     316 </span>            :    logic         last_data_recieved_ff ;</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :    logic                          ifu_bus_rvalid           ;</a>
<a name="319"><span class="lineNum">     319 </span>            :    logic                          ifu_bus_rvalid_ff        ;</a>
<a name="320"><span class="lineNum">     320 </span>            :    logic                          ifu_bus_rvalid_unq_ff    ;</a>
<a name="321"><span class="lineNum">     321 </span>            :    logic                          ifu_bus_arready_unq       ;</a>
<a name="322"><span class="lineNum">     322 </span>            :    logic                          ifu_bus_arready_unq_ff    ;</a>
<a name="323"><span class="lineNum">     323 </span>            :    logic                          ifu_bus_arvalid           ;</a>
<a name="324"><span class="lineNum">     324 </span>            :    logic                          ifu_bus_arvalid_ff        ;</a>
<a name="325"><span class="lineNum">     325 </span>            :    logic                          ifu_bus_arready           ;</a>
<a name="326"><span class="lineNum">     326 </span>            :    logic                          ifu_bus_arready_ff        ;</a>
<a name="327"><span class="lineNum">     327 </span>            :    logic [63:0]                   ifu_bus_rdata_ff        ;</a>
<a name="328"><span class="lineNum">     328 </span>            :    logic [1:0]                    ifu_bus_rresp_ff          ;</a>
<a name="329"><span class="lineNum">     329 </span>            :    logic                          ifu_bus_rsp_valid ;</a>
<a name="330"><span class="lineNum">     330 </span>            :    logic                          ifu_bus_rsp_ready ;</a>
<a name="331"><span class="lineNum">     331 </span>            :    logic [pt.IFU_BUS_TAG-1:0]     ifu_bus_rsp_tag;</a>
<a name="332"><span class="lineNum">     332 </span>            :    logic [63:0]                   ifu_bus_rsp_rdata;</a>
<a name="333"><span class="lineNum">     333 </span>            :    logic [1:0]                    ifu_bus_rsp_opc;</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :    logic [pt.ICACHE_NUM_BEATS-1:0]    write_fill_data;</a>
<a name="336"><span class="lineNum">     336 </span>            :    logic [pt.ICACHE_NUM_BEATS-1:0]    wr_data_c1_clk;</a>
<a name="337"><span class="lineNum">     337 </span>            :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_valid_in;</a>
<a name="338"><span class="lineNum">     338 </span>            :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_valid;</a>
<a name="339"><span class="lineNum">     339 </span>            :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_error_in;</a>
<a name="340"><span class="lineNum">     340 </span>            :    logic [pt.ICACHE_NUM_BEATS-1:0]    ic_miss_buff_data_error;</a>
<a name="341"><span class="lineNum">     341 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:1]    byp_fetch_index;</a>
<a name="342"><span class="lineNum">     342 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_0;</a>
<a name="343"><span class="lineNum">     343 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_1;</a>
<a name="344"><span class="lineNum">     344 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:3]    byp_fetch_index_inc;</a>
<a name="345"><span class="lineNum">     345 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_inc_0;</a>
<a name="346"><span class="lineNum">     346 </span>            :    logic [pt.ICACHE_BEAT_ADDR_HI:2]    byp_fetch_index_inc_1;</a>
<a name="347"><span class="lineNum">     347 </span>            :    logic          miss_buff_hit_unq_f ;</a>
<a name="348"><span class="lineNum">     348 </span>            :    logic          stream_hit_f ;</a>
<a name="349"><span class="lineNum">     349 </span>            :    logic          stream_miss_f ;</a>
<a name="350"><span class="lineNum">     350 </span>            :    logic          stream_eol_f ;</a>
<a name="351"><span class="lineNum">     351 </span>            :    logic          crit_byp_hit_f ;</a>
<a name="352"><span class="lineNum">     352 </span>            :    logic [pt.IFU_BUS_TAG-1:0] other_tag ;</a>
<a name="353"><span class="lineNum">     353 </span>            :    logic [(2*pt.ICACHE_NUM_BEATS)-1:0] [31:0] ic_miss_buff_data;</a>
<a name="354"><span class="lineNum">     354 </span>            :    logic [63:0] ic_miss_buff_half;</a>
<a name="355"><span class="lineNum">     355 </span>            :    logic        scnd_miss_req, scnd_miss_req_q;</a>
<a name="356"><span class="lineNum">     356 </span>            :    logic        scnd_miss_req_in;</a>
<a name="357"><span class="lineNum">     357 </span>            : </a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            :    logic [pt.ICCM_BITS-1:2]                iccm_ecc_corr_index_ff;</a>
<a name="360"><span class="lineNum">     360 </span>            :    logic [pt.ICCM_BITS-1:2]                iccm_ecc_corr_index_in;</a>
<a name="361"><span class="lineNum">     361 </span>            :    logic [38:0]                         iccm_ecc_corr_data_ff;</a>
<a name="362"><span class="lineNum">     362 </span>            :    logic                                iccm_ecc_write_status     ;</a>
<a name="363"><span class="lineNum">     363 </span>            :    logic                                iccm_rd_ecc_single_err_ff   ;</a>
<a name="364"><span class="lineNum">     364 </span>            :    logic                                iccm_error_start;     // start the error fsm</a>
<a name="365"><span class="lineNum">     365 </span>            :    logic                                perr_state_en;</a>
<a name="366"><span class="lineNum">     366 </span>            :    logic                                miss_state_en;</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :    logic        busclk;</a>
<a name="369"><span class="lineNum">     369 </span>            :    logic        busclk_force;</a>
<a name="370"><span class="lineNum">     370 </span>            :    logic        busclk_reset;</a>
<a name="371"><span class="lineNum">     371 </span>            :    logic        bus_ifu_bus_clk_en_ff;</a>
<a name="372"><span class="lineNum">     372 </span>            :    logic        bus_ifu_bus_clk_en ;</a>
<a name="373"><span class="lineNum">     373 </span>            : </a>
<a name="374"><span class="lineNum">     374 </span>            :    logic        ifc_bus_ic_req_ff_in;</a>
<a name="375"><span class="lineNum">     375 </span>            :    logic        ifu_bus_cmd_valid ;</a>
<a name="376"><span class="lineNum">     376 </span>            :    logic        ifu_bus_cmd_ready ;</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span>            :    logic        bus_inc_data_beat_cnt     ;</a>
<a name="379"><span class="lineNum">     379 </span>            :    logic        bus_reset_data_beat_cnt   ;</a>
<a name="380"><span class="lineNum">     380 </span>            :    logic        bus_hold_data_beat_cnt    ;</a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span>            :    logic        bus_inc_cmd_beat_cnt     ;</a>
<a name="383"><span class="lineNum">     383 </span>            :    logic        bus_reset_cmd_beat_cnt_0   ;</a>
<a name="384"><span class="lineNum">     384 </span>            :    logic        bus_reset_cmd_beat_cnt_secondlast   ;</a>
<a name="385"><span class="lineNum">     385 </span>            :    logic        bus_hold_cmd_beat_cnt    ;</a>
<a name="386"><span class="lineNum">     386 </span>            : </a>
<a name="387"><span class="lineNum">     387 </span>            :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_new_data_beat_count  ;</a>
<a name="388"><span class="lineNum">     388 </span>            :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_data_beat_count      ;</a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span>            :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_new_cmd_beat_count  ;</a>
<a name="391"><span class="lineNum">     391 </span>            :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_cmd_beat_count      ;</a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_new_rd_addr_count;</a>
<a name="395"><span class="lineNum">     395 </span>            :    logic [pt.ICACHE_BEAT_BITS-1:0]  bus_rd_addr_count;</a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span>            :    logic        bus_cmd_sent           ;</a>
<a name="399"><span class="lineNum">     399 </span>            :    logic        bus_last_data_beat     ;</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]       bus_wren            ;</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]       bus_wren_last       ;</a>
<a name="405"><span class="lineNum">     405 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0]       wren_reset_miss      ;</a>
<a name="406"><span class="lineNum">     406 </span>            :    logic        ifc_dma_access_ok_d;</a>
<a name="407"><span class="lineNum">     407 </span>            :    logic        ifc_dma_access_ok_prev;</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span>            :    logic   bus_cmd_req_in ;</a>
<a name="410"><span class="lineNum">     410 </span>            :    logic   bus_cmd_req_hold ;</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :    logic   second_half_available ;</a>
<a name="413"><span class="lineNum">     413 </span>            :    logic   write_ic_16_bytes ;</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            :    logic   ifc_region_acc_fault_final_bf;</a>
<a name="416"><span class="lineNum">     416 </span>            :    logic   ifc_region_acc_fault_memory_bf;</a>
<a name="417"><span class="lineNum">     417 </span>            :    logic   ifc_region_acc_fault_memory_f;</a>
<a name="418"><span class="lineNum">     418 </span>            :    logic   ifc_region_acc_okay;</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :    logic   iccm_correct_ecc;</a>
<a name="421"><span class="lineNum">     421 </span>            :    logic   dma_sb_err_state, dma_sb_err_state_ff;</a>
<a name="422"><span class="lineNum">     422 </span>            :    logic   two_byte_instr;</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            :    typedef enum logic [2:0] {IDLE=3'b000, CRIT_BYP_OK=3'b001, HIT_U_MISS=3'b010, MISS_WAIT=3'b011,CRIT_WRD_RDY=3'b100,SCND_MISS=3'b101,STREAM=3'b110 , STALL_SCND_MISS=3'b111} miss_state_t;</a>
<a name="425"><span class="lineNum">     425 </span>            :    miss_state_t miss_state, miss_nxtstate;</a>
<a name="426"><span class="lineNum">     426 </span>            : </a>
<a name="427"><span class="lineNum">     427 </span>            :    typedef enum logic [1:0] {ERR_STOP_IDLE=2'b00, ERR_FETCH1=2'b01 , ERR_FETCH2=2'b10 , ERR_STOP_FETCH=2'b11} err_stop_state_t;</a>
<a name="428"><span class="lineNum">     428 </span>            :    err_stop_state_t err_stop_state, err_stop_nxtstate;</a>
<a name="429"><span class="lineNum">     429 </span>            :    logic   err_stop_state_en ;</a>
<a name="430"><span class="lineNum">     430 </span>            :    logic   err_stop_fetch ;</a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span>            :    logic   ic_crit_wd_rdy;         // Critical fetch is ready to be bypassed.</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            :    logic   ifu_bp_hit_taken_q_f;</a>
<a name="435"><span class="lineNum">     435 </span>            :    logic   ifu_bus_rvalid_unq;</a>
<a name="436"><span class="lineNum">     436 </span>            :    logic   bus_cmd_beat_en;</a>
<a name="437"><span class="lineNum">     437 </span>            : </a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            : // ---- Clock gating section -----</a>
<a name="440"><span class="lineNum">     440 </span>            : // c1 clock enables</a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :    assign fetch_bf_f_c1_clken  = ifc_fetch_req_bf_raw | ifc_fetch_req_f | miss_pending | exu_flush_final | scnd_miss_req;</a>
<a name="444"><span class="lineNum">     444 </span>            :    assign debug_c1_clken       = ic_debug_rd_en | ic_debug_wr_en ;</a>
<a name="445"><span class="lineNum">     445 </span>            :    // C1 - 1 clock pulse for data</a>
<a name="446"><span class="lineNum">     446 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="447"><span class="lineNum">     447 </span>            :    assign fetch_bf_f_c1_clk = 1'b0;</a>
<a name="448"><span class="lineNum">     448 </span>            :    assign debug_c1_clk      = 1'b0;</a>
<a name="449"><span class="lineNum">     449 </span>            : `else</a>
<a name="450"><span class="lineNum">     450 </span>            :    rvclkhdr fetch_bf_f_c1_cgc    ( .en(fetch_bf_f_c1_clken),     .l1clk(fetch_bf_f_c1_clk), .* );</a>
<a name="451"><span class="lineNum">     451 </span>            :    rvclkhdr debug_c1_cgc         ( .en(debug_c1_clken),          .l1clk(debug_c1_clk), .* );</a>
<a name="452"><span class="lineNum">     452 </span>            : `endif</a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            : // ------ end clock gating section ------------------------</a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span>            :    logic [1:0]    iccm_single_ecc_error;</a>
<a name="458"><span class="lineNum">     458 </span>            :    logic          dma_iccm_req_f ;</a>
<a name="459"><span class="lineNum">     459 </span>            :    assign iccm_dma_sb_error     = (|iccm_single_ecc_error[1:0] )  &amp; dma_iccm_req_f ;</a>
<a name="460"><span class="lineNum">     460 </span>            :    assign ifu_async_error_start = iccm_rd_ecc_single_err | ic_error_start;</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            : </a>
<a name="463"><span class="lineNum">     463 </span>            :    typedef enum logic [2:0] {ERR_IDLE=3'b000, IC_WFF=3'b001 , ECC_WFF=3'b010 , ECC_CORR=3'b011, DMA_SB_ERR=3'b100} perr_state_t;</a>
<a name="464"><span class="lineNum">     464 </span>            :    perr_state_t perr_state, perr_nxtstate;</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span>            : </a>
<a name="467"><span class="lineNum">     467 </span>            :    assign ic_dma_active = iccm_correct_ecc | (perr_state == DMA_SB_ERR) | (err_stop_state == ERR_STOP_FETCH) | err_stop_fetch |</a>
<a name="468"><span class="lineNum">     468 </span>            :                           dec_tlu_flush_err_wb; // The last term is to give a error-correction a chance to finish before refetch starts</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            :    assign scnd_miss_req_in     = ifu_bus_rsp_valid &amp; bus_ifu_bus_clk_en &amp; ifu_bus_rsp_ready &amp;</a>
<a name="471"><span class="lineNum">     471 </span>            :                                  (&amp;bus_new_data_beat_count[pt.ICACHE_BEAT_BITS-1:0]) &amp;</a>
<a name="472"><span class="lineNum">     472 </span>            :                                  ~uncacheable_miss_ff &amp;  ((miss_state == SCND_MISS) | (miss_nxtstate == SCND_MISS)) &amp; ~exu_flush_final;</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            :    assign ifu_bp_hit_taken_q_f = ifu_bp_hit_taken_f &amp; ic_hit_f ;</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            :    //////////////////////////////////// Create Miss State Machine ///////////////////////</a>
<a name="477"><span class="lineNum">     477 </span>            :    //                                   Create Miss State Machine                      //</a>
<a name="478"><span class="lineNum">     478 </span>            :    //                                   Create Miss State Machine                      //</a>
<a name="479"><span class="lineNum">     479 </span>            :    //                                   Create Miss State Machine                      //</a>
<a name="480"><span class="lineNum">     480 </span>            :    //////////////////////////////////// Create Miss State Machine ///////////////////////</a>
<a name="481"><span class="lineNum">     481 </span>            :    // FIFO state machine</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineCov">        162 :    always_comb begin : MISS_SM</span></a>
<a name="483"><span class="lineNum">     483 </span><span class="lineCov">        162 :       miss_nxtstate   = IDLE;</span></a>
<a name="484"><span class="lineNum">     484 </span><span class="lineCov">        162 :       miss_state_en   = 1'b0;</span></a>
<a name="485"><span class="lineNum">     485 </span><span class="lineCov">        162 :       case (miss_state)</span></a>
<a name="486"><span class="lineNum">     486 </span><span class="lineCov">    6146322 :          IDLE: begin : idle</span></a>
<a name="487"><span class="lineNum">     487 </span><span class="lineCov">    6146322 :                   miss_nxtstate = (ic_act_miss_f &amp; ~exu_flush_final) ? CRIT_BYP_OK : HIT_U_MISS ;</span></a>
<a name="488"><span class="lineNum">     488 </span><span class="lineCov">    6146322 :                   miss_state_en = ic_act_miss_f &amp; ~dec_tlu_force_halt ;</span></a>
<a name="489"><span class="lineNum">     489 </span>            :          end</a>
<a name="490"><span class="lineNum">     490 </span><span class="lineCov">    7968203 :          CRIT_BYP_OK: begin : crit_byp_ok</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineCov">    7968203 :                   miss_nxtstate =  (dec_tlu_force_halt ) ?                                                                             IDLE :</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineCov">    7968203 :                                   ( ic_byp_hit_f &amp;  (last_data_recieved_ff | (bus_ifu_wr_en_ff &amp; last_beat)) &amp;  uncacheable_miss_ff) ? IDLE :</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineCov">    7968203 :                                   ( ic_byp_hit_f &amp;  ~last_data_recieved_ff                                &amp;  uncacheable_miss_ff) ? MISS_WAIT :</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineCov">    7968203 :                                   (~ic_byp_hit_f &amp;  ~exu_flush_final &amp;  (bus_ifu_wr_en_ff &amp; last_beat)       &amp;  uncacheable_miss_ff) ? CRIT_WRD_RDY :</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineCov">    7968203 :                                   (                                      (bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~uncacheable_miss_ff) ? IDLE :</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineCov">    7968203 :                                   ( ic_byp_hit_f  &amp;  ~exu_flush_final &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~ifu_bp_hit_taken_q_f   &amp; ~uncacheable_miss_ff) ? STREAM :</span></a>
<a name="497"><span class="lineNum">     497 </span><span class="lineCov">    7968203 :                                   ( bus_ifu_wr_en_ff &amp;  ~exu_flush_final &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~ifu_bp_hit_taken_q_f   &amp; ~uncacheable_miss_ff) ? STREAM :</span></a>
<a name="498"><span class="lineNum">     498 </span><span class="lineCov">    7968203 :                                   (~ic_byp_hit_f  &amp;  ~exu_flush_final &amp;  (bus_ifu_wr_en_ff &amp; last_beat)       &amp; ~uncacheable_miss_ff) ? IDLE :</span></a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">    7968203 :                                   ( (exu_flush_final | ifu_bp_hit_taken_q_f)  &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)                      ) ? HIT_U_MISS : IDLE;</span></a>
<a name="500"><span class="lineNum">     500 </span><span class="lineCov">    7968203 :                   miss_state_en =  dec_tlu_force_halt | exu_flush_final | ic_byp_hit_f | ifu_bp_hit_taken_q_f | (bus_ifu_wr_en_ff &amp; last_beat) | (bus_ifu_wr_en_ff &amp; ~uncacheable_miss_ff)  ;</span></a>
<a name="501"><span class="lineNum">     501 </span>            :          end</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :          CRIT_WRD_RDY: begin : crit_wrd_rdy</span></a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :                   miss_nxtstate =  IDLE ;</span></a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :                   miss_state_en =  exu_flush_final | flush_final_f | ic_byp_hit_f | dec_tlu_force_halt  ;</span></a>
<a name="505"><span class="lineNum">     505 </span>            :          end</a>
<a name="506"><span class="lineNum">     506 </span><span class="lineCov">      16506 :          STREAM: begin : stream</span></a>
<a name="507"><span class="lineNum">     507 </span><span class="lineCov">      16506 :                   miss_nxtstate =  ((exu_flush_final | ifu_bp_hit_taken_q_f  | stream_eol_f ) &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt) ? HIT_U_MISS  : IDLE ;</span></a>
<a name="508"><span class="lineNum">     508 </span><span class="lineCov">      16506 :                   miss_state_en =    exu_flush_final | ifu_bp_hit_taken_q_f  | stream_eol_f   |  (bus_ifu_wr_en_ff &amp; last_beat) | dec_tlu_force_halt ;</span></a>
<a name="509"><span class="lineNum">     509 </span>            :          end</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineCov">    2568314 :          MISS_WAIT: begin : miss_wait</span></a>
<a name="511"><span class="lineNum">     511 </span><span class="lineCov">    2568314 :                   miss_nxtstate =  (exu_flush_final &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt) ? HIT_U_MISS  : IDLE ;</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineCov">    2568314 :                   miss_state_en =   exu_flush_final | (bus_ifu_wr_en_ff &amp; last_beat) | dec_tlu_force_halt ;</span></a>
<a name="513"><span class="lineNum">     513 </span>            :          end</a>
<a name="514"><span class="lineNum">     514 </span><span class="lineCov">      59088 :          HIT_U_MISS: begin : hit_u_miss</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineCov">      59088 :                   miss_nxtstate =  ic_miss_under_miss_f &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt ? SCND_MISS :</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineCov">      59088 :                                    ic_ignore_2nd_miss_f &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~dec_tlu_force_halt ? STALL_SCND_MISS : IDLE  ;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineCov">      59088 :                   miss_state_en = (bus_ifu_wr_en_ff &amp; last_beat) | ic_miss_under_miss_f | ic_ignore_2nd_miss_f | dec_tlu_force_halt;</span></a>
<a name="518"><span class="lineNum">     518 </span>            :          end</a>
<a name="519"><span class="lineNum">     519 </span><span class="lineCov">       1175 :          SCND_MISS: begin : scnd_miss</span></a>
<a name="520"><span class="lineNum">     520 </span><span class="lineCov">       1175 :                   miss_nxtstate   = dec_tlu_force_halt ? IDLE  :</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineCov">       1175 :                                     exu_flush_final ?  ((bus_ifu_wr_en_ff &amp; last_beat) ? IDLE : HIT_U_MISS) : CRIT_BYP_OK;</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineCov">       1175 :                   miss_state_en   = (bus_ifu_wr_en_ff &amp; last_beat) | exu_flush_final | dec_tlu_force_halt;</span></a>
<a name="523"><span class="lineNum">     523 </span>            :          end</a>
<a name="524"><span class="lineNum">     524 </span><span class="lineCov">      25690 :          STALL_SCND_MISS: begin : stall_scnd_miss</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineCov">      25690 :                   miss_nxtstate   =  dec_tlu_force_halt ? IDLE  :</span></a>
<a name="526"><span class="lineNum">     526 </span><span class="lineCov">      25690 :                                      exu_flush_final ?  ((bus_ifu_wr_en_ff &amp; last_beat) ? IDLE : HIT_U_MISS) : IDLE;</span></a>
<a name="527"><span class="lineNum">     527 </span><span class="lineCov">      25690 :                   miss_state_en   = (bus_ifu_wr_en_ff &amp; last_beat) | exu_flush_final | dec_tlu_force_halt;</span></a>
<a name="528"><span class="lineNum">     528 </span>            :          end</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :          default: begin : def_case</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                   miss_nxtstate   = IDLE;</span></a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 :                   miss_state_en   = 1'b0;</span></a>
<a name="532"><span class="lineNum">     532 </span>            :          end</a>
<a name="533"><span class="lineNum">     533 </span>            :       endcase</a>
<a name="534"><span class="lineNum">     534 </span>            :    end</a>
<a name="535"><span class="lineNum">     535 </span>            :    rvdffs #(($bits(miss_state_t))) miss_state_ff (.clk(active_clk), .din(miss_nxtstate), .dout({miss_state}), .en(miss_state_en),   .*);</a>
<a name="536"><span class="lineNum">     536 </span>            : </a>
<a name="537"><span class="lineNum">     537 </span>            :   logic    sel_hold_imb     ;</a>
<a name="538"><span class="lineNum">     538 </span>            : </a>
<a name="539"><span class="lineNum">     539 </span>            :    assign miss_pending       =  (miss_state != IDLE) ;</a>
<a name="540"><span class="lineNum">     540 </span>            :    assign crit_wd_byp_ok_ff  =  (miss_state == CRIT_BYP_OK) | ((miss_state == CRIT_WRD_RDY) &amp; ~flush_final_f);</a>
<a name="541"><span class="lineNum">     541 </span>            :    assign sel_hold_imb       =  (miss_pending &amp; ~(bus_ifu_wr_en_ff &amp; last_beat) &amp; ~((miss_state == CRIT_WRD_RDY) &amp; exu_flush_final) &amp;</a>
<a name="542"><span class="lineNum">     542 </span>            :                               ~((miss_state == CRIT_WRD_RDY) &amp; crit_byp_hit_f) ) | ic_act_miss_f |</a>
<a name="543"><span class="lineNum">     543 </span>            :                                 (miss_pending &amp; (miss_nxtstate == CRIT_WRD_RDY)) ;</a>
<a name="544"><span class="lineNum">     544 </span>            : </a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            :    logic         sel_hold_imb_scnd;</a>
<a name="547"><span class="lineNum">     547 </span>            :    logic  [31:1] imb_scnd_in;</a>
<a name="548"><span class="lineNum">     548 </span>            :    logic  [31:1] imb_scnd_ff;</a>
<a name="549"><span class="lineNum">     549 </span>            :    logic         uncacheable_miss_scnd_in ;</a>
<a name="550"><span class="lineNum">     550 </span>            :    logic         uncacheable_miss_scnd_ff ;</a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span>            :    logic  [pt.ICACHE_NUM_WAYS-1:0] tagv_mb_scnd_in;</a>
<a name="553"><span class="lineNum">     553 </span>            :    logic  [pt.ICACHE_NUM_WAYS-1:0] tagv_mb_scnd_ff;</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span>            :    logic  [pt.ICACHE_STATUS_BITS-1:0] way_status_mb_scnd_in;</a>
<a name="556"><span class="lineNum">     556 </span>            :    logic  [pt.ICACHE_STATUS_BITS-1:0] way_status_mb_scnd_ff;</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span>            :    assign sel_hold_imb_scnd                                =((miss_state == SCND_MISS) | ic_miss_under_miss_f) &amp; ~flush_final_f ;</a>
<a name="559"><span class="lineNum">     559 </span>            :    assign way_status_mb_scnd_in[pt.ICACHE_STATUS_BITS-1:0] = (miss_state == SCND_MISS) ? way_status_mb_scnd_ff[pt.ICACHE_STATUS_BITS-1:0] : {way_status[pt.ICACHE_STATUS_BITS-1:0]} ;</a>
<a name="560"><span class="lineNum">     560 </span>            :    assign tagv_mb_scnd_in[pt.ICACHE_NUM_WAYS-1:0]          = (miss_state == SCND_MISS) ? tagv_mb_scnd_ff[pt.ICACHE_NUM_WAYS-1:0]          : ({ic_tag_valid[pt.ICACHE_NUM_WAYS-1:0]} &amp; {pt.ICACHE_NUM_WAYS{~reset_all_tags &amp; ~exu_flush_final}});</a>
<a name="561"><span class="lineNum">     561 </span>            :    assign uncacheable_miss_scnd_in   = sel_hold_imb_scnd ? uncacheable_miss_scnd_ff : ifc_fetch_uncacheable_bf ;</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span>            :    rvdff_fpga #(1)  unc_miss_scnd_ff    (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk), .din (uncacheable_miss_scnd_in), .dout(uncacheable_miss_scnd_ff));</a>
<a name="565"><span class="lineNum">     565 </span>            :    rvdffpcie #(31) imb_f_scnd_ff       (.*, .en(fetch_bf_f_c1_clken),  .din ({imb_scnd_in[31:1]}), .dout({imb_scnd_ff[31:1]}));</a>
<a name="566"><span class="lineNum">     566 </span>            :    rvdff_fpga #(pt.ICACHE_STATUS_BITS)  mb_rep_wayf2_scnd_ff (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk), .din ({way_status_mb_scnd_in[pt.ICACHE_STATUS_BITS-1:0]}), .dout({way_status_mb_scnd_ff[pt.ICACHE_STATUS_BITS-1:0]}));</a>
<a name="567"><span class="lineNum">     567 </span>            :    rvdff_fpga #(pt.ICACHE_NUM_WAYS)     mb_tagv_scnd_ff      (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk), .din ({tagv_mb_scnd_in[pt.ICACHE_NUM_WAYS-1:0]}), .dout({tagv_mb_scnd_ff[pt.ICACHE_NUM_WAYS-1:0]}));</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span>            :    assign ic_req_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] = bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0] ;</a>
<a name="573"><span class="lineNum">     573 </span>            :    assign ic_wr_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3]  = ifu_bus_rid_ff[pt.ICACHE_BEAT_BITS-1:0] &amp; {pt.ICACHE_BEAT_BITS{bus_ifu_wr_en_ff}};</a>
<a name="574"><span class="lineNum">     574 </span>            :    // NOTE: Cacheline size is 16 bytes in this example.</a>
<a name="575"><span class="lineNum">     575 </span>            :    // Tag     Index  Bank Offset</a>
<a name="576"><span class="lineNum">     576 </span>            :    // [31:16] [15:5] [4]  [3:0]</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            : </a>
<a name="579"><span class="lineNum">     579 </span>            :    assign fetch_req_icache_f   = ifc_fetch_req_f &amp; ~ifc_iccm_access_f &amp; ~ifc_region_acc_fault_final_f;</a>
<a name="580"><span class="lineNum">     580 </span>            :    assign fetch_req_iccm_f     = ifc_fetch_req_f &amp;  ifc_iccm_access_f;</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :    assign ic_iccm_hit_f        = fetch_req_iccm_f  &amp;  (~miss_pending | (miss_state==HIT_U_MISS) | (miss_state==STREAM));</a>
<a name="583"><span class="lineNum">     583 </span>            :    assign ic_byp_hit_f         = (crit_byp_hit_f | stream_hit_f)  &amp; fetch_req_icache_f &amp;  miss_pending ;</a>
<a name="584"><span class="lineNum">     584 </span>            :    assign ic_act_hit_f         = (|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) &amp; fetch_req_icache_f &amp; ~reset_all_tags &amp; (~miss_pending | (miss_state==HIT_U_MISS)) &amp; ~sel_mb_addr_ff;</a>
<a name="585"><span class="lineNum">     585 </span>            :    assign ic_act_miss_f        = (((~(|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) | reset_all_tags) &amp; fetch_req_icache_f &amp; ~miss_pending) | scnd_miss_req) &amp; ~ifc_region_acc_fault_final_f;</a>
<a name="586"><span class="lineNum">     586 </span>            :    assign ic_miss_under_miss_f = (~(|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) | reset_all_tags) &amp; fetch_req_icache_f &amp; (miss_state == HIT_U_MISS) &amp;</a>
<a name="587"><span class="lineNum">     587 </span>            :                                    (imb_ff[31:pt.ICACHE_TAG_INDEX_LO] != ifu_fetch_addr_int_f[31:pt.ICACHE_TAG_INDEX_LO]) &amp; ~uncacheable_miss_ff &amp; ~sel_mb_addr_ff &amp; ~ifc_region_acc_fault_final_f;</a>
<a name="588"><span class="lineNum">     588 </span>            :    assign ic_ignore_2nd_miss_f = (~(|ic_rd_hit[pt.ICACHE_NUM_WAYS-1:0]) | reset_all_tags) &amp; fetch_req_icache_f &amp; (miss_state == HIT_U_MISS) &amp;</a>
<a name="589"><span class="lineNum">     589 </span>            :                                    ((imb_ff[31:pt.ICACHE_TAG_INDEX_LO] == ifu_fetch_addr_int_f[31:pt.ICACHE_TAG_INDEX_LO])  |   uncacheable_miss_ff) ;</a>
<a name="590"><span class="lineNum">     590 </span>            :    assign ic_hit_f             =  ic_act_hit_f | ic_byp_hit_f | ic_iccm_hit_f | (ifc_region_acc_fault_final_f &amp; ifc_fetch_req_f);</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            :    assign uncacheable_miss_in   = scnd_miss_req ? uncacheable_miss_scnd_ff : sel_hold_imb ? uncacheable_miss_ff : ifc_fetch_uncacheable_bf ;</a>
<a name="593"><span class="lineNum">     593 </span>            :    assign imb_in[31:1]          = scnd_miss_req ? imb_scnd_ff[31:1]        : sel_hold_imb ? imb_ff[31:1] : {ifc_fetch_addr_bf[31:1]} ;</a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span>            :    assign imb_scnd_in[31:1]     = sel_hold_imb_scnd ? imb_scnd_ff[31:1] : {ifc_fetch_addr_bf[31:1]} ;</a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span>            :    assign scnd_miss_index_match  =  (imb_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == imb_scnd_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO]) &amp; scnd_miss_req &amp; ~ifu_wr_cumulative_err_data;</a>
<a name="598"><span class="lineNum">     598 </span>            :    assign way_status_mb_in[pt.ICACHE_STATUS_BITS-1:0] = (scnd_miss_req &amp; ~scnd_miss_index_match) ? way_status_mb_scnd_ff[pt.ICACHE_STATUS_BITS-1:0] :</a>
<a name="599"><span class="lineNum">     599 </span>            :                                                         (scnd_miss_req &amp;  scnd_miss_index_match) ? way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] :</a>
<a name="600"><span class="lineNum">     600 </span>            :                                                          miss_pending                            ? way_status_mb_ff[pt.ICACHE_STATUS_BITS-1:0] :</a>
<a name="601"><span class="lineNum">     601 </span>            :                                                                                                   {way_status[pt.ICACHE_STATUS_BITS-1:0]} ;</a>
<a name="602"><span class="lineNum">     602 </span>            :    assign tagv_mb_in[pt.ICACHE_NUM_WAYS-1:0]          = scnd_miss_req ? (tagv_mb_scnd_ff[pt.ICACHE_NUM_WAYS-1:0] | ({pt.ICACHE_NUM_WAYS {scnd_miss_index_match}} &amp; replace_way_mb_any[pt.ICACHE_NUM_WAYS-1:0])) :</a>
<a name="603"><span class="lineNum">     603 </span>            :                                                          miss_pending ? tagv_mb_ff[pt.ICACHE_NUM_WAYS-1:0]  : ({ic_tag_valid[pt.ICACHE_NUM_WAYS-1:0]} &amp; {pt.ICACHE_NUM_WAYS{~reset_all_tags &amp; ~exu_flush_final}}) ;</a>
<a name="604"><span class="lineNum">     604 </span>            : </a>
<a name="605"><span class="lineNum">     605 </span>            :    assign reset_ic_in           = miss_pending &amp; ~scnd_miss_req_q &amp;  (reset_all_tags |  reset_ic_ff) ;</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            : </a>
<a name="608"><span class="lineNum">     608 </span>            : </a>
<a name="609"><span class="lineNum">     609 </span>            :    rvdffpcie #(31) ifu_fetch_addr_f_ff (.*, .en(fetch_bf_f_c1_clken), .din ({ifc_fetch_addr_bf[31:1]}), .dout({ifu_fetch_addr_int_f[31:1]}));</a>
<a name="610"><span class="lineNum">     610 </span>            : </a>
<a name="611"><span class="lineNum">     611 </span>            :    assign vaddr_f[pt.ICACHE_BEAT_ADDR_HI:1] = ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:1] ;</a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span>            :    rvdffpcie #(31) imb_f_ff        (.*, .en(fetch_bf_f_c1_clken), .din (imb_in[31:1]), .dout(imb_ff[31:1]));</a>
<a name="614"><span class="lineNum">     614 </span>            :    rvdff_fpga #(1) unc_miss_ff     (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),  .din ( uncacheable_miss_in),               .dout( uncacheable_miss_ff));</a>
<a name="615"><span class="lineNum">     615 </span>            : </a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            :    assign miss_addr_in[31:pt.ICACHE_BEAT_ADDR_HI+1]      = (~miss_pending                    ) ? imb_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] :</a>
<a name="618"><span class="lineNum">     618 </span>            :                                                            (                scnd_miss_req_q  ) ? imb_scnd_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] : miss_addr[31:pt.ICACHE_BEAT_ADDR_HI+1] ;</a>
<a name="619"><span class="lineNum">     619 </span>            : </a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            :    rvdfflie #(.WIDTH(31-pt.ICACHE_BEAT_ADDR_HI),.LEFT(31-pt.ICACHE_BEAT_ADDR_HI-8)) miss_f_ff       (.*, .en(bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .din ({miss_addr_in[31:pt.ICACHE_BEAT_ADDR_HI+1]}), .dout({miss_addr[31:pt.ICACHE_BEAT_ADDR_HI+1]}));</a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            : </a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :    rvdff_fpga #(pt.ICACHE_STATUS_BITS)  mb_rep_wayf2_ff (.*, .clk(fetch_bf_f_c1_clk),  .clken(fetch_bf_f_c1_clken), .rawclk(clk),  .din ({way_status_mb_in[pt.ICACHE_STATUS_BITS-1:0]}), .dout({way_status_mb_ff[pt.ICACHE_STATUS_BITS-1:0]}));</a>
<a name="628"><span class="lineNum">     628 </span>            :    rvdff_fpga #(pt.ICACHE_NUM_WAYS)     mb_tagv_ff      (.*, .clk(fetch_bf_f_c1_clk),  .clken(fetch_bf_f_c1_clken), .rawclk(clk),  .din ({tagv_mb_in[pt.ICACHE_NUM_WAYS-1:0]}), .dout({tagv_mb_ff[pt.ICACHE_NUM_WAYS-1:0]}));</a>
<a name="629"><span class="lineNum">     629 </span>            : </a>
<a name="630"><span class="lineNum">     630 </span>            :    assign ifc_fetch_req_qual_bf  = ifc_fetch_req_bf  &amp; ~((miss_state == CRIT_WRD_RDY) &amp; flush_final_f) &amp; ~stream_miss_f ;// &amp; ~exu_flush_final ;</a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span>            :    assign ifc_fetch_req_f       = ifc_fetch_req_f_raw &amp; ~exu_flush_final ;</a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span>            :    rvdff_fpga #(1) ifu_iccm_acc_ff     (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),   .din(ifc_iccm_access_bf),      .dout(ifc_iccm_access_f));</a>
<a name="635"><span class="lineNum">     635 </span>            :    rvdff_fpga #(1) ifu_iccm_reg_acc_ff (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),   .din(ifc_region_acc_fault_final_bf), .dout(ifc_region_acc_fault_final_f));</a>
<a name="636"><span class="lineNum">     636 </span>            :    rvdff_fpga #(1) rgn_acc_ff          (.*, .clk(fetch_bf_f_c1_clk), .clken(fetch_bf_f_c1_clken), .rawclk(clk),   .din(ifc_region_acc_fault_bf),       .dout(ifc_region_acc_fault_f));</a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            :    assign ifu_ic_req_addr_f[31:3]  = {miss_addr[31:pt.ICACHE_BEAT_ADDR_HI+1] , ic_req_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] };</a>
<a name="640"><span class="lineNum">     640 </span>            :    assign ifu_ic_mb_empty          = (((miss_state == HIT_U_MISS) | (miss_state == STREAM)) &amp; ~(bus_ifu_wr_en_ff &amp; last_beat)) |  ~miss_pending ;</a>
<a name="641"><span class="lineNum">     641 </span>            :    assign ifu_miss_state_idle      = (miss_state == IDLE) ;</a>
<a name="642"><span class="lineNum">     642 </span>            : </a>
<a name="643"><span class="lineNum">     643 </span>            : </a>
<a name="644"><span class="lineNum">     644 </span>            :    assign sel_mb_addr  = ((miss_pending &amp; write_ic_16_bytes &amp; ~uncacheable_miss_ff) | reset_tag_valid_for_miss) ;</a>
<a name="645"><span class="lineNum">     645 </span>            :    assign ifu_ic_rw_int_addr[31:1] = ({31{ sel_mb_addr}}  &amp;  {imb_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] , ic_wr_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] , imb_ff[2:1]})  |</a>
<a name="646"><span class="lineNum">     646 </span>            :                                      ({31{~sel_mb_addr}}  &amp;  ifc_fetch_addr_bf[31:1] )   ;</a>
<a name="647"><span class="lineNum">     647 </span>            : </a>
<a name="648"><span class="lineNum">     648 </span>            :    assign sel_mb_status_addr  = ((miss_pending &amp; write_ic_16_bytes &amp; ~uncacheable_miss_ff &amp; last_beat &amp; bus_ifu_wr_en_ff_q) | reset_tag_valid_for_miss) ;</a>
<a name="649"><span class="lineNum">     649 </span>            :    assign ifu_status_wr_addr[31:1] = ({31{ sel_mb_status_addr}}  &amp;  {imb_ff[31:pt.ICACHE_BEAT_ADDR_HI+1] , ic_wr_addr_bits_hi_3[pt.ICACHE_BEAT_ADDR_HI:3] , imb_ff[2:1]})  |</a>
<a name="650"><span class="lineNum">     650 </span>            :                                      ({31{~sel_mb_status_addr}}  &amp;  ifu_fetch_addr_int_f[31:1] )   ;</a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span>            :   assign ic_rw_addr[31:1]      = ifu_ic_rw_int_addr[31:1] ;</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            : if (pt.ICACHE_ECC == 1) begin: icache_ecc_1</a>
<a name="657"><span class="lineNum">     657 </span>            :    logic [6:0]       ic_wr_ecc;</a>
<a name="658"><span class="lineNum">     658 </span>            :    logic [6:0]       ic_miss_buff_ecc;</a>
<a name="659"><span class="lineNum">     659 </span>            :    logic [141:0]     ic_wr_16bytes_data ;</a>
<a name="660"><span class="lineNum">     660 </span>            :    logic [70:0]      ifu_ic_debug_rd_data_in   ;</a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span>            :                 rvecc_encode_64  ic_ecc_encode_64_bus (</a>
<a name="663"><span class="lineNum">     663 </span>            :                            .din    (ifu_bus_rdata_ff[63:0]),</a>
<a name="664"><span class="lineNum">     664 </span>            :                            .ecc_out(ic_wr_ecc[6:0]));</a>
<a name="665"><span class="lineNum">     665 </span>            :                 rvecc_encode_64  ic_ecc_encode_64_buff (</a>
<a name="666"><span class="lineNum">     666 </span>            :                            .din    (ic_miss_buff_half[63:0]),</a>
<a name="667"><span class="lineNum">     667 </span>            :                            .ecc_out(ic_miss_buff_ecc[6:0]));</a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span>            :    for (genvar i=0; i &lt; pt.ICACHE_BANKS_WAY ; i++) begin : ic_wr_data_loop</a>
<a name="670"><span class="lineNum">     670 </span>            :       assign ic_wr_data[i][70:0]  =  ic_wr_16bytes_data[((71*i)+70): (71*i)];</a>
<a name="671"><span class="lineNum">     671 </span>            :    end</a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            :    assign ic_debug_wr_data[70:0]   = {dec_tlu_ic_diag_pkt.icache_wrdata[70:0]} ;</a>
<a name="675"><span class="lineNum">     675 </span>            :    assign ic_error_start           = ((|ic_eccerr[pt.ICACHE_BANKS_WAY-1:0]) &amp; ic_act_hit_f)  | ic_rd_parity_final_err;</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span>            :   assign ifu_ic_debug_rd_data_in[70:0] = ic_debug_ict_array_sel_ff ? {2'b0,ictag_debug_rd_data[25:21],32'b0,ictag_debug_rd_data[20:0],{7-pt.ICACHE_STATUS_BITS{1'b0}}, way_status[pt.ICACHE_STATUS_BITS-1:0],3'b0,ic_debug_tag_val_rd_out} :</a>
<a name="680"><span class="lineNum">     680 </span>            :                                                                      ic_debug_rd_data[70:0];</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :   rvdffe #(71) ifu_debug_data_ff (.*,</a>
<a name="683"><span class="lineNum">     683 </span>            :                                   .en (debug_data_clken),</a>
<a name="684"><span class="lineNum">     684 </span>            :                                   .din ({</a>
<a name="685"><span class="lineNum">     685 </span>            :                                          ifu_ic_debug_rd_data_in[70:0]</a>
<a name="686"><span class="lineNum">     686 </span>            :                                          }),</a>
<a name="687"><span class="lineNum">     687 </span>            :                                   .dout({</a>
<a name="688"><span class="lineNum">     688 </span>            :                                          ifu_ic_debug_rd_data[70:0]</a>
<a name="689"><span class="lineNum">     689 </span>            :                                          })</a>
<a name="690"><span class="lineNum">     690 </span>            :                                   );</a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span>            :   assign ic_wr_16bytes_data[141:0] =  ifu_bus_rid_ff[0] ? {ic_wr_ecc[6:0] , ifu_bus_rdata_ff[63:0] ,  ic_miss_buff_ecc[6:0] , ic_miss_buff_half[63:0] } :</a>
<a name="693"><span class="lineNum">     693 </span>            :                                                         {ic_miss_buff_ecc[6:0] ,  ic_miss_buff_half[63:0] , ic_wr_ecc[6:0] , ifu_bus_rdata_ff[63:0] } ;</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            : end</a>
<a name="697"><span class="lineNum">     697 </span>            : else begin : icache_parity_1</a>
<a name="698"><span class="lineNum">     698 </span>            :    logic [3:0]   ic_wr_parity;</a>
<a name="699"><span class="lineNum">     699 </span>            :    logic [3:0]   ic_miss_buff_parity;</a>
<a name="700"><span class="lineNum">     700 </span>            :    logic [135:0] ic_wr_16bytes_data ;</a>
<a name="701"><span class="lineNum">     701 </span>            :    logic [70:0]  ifu_ic_debug_rd_data_in   ;</a>
<a name="702"><span class="lineNum">     702 </span>            :     for (genvar i=0 ; i &lt; 4 ; i++) begin : DATA_PGEN</a>
<a name="703"><span class="lineNum">     703 </span>            :        rveven_paritygen #(16) par_bus  (.data_in   (ifu_bus_rdata_ff[((16*i)+15):(16*i)]),</a>
<a name="704"><span class="lineNum">     704 </span>            :                                       .parity_out(ic_wr_parity[i]));</a>
<a name="705"><span class="lineNum">     705 </span>            :        rveven_paritygen #(16) par_buff  (.data_in   (ic_miss_buff_half[((16*i)+15):(16*i)]),</a>
<a name="706"><span class="lineNum">     706 </span>            :                                       .parity_out(ic_miss_buff_parity[i]));</a>
<a name="707"><span class="lineNum">     707 </span>            :     end</a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            :    for (genvar i=0; i &lt; pt.ICACHE_BANKS_WAY ; i++) begin : ic_wr_data_loop</a>
<a name="711"><span class="lineNum">     711 </span>            :       assign ic_wr_data[i][70:0]  =  {3'b0, ic_wr_16bytes_data[((68*i)+67): (68*i)]};</a>
<a name="712"><span class="lineNum">     712 </span>            :    end</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            : </a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :    assign ic_debug_wr_data[70:0]   = {dec_tlu_ic_diag_pkt.icache_wrdata[70:0]} ;</a>
<a name="719"><span class="lineNum">     719 </span>            :    assign ic_error_start           = ((|ic_parerr[pt.ICACHE_BANKS_WAY-1:0]) &amp; ic_act_hit_f) | ic_rd_parity_final_err;</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            :    assign ifu_ic_debug_rd_data_in[70:0] = ic_debug_ict_array_sel_ff ? {6'b0,ictag_debug_rd_data[21],32'b0,ictag_debug_rd_data[20:0],{7-pt.ICACHE_STATUS_BITS{1'b0}},way_status[pt.ICACHE_STATUS_BITS-1:0],3'b0,ic_debug_tag_val_rd_out} :</a>
<a name="722"><span class="lineNum">     722 </span>            :                                                                       ic_debug_rd_data[70:0] ;</a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span>            :    rvdffe #(71) ifu_debug_data_ff (.*,</a>
<a name="725"><span class="lineNum">     725 </span>            :                                    .en (debug_data_clken),</a>
<a name="726"><span class="lineNum">     726 </span>            :                                    .din ({</a>
<a name="727"><span class="lineNum">     727 </span>            :                                           ifu_ic_debug_rd_data_in[70:0]</a>
<a name="728"><span class="lineNum">     728 </span>            :                                           }),</a>
<a name="729"><span class="lineNum">     729 </span>            :                                    .dout({</a>
<a name="730"><span class="lineNum">     730 </span>            :                                           ifu_ic_debug_rd_data[70:0]</a>
<a name="731"><span class="lineNum">     731 </span>            :                                           })</a>
<a name="732"><span class="lineNum">     732 </span>            :                                    );</a>
<a name="733"><span class="lineNum">     733 </span>            : </a>
<a name="734"><span class="lineNum">     734 </span>            :    assign ic_wr_16bytes_data[135:0] =  ifu_bus_rid_ff[0] ? {ic_wr_parity[3:0] , ifu_bus_rdata_ff[63:0] ,  ic_miss_buff_parity[3:0] , ic_miss_buff_half[63:0] } :</a>
<a name="735"><span class="lineNum">     735 </span>            :                                                         {ic_miss_buff_parity[3:0] ,  ic_miss_buff_half[63:0] , ic_wr_parity[3:0] , ifu_bus_rdata_ff[63:0] } ;</a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span>            : end</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            : </a>
<a name="740"><span class="lineNum">     740 </span>            :   assign ifu_wr_data_comb_err       =  bus_ifu_wr_data_error_ff ;</a>
<a name="741"><span class="lineNum">     741 </span>            :   assign ifu_wr_cumulative_err      = (ifu_wr_data_comb_err | ifu_wr_data_comb_err_ff) &amp; ~reset_beat_cnt;</a>
<a name="742"><span class="lineNum">     742 </span>            :   assign ifu_wr_cumulative_err_data =  ifu_wr_data_comb_err | ifu_wr_data_comb_err_ff ;</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span>            :   assign sel_byp_data     =  (ic_crit_wd_rdy | (miss_state == STREAM) | (miss_state == CRIT_BYP_OK));</a>
<a name="746"><span class="lineNum">     746 </span>            :   assign sel_ic_data      = ~(ic_crit_wd_rdy | (miss_state == STREAM) | (miss_state == CRIT_BYP_OK) | (miss_state == MISS_WAIT)) &amp; ~fetch_req_iccm_f &amp; ~ifc_region_acc_fault_final_f;</a>
<a name="747"><span class="lineNum">     747 </span>            : </a>
<a name="748"><span class="lineNum">     748 </span>            :  if (pt.ICCM_ICACHE==1) begin: iccm_icache</a>
<a name="749"><span class="lineNum">     749 </span>            :   assign sel_iccm_data    =  fetch_req_iccm_f  ;</a>
<a name="750"><span class="lineNum">     750 </span>            : </a>
<a name="751"><span class="lineNum">     751 </span>            :   assign ic_final_data[63:0]  = ({64{sel_byp_data | sel_iccm_data | sel_ic_data}} &amp; {ic_rd_data[63:0]} ) ;</a>
<a name="752"><span class="lineNum">     752 </span>            : </a>
<a name="753"><span class="lineNum">     753 </span>            :   assign ic_premux_data[63:0] = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) |</a>
<a name="754"><span class="lineNum">     754 </span>            :                           ({64{sel_iccm_data}} &amp; {iccm_rd_data[63:0]});</a>
<a name="755"><span class="lineNum">     755 </span>            : </a>
<a name="756"><span class="lineNum">     756 </span>            :   assign ic_sel_premux_data = sel_iccm_data | sel_byp_data ;</a>
<a name="757"><span class="lineNum">     757 </span>            :  end</a>
<a name="758"><span class="lineNum">     758 </span>            : </a>
<a name="759"><span class="lineNum">     759 </span>            : if (pt.ICCM_ONLY == 1 ) begin: iccm_only</a>
<a name="760"><span class="lineNum">     760 </span>            :   assign sel_iccm_data    =  fetch_req_iccm_f  ;</a>
<a name="761"><span class="lineNum">     761 </span>            :   assign ic_final_data[63:0]  = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) |</a>
<a name="762"><span class="lineNum">     762 </span>            :                           ({64{sel_iccm_data}} &amp; {iccm_rd_data[63:0]});</a>
<a name="763"><span class="lineNum">     763 </span>            :   assign ic_premux_data = '0 ;</a>
<a name="764"><span class="lineNum">     764 </span>            :   assign ic_sel_premux_data = '0 ;</a>
<a name="765"><span class="lineNum">     765 </span>            : end</a>
<a name="766"><span class="lineNum">     766 </span>            : </a>
<a name="767"><span class="lineNum">     767 </span>            : if (pt.ICACHE_ONLY == 1 ) begin: icache_only</a>
<a name="768"><span class="lineNum">     768 </span>            :   assign ic_final_data[63:0]  = ({64{sel_byp_data | sel_ic_data}} &amp; {ic_rd_data[63:0]} ) ;</a>
<a name="769"><span class="lineNum">     769 </span>            :   assign ic_premux_data[63:0] = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) ;</a>
<a name="770"><span class="lineNum">     770 </span>            :   assign ic_sel_premux_data =  sel_byp_data ;</a>
<a name="771"><span class="lineNum">     771 </span>            : end</a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span>            : </a>
<a name="774"><span class="lineNum">     774 </span>            : if (pt.NO_ICCM_NO_ICACHE == 1 ) begin: no_iccm_no_icache</a>
<a name="775"><span class="lineNum">     775 </span>            :   assign ic_final_data[63:0]  = ({64{sel_byp_data }} &amp; {ic_byp_data_only_new[63:0]} ) ;</a>
<a name="776"><span class="lineNum">     776 </span>            :   assign ic_premux_data = 0 ;</a>
<a name="777"><span class="lineNum">     777 </span>            :   assign ic_sel_premux_data = '0 ;</a>
<a name="778"><span class="lineNum">     778 </span>            : end</a>
<a name="779"><span class="lineNum">     779 </span>            : </a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span>            :   assign ifc_bus_acc_fault_f[1:0]   =  {2{ic_byp_hit_f}} &amp; ifu_byp_data_err_f[1:0] ;</a>
<a name="782"><span class="lineNum">     782 </span>            :   assign ic_data_f[31:0]      = ic_final_data[31:0];</a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span>            : </a>
<a name="785"><span class="lineNum">     785 </span>            : </a>
<a name="786"><span class="lineNum">     786 </span>            : assign fetch_req_f_qual       = ic_hit_f &amp; ~exu_flush_final;</a>
<a name="787"><span class="lineNum">     787 </span>            : assign ic_access_fault_f[1:0]  = ({2{ifc_region_acc_fault_final_f}} | ifc_bus_acc_fault_f[1:0])  &amp; {2{~exu_flush_final}};</a>
<a name="788"><span class="lineNum">     788 </span>            : assign ic_access_fault_type_f[1:0] = |iccm_rd_ecc_double_err       ? 2'b01 :</a>
<a name="789"><span class="lineNum">     789 </span>            :                                      ifc_region_acc_fault_f        ? 2'b10 :</a>
<a name="790"><span class="lineNum">     790 </span>            :                                      ifc_region_acc_fault_memory_f ? 2'b11 :  2'b00 ;</a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            :   // right justified</a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span>            : assign ic_fetch_val_f[1] = fetch_req_f_qual &amp; ifu_bp_inst_mask_f &amp; ~(vaddr_f[pt.ICACHE_BEAT_ADDR_HI:1] == {pt.ICACHE_BEAT_ADDR_HI{1'b1}}) &amp; (err_stop_state != ERR_FETCH2);</a>
<a name="795"><span class="lineNum">     795 </span>            : assign ic_fetch_val_f[0] = fetch_req_f_qual ;</a>
<a name="796"><span class="lineNum">     796 </span>            : assign two_byte_instr    =  (ic_data_f[1:0] != 2'b11 )  ;</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="799"><span class="lineNum">     799 </span>            : //  Create full buffer...                                                          //</a>
<a name="800"><span class="lineNum">     800 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="801"><span class="lineNum">     801 </span>            :      logic [63:0]       ic_miss_buff_data_in;</a>
<a name="802"><span class="lineNum">     802 </span>            :      assign ic_miss_buff_data_in[63:0] = ifu_bus_rsp_rdata[63:0];</a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span>            :      for (genvar i=0; i&lt;pt.ICACHE_NUM_BEATS; i++) begin :  wr_flop</a>
<a name="805"><span class="lineNum">     805 </span>            : </a>
<a name="806"><span class="lineNum">     806 </span>            :         assign write_fill_data[i]        =   bus_ifu_wr_en &amp; (  (pt.IFU_BUS_TAG)'(i)  == ifu_bus_rsp_tag[pt.IFU_BUS_TAG-1:0]);</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span>            :         rvdffe #(32) byp_data_0_ff (.*,</a>
<a name="809"><span class="lineNum">     809 </span>            :                                     .en (write_fill_data[i]),</a>
<a name="810"><span class="lineNum">     810 </span>            :                                     .din (ic_miss_buff_data_in[31:0]),</a>
<a name="811"><span class="lineNum">     811 </span>            :                                     .dout(ic_miss_buff_data[i*2][31:0])</a>
<a name="812"><span class="lineNum">     812 </span>            :                                     );</a>
<a name="813"><span class="lineNum">     813 </span>            : </a>
<a name="814"><span class="lineNum">     814 </span>            :         rvdffe #(32) byp_data_1_ff (.*,</a>
<a name="815"><span class="lineNum">     815 </span>            :                                     .en (write_fill_data[i]),</a>
<a name="816"><span class="lineNum">     816 </span>            :                                     .din (ic_miss_buff_data_in[63:32]),</a>
<a name="817"><span class="lineNum">     817 </span>            :                                     .dout(ic_miss_buff_data[i*2+1][31:0])</a>
<a name="818"><span class="lineNum">     818 </span>            :                                     );</a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span>            :         assign ic_miss_buff_data_valid_in[i]  = write_fill_data[i] ? 1'b1  : (ic_miss_buff_data_valid[i]  &amp; ~ic_act_miss_f) ;</a>
<a name="821"><span class="lineNum">     821 </span>            : </a>
<a name="822"><span class="lineNum">     822 </span>            :         rvdff #(1) byp_data_valid_ff (.*,</a>
<a name="823"><span class="lineNum">     823 </span>            :                   .clk (active_clk),</a>
<a name="824"><span class="lineNum">     824 </span>            :                   .din (ic_miss_buff_data_valid_in[i]),</a>
<a name="825"><span class="lineNum">     825 </span>            :                   .dout(ic_miss_buff_data_valid[i]));</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span>            :         assign ic_miss_buff_data_error_in[i]  = write_fill_data[i] ? bus_ifu_wr_data_error  : (ic_miss_buff_data_error[i]  &amp; ~ic_act_miss_f) ;</a>
<a name="828"><span class="lineNum">     828 </span>            : </a>
<a name="829"><span class="lineNum">     829 </span>            :         rvdff #(1) byp_data_error_ff (.*,</a>
<a name="830"><span class="lineNum">     830 </span>            :                   .clk (active_clk),</a>
<a name="831"><span class="lineNum">     831 </span>            :                   .din (ic_miss_buff_data_error_in[i] ),</a>
<a name="832"><span class="lineNum">     832 </span>            :                   .dout(ic_miss_buff_data_error[i]));</a>
<a name="833"><span class="lineNum">     833 </span>            :      end</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="836"><span class="lineNum">     836 </span>            : // New bypass ready                                                                //</a>
<a name="837"><span class="lineNum">     837 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="838"><span class="lineNum">     838 </span>            :    logic   [pt.ICACHE_BEAT_ADDR_HI:1]  bypass_index;</a>
<a name="839"><span class="lineNum">     839 </span>            :    logic   [pt.ICACHE_BEAT_ADDR_HI:3]  bypass_index_5_3_inc;</a>
<a name="840"><span class="lineNum">     840 </span>            :    logic   bypass_data_ready_in;</a>
<a name="841"><span class="lineNum">     841 </span>            :    logic   ic_crit_wd_rdy_new_in;</a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span>            :    assign bypass_index[pt.ICACHE_BEAT_ADDR_HI:1] = imb_ff[pt.ICACHE_BEAT_ADDR_HI:1] ;</a>
<a name="844"><span class="lineNum">     844 </span>            :    assign bypass_index_5_3_inc[pt.ICACHE_BEAT_ADDR_HI:3] = bypass_index[pt.ICACHE_BEAT_ADDR_HI:3] + 1 ;</a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span>            : </a>
<a name="847"><span class="lineNum">     847 </span>            :    assign bypass_data_ready_in = ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                      &amp; ~bypass_index[2] &amp; ~bypass_index[1])) |</a>
<a name="848"><span class="lineNum">     848 </span>            :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                      &amp; ~bypass_index[2] &amp;  bypass_index[1])) |</a>
<a name="849"><span class="lineNum">     849 </span>            :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                      &amp;  bypass_index[2] &amp; ~bypass_index[1])) |</a>
<a name="850"><span class="lineNum">     850 </span>            :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp; ic_miss_buff_data_valid_in[bypass_index_5_3_inc[pt.ICACHE_BEAT_ADDR_HI:3]] &amp;  bypass_index[2] &amp; bypass_index[1])) |</a>
<a name="851"><span class="lineNum">     851 </span>            :                                  ((ic_miss_buff_data_valid_in[bypass_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp; (bypass_index[pt.ICACHE_BEAT_ADDR_HI:3] == {pt.ICACHE_BEAT_BITS{1'b1}})))   ;</a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span>            : </a>
<a name="854"><span class="lineNum">     854 </span>            : </a>
<a name="855"><span class="lineNum">     855 </span>            :    assign    ic_crit_wd_rdy_new_in = ( bypass_data_ready_in &amp; crit_wd_byp_ok_ff   &amp;  uncacheable_miss_ff &amp;  ~exu_flush_final &amp; ~ifu_bp_hit_taken_q_f) |</a>
<a name="856"><span class="lineNum">     856 </span>            :                                      (                        crit_wd_byp_ok_ff   &amp; ~uncacheable_miss_ff &amp;  ~exu_flush_final &amp; ~ifu_bp_hit_taken_q_f) |</a>
<a name="857"><span class="lineNum">     857 </span>            :                                      (ic_crit_wd_rdy_new_ff &amp; ~fetch_req_icache_f &amp; crit_wd_byp_ok_ff    &amp;  ~exu_flush_final) ;</a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span>            : </a>
<a name="860"><span class="lineNum">     860 </span>            :   assign byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:1]          =    ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:1]       ;</a>
<a name="861"><span class="lineNum">     861 </span>            :   assign byp_fetch_index_0[pt.ICACHE_BEAT_ADDR_HI:2]        =   {ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:3],1'b0} ;</a>
<a name="862"><span class="lineNum">     862 </span>            :   assign byp_fetch_index_1[pt.ICACHE_BEAT_ADDR_HI:2]        =   {ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:3],1'b1} ;</a>
<a name="863"><span class="lineNum">     863 </span>            :   assign byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]      =    ifu_fetch_addr_int_f[pt.ICACHE_BEAT_ADDR_HI:3]+1'b1 ;</a>
<a name="864"><span class="lineNum">     864 </span>            :   assign byp_fetch_index_inc_0[pt.ICACHE_BEAT_ADDR_HI:2]    =   {byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3], 1'b0} ;</a>
<a name="865"><span class="lineNum">     865 </span>            :   assign byp_fetch_index_inc_1[pt.ICACHE_BEAT_ADDR_HI:2]    =   {byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3], 1'b1} ;</a>
<a name="866"><span class="lineNum">     866 </span>            : </a>
<a name="867"><span class="lineNum">     867 </span>            :   assign  ifu_byp_data_err_new = (~ifu_fetch_addr_int_f[2] &amp;  ~ifu_fetch_addr_int_f[1] &amp;                                                                           ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  |</a>
<a name="868"><span class="lineNum">     868 </span>            :                                  (~ifu_fetch_addr_int_f[2] &amp;   ifu_fetch_addr_int_f[1] &amp;                                                                           ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  |</a>
<a name="869"><span class="lineNum">     869 </span>            :                                  ( ifu_fetch_addr_int_f[2] &amp;  ~ifu_fetch_addr_int_f[1] &amp;                                                                           ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  |</a>
<a name="870"><span class="lineNum">     870 </span>            :                                  ( ifu_fetch_addr_int_f[2] &amp;   ifu_fetch_addr_int_f[1] &amp; (ic_miss_buff_data_error[byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]] | ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )) ;</a>
<a name="871"><span class="lineNum">     871 </span>            : </a>
<a name="872"><span class="lineNum">     872 </span>            :   assign  ifu_byp_data_err_f[1:0]  =   (ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] )  ? 2'b11 :</a>
<a name="873"><span class="lineNum">     873 </span>            :                                       ( ifu_fetch_addr_int_f[2] &amp;  ifu_fetch_addr_int_f[1] &amp;   ~(ic_miss_buff_data_error[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] ) &amp; (~miss_wrap_f &amp; ic_miss_buff_data_error[byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]])) ? 2'b10 : 2'b00;</a>
<a name="874"><span class="lineNum">     874 </span>            : </a>
<a name="875"><span class="lineNum">     875 </span>            : </a>
<a name="876"><span class="lineNum">     876 </span>            : </a>
<a name="877"><span class="lineNum">     877 </span>            : </a>
<a name="878"><span class="lineNum">     878 </span>            : </a>
<a name="879"><span class="lineNum">     879 </span>            :   assign ic_byp_data_only_pre_new[79:0] =  ({80{~ifu_fetch_addr_int_f[2]}} &amp;   {ic_miss_buff_data[byp_fetch_index_inc_0][15:0],ic_miss_buff_data[byp_fetch_index_1][31:0]     , ic_miss_buff_data[byp_fetch_index_0][31:0]}) |</a>
<a name="880"><span class="lineNum">     880 </span>            :                                            ({80{ ifu_fetch_addr_int_f[2]}} &amp;   {ic_miss_buff_data[byp_fetch_index_inc_1][15:0],ic_miss_buff_data[byp_fetch_index_inc_0][31:0] , ic_miss_buff_data[byp_fetch_index_1][31:0]}) ;</a>
<a name="881"><span class="lineNum">     881 </span>            : </a>
<a name="882"><span class="lineNum">     882 </span>            :   assign ic_byp_data_only_new[79:0]      = ~ifu_fetch_addr_int_f[1] ? {ic_byp_data_only_pre_new[79:0]} :</a>
<a name="883"><span class="lineNum">     883 </span>            :                                                                       {16'b0,ic_byp_data_only_pre_new[79:16]} ;</a>
<a name="884"><span class="lineNum">     884 </span>            : </a>
<a name="885"><span class="lineNum">     885 </span>            :   assign miss_wrap_f      =  (imb_ff[pt.ICACHE_TAG_INDEX_LO] != ifu_fetch_addr_int_f[pt.ICACHE_TAG_INDEX_LO] ) ;</a>
<a name="886"><span class="lineNum">     886 </span>            : </a>
<a name="887"><span class="lineNum">     887 </span>            :   assign miss_buff_hit_unq_f  = ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                     &amp; ~byp_fetch_index[2] &amp; ~byp_fetch_index[1])) |</a>
<a name="888"><span class="lineNum">     888 </span>            :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                     &amp; ~byp_fetch_index[2] &amp;  byp_fetch_index[1])) |</a>
<a name="889"><span class="lineNum">     889 </span>            :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]]                                                     &amp;  byp_fetch_index[2] &amp; ~byp_fetch_index[1])) |</a>
<a name="890"><span class="lineNum">     890 </span>            :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp; ic_miss_buff_data_valid[byp_fetch_index_inc[pt.ICACHE_BEAT_ADDR_HI:3]] &amp;  byp_fetch_index[2] &amp;  byp_fetch_index[1])) |</a>
<a name="891"><span class="lineNum">     891 </span>            :                              ((ic_miss_buff_data_valid[byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3]] &amp;  (byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:3] == {pt.ICACHE_BEAT_BITS{1'b1}})))   ;</a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span>            :   assign stream_hit_f     =  (miss_buff_hit_unq_f &amp; ~miss_wrap_f ) &amp; (miss_state==STREAM) ;</a>
<a name="894"><span class="lineNum">     894 </span>            :   assign stream_miss_f    = ~(miss_buff_hit_unq_f &amp; ~miss_wrap_f ) &amp; (miss_state==STREAM) &amp; ifc_fetch_req_f;</a>
<a name="895"><span class="lineNum">     895 </span>            :   assign stream_eol_f     =  (byp_fetch_index[pt.ICACHE_BEAT_ADDR_HI:2] == {pt.ICACHE_BEAT_BITS+1{1'b1}}) &amp; ifc_fetch_req_f &amp; stream_hit_f;</a>
<a name="896"><span class="lineNum">     896 </span>            : </a>
<a name="897"><span class="lineNum">     897 </span>            :   assign crit_byp_hit_f   =  (miss_buff_hit_unq_f ) &amp; ((miss_state == CRIT_WRD_RDY) | (miss_state==CRIT_BYP_OK)) ;</a>
<a name="898"><span class="lineNum">     898 </span>            : </a>
<a name="899"><span class="lineNum">     899 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="900"><span class="lineNum">     900 </span>            : // Figure out if you have the data to write.                                       //</a>
<a name="901"><span class="lineNum">     901 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span>            : assign other_tag[pt.IFU_BUS_TAG-1:0] = {ifu_bus_rid_ff[pt.IFU_BUS_TAG-1:1] , ~ifu_bus_rid_ff[0] } ;</a>
<a name="904"><span class="lineNum">     904 </span>            : assign second_half_available      = ic_miss_buff_data_valid[other_tag] ;</a>
<a name="905"><span class="lineNum">     905 </span>            : assign write_ic_16_bytes          = second_half_available &amp; bus_ifu_wr_en_ff ;</a>
<a name="906"><span class="lineNum">     906 </span>            : assign ic_miss_buff_half[63:0]    = {ic_miss_buff_data[{other_tag,1'b1}],ic_miss_buff_data[{other_tag,1'b0}] } ;</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span>            : </a>
<a name="909"><span class="lineNum">     909 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="910"><span class="lineNum">     910 </span>            : // Parity checking logic for Icache logic.                                         //</a>
<a name="911"><span class="lineNum">     911 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="912"><span class="lineNum">     912 </span>            : </a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span>            :   assign ic_rd_parity_final_err = ic_tag_perr &amp; ~exu_flush_final &amp; sel_ic_data &amp; ~(ifc_region_acc_fault_final_f | (|ifc_bus_acc_fault_f)) &amp;</a>
<a name="915"><span class="lineNum">     915 </span>            :                                       (fetch_req_icache_f &amp; ~reset_all_tags &amp; (~miss_pending | (miss_state==HIT_U_MISS)) &amp; ~sel_mb_addr_ff);</a>
<a name="916"><span class="lineNum">     916 </span>            : </a>
<a name="917"><span class="lineNum">     917 </span>            :   logic [pt.ICACHE_NUM_WAYS-1:0]                    perr_err_inv_way;</a>
<a name="918"><span class="lineNum">     918 </span>            :   logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] perr_ic_index_ff;</a>
<a name="919"><span class="lineNum">     919 </span>            :   logic                                             perr_sel_invalidate;</a>
<a name="920"><span class="lineNum">     920 </span>            :   logic                                             perr_sb_write_status;</a>
<a name="921"><span class="lineNum">     921 </span>            : </a>
<a name="922"><span class="lineNum">     922 </span>            : </a>
<a name="923"><span class="lineNum">     923 </span>            :    assign perr_err_inv_way[pt.ICACHE_NUM_WAYS-1:0]   =  {pt.ICACHE_NUM_WAYS{perr_sel_invalidate}} ;</a>
<a name="924"><span class="lineNum">     924 </span>            :    assign iccm_correct_ecc     = (perr_state == ECC_CORR);</a>
<a name="925"><span class="lineNum">     925 </span>            :    assign dma_sb_err_state     = (perr_state == DMA_SB_ERR);</a>
<a name="926"><span class="lineNum">     926 </span>            :    assign iccm_buf_correct_ecc = iccm_correct_ecc &amp; ~dma_sb_err_state_ff;</a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span>            : </a>
<a name="930"><span class="lineNum">     930 </span>            :    //////////////////////////////////// Create Parity Error State Machine ///////////////////////</a>
<a name="931"><span class="lineNum">     931 </span>            :    //                                   Create Parity Error State Machine                      //</a>
<a name="932"><span class="lineNum">     932 </span>            :    //                                   Create Parity Error State Machine                      //</a>
<a name="933"><span class="lineNum">     933 </span>            :    //                                   Create Parity Error State Machine                      //</a>
<a name="934"><span class="lineNum">     934 </span>            :    //////////////////////////////////// Create Parity Error State Machine ///////////////////////</a>
<a name="935"><span class="lineNum">     935 </span>            : </a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            :    // FIFO state machine</a>
<a name="938"><span class="lineNum">     938 </span><span class="lineCov">        162 :    always_comb begin  : ERROR_SM</span></a>
<a name="939"><span class="lineNum">     939 </span><span class="lineCov">        162 :       perr_nxtstate            = ERR_IDLE;</span></a>
<a name="940"><span class="lineNum">     940 </span><span class="lineCov">        162 :       perr_state_en            = 1'b0;</span></a>
<a name="941"><span class="lineNum">     941 </span><span class="lineCov">        162 :       perr_sel_invalidate      = 1'b0;</span></a>
<a name="942"><span class="lineNum">     942 </span><span class="lineCov">        162 :       perr_sb_write_status     = 1'b0;</span></a>
<a name="943"><span class="lineNum">     943 </span>            : </a>
<a name="944"><span class="lineNum">     944 </span><span class="lineCov">        162 :     case (perr_state)</span></a>
<a name="945"><span class="lineNum">     945 </span><span class="lineCov">   16785298 :       ERR_IDLE: begin : err_idle</span></a>
<a name="946"><span class="lineNum">     946 </span><span class="lineCov">   16785298 :         perr_nxtstate        = iccm_dma_sb_error ? DMA_SB_ERR : (ic_error_start &amp; ~exu_flush_final) ? IC_WFF : ECC_WFF;</span></a>
<a name="947"><span class="lineNum">     947 </span><span class="lineCov">   16785298 :         perr_state_en        = (((iccm_error_start | ic_error_start) &amp; ~dec_tlu_flush_lower_wb) | iccm_dma_sb_error) &amp; ~dec_tlu_force_halt;</span></a>
<a name="948"><span class="lineNum">     948 </span><span class="lineCov">   16785298 :         perr_sb_write_status = perr_state_en;</span></a>
<a name="949"><span class="lineNum">     949 </span>            :       end</a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 :       IC_WFF: begin : icache_wff    // All the I$ data and/or Tag errors ( parity/ECC ) will come to this state</span></a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :         perr_nxtstate       = ERR_IDLE;</span></a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :         perr_state_en       = dec_tlu_flush_lower_wb | dec_tlu_force_halt;</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :         perr_sel_invalidate = (dec_tlu_flush_err_wb &amp; dec_tlu_flush_lower_wb);</span></a>
<a name="954"><span class="lineNum">     954 </span>            :       end</a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 :       ECC_WFF: begin : ecc_wff</span></a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :         perr_nxtstate = ((~dec_tlu_flush_err_wb &amp;  dec_tlu_flush_lower_wb ) | dec_tlu_force_halt) ? ERR_IDLE : ECC_CORR;</span></a>
<a name="957"><span class="lineNum">     957 </span><span class="lineNoCov">          0 :         perr_state_en = dec_tlu_flush_lower_wb | dec_tlu_force_halt;</span></a>
<a name="958"><span class="lineNum">     958 </span>            :       end</a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :       DMA_SB_ERR: begin : dma_sb_ecc</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :         perr_nxtstate = dec_tlu_force_halt ? ERR_IDLE : ECC_CORR;</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         perr_state_en = 1'b1;</span></a>
<a name="962"><span class="lineNum">     962 </span>            :       end</a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :       ECC_CORR: begin : ecc_corr</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         perr_nxtstate = ERR_IDLE;</span></a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 :         perr_state_en = 1'b1;</span></a>
<a name="966"><span class="lineNum">     966 </span>            :       end</a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :       default: begin : def_case</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :         perr_nxtstate        = ERR_IDLE;</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :         perr_state_en        = 1'b0;</span></a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :         perr_sel_invalidate  = 1'b0;</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :         perr_sb_write_status = 1'b0;</span></a>
<a name="972"><span class="lineNum">     972 </span>            :       end</a>
<a name="973"><span class="lineNum">     973 </span>            :     endcase</a>
<a name="974"><span class="lineNum">     974 </span>            :    end</a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span>            :    rvdffs #(($bits(perr_state_t))) perr_state_ff (.clk(active_clk), .din(perr_nxtstate), .dout({perr_state}), .en(perr_state_en),   .*);</a>
<a name="977"><span class="lineNum">     977 </span>            : </a>
<a name="978"><span class="lineNum">     978 </span>            :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</a>
<a name="979"><span class="lineNum">     979 </span>            :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</a>
<a name="980"><span class="lineNum">     980 </span>            :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</a>
<a name="981"><span class="lineNum">     981 </span>            :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</a>
<a name="982"><span class="lineNum">     982 </span>            :    //////////////////////////////////// Create stop fetch State Machine /////////////////////////</a>
<a name="983"><span class="lineNum">     983 </span><span class="lineCov">        162 :    always_comb begin  : ERROR_STOP_FETCH</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineCov">        162 :       err_stop_nxtstate            = ERR_STOP_IDLE;</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineCov">        162 :       err_stop_state_en            = 1'b0;</span></a>
<a name="986"><span class="lineNum">     986 </span><span class="lineCov">        162 :       err_stop_fetch               = 1'b0;</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineCov">        162 :       iccm_correction_state        = 1'b0;</span></a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span><span class="lineCov">        162 :       case (err_stop_state)</span></a>
<a name="990"><span class="lineNum">     990 </span><span class="lineCov">   16785298 :          ERR_STOP_IDLE: begin : err_stop_idle</span></a>
<a name="991"><span class="lineNum">     991 </span><span class="lineCov">   16785298 :                   err_stop_nxtstate         =  ERR_FETCH1;</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineCov">   16785298 :                   err_stop_state_en         =  dec_tlu_flush_err_wb &amp; (perr_state  == ECC_WFF) &amp; ~dec_tlu_force_halt;</span></a>
<a name="993"><span class="lineNum">     993 </span>            :          end</a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :          ERR_FETCH1: begin : err_fetch1    // All the I$ data and/or Tag errors ( parity/ECC ) will come to this state</span></a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :                   err_stop_nxtstate       =  (dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | dec_tlu_force_halt) ? ERR_STOP_IDLE : ((ifu_fetch_val[1:0] == 2'b11) | (ifu_fetch_val[0] &amp; two_byte_instr))   ?  ERR_STOP_FETCH : ifu_fetch_val[0] ? ERR_FETCH2 :  ERR_FETCH1;</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :                   err_stop_state_en       =   dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | ifu_fetch_val[0] | ifu_bp_hit_taken_q_f | dec_tlu_force_halt;</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineNoCov">          0 :                   err_stop_fetch          =   ((ifu_fetch_val[1:0] == 2'b11) | (ifu_fetch_val[0] &amp; two_byte_instr))  &amp; ~(exu_flush_final | dec_tlu_i0_commit_cmt);</span></a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :                   iccm_correction_state   = 1'b1;</span></a>
<a name="999"><span class="lineNum">     999 </span>            : </a>
<a name="1000"><span class="lineNum">    1000 </span>            :         end</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :          ERR_FETCH2: begin : err_fetch2    // All the I$ data and/or Tag errors ( parity/ECC ) will come to this state</span></a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                   err_stop_nxtstate       =  (dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | dec_tlu_force_halt) ? ERR_STOP_IDLE : ifu_fetch_val[0] ?  ERR_STOP_FETCH : ERR_FETCH2;</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                   err_stop_state_en       =   dec_tlu_flush_lower_wb | dec_tlu_i0_commit_cmt | ifu_fetch_val[0] | dec_tlu_force_halt ;</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                   err_stop_fetch          =   ifu_fetch_val[0] &amp; ~exu_flush_final &amp; ~dec_tlu_i0_commit_cmt ;</span></a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                   iccm_correction_state   = 1'b1;</span></a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span>            :          end</a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :          ERR_STOP_FETCH: begin : ecc_wff</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                   err_stop_nxtstate       =  ( (dec_tlu_flush_lower_wb &amp; ~dec_tlu_flush_err_wb) | dec_tlu_i0_commit_cmt | dec_tlu_force_halt) ? ERR_STOP_IDLE : dec_tlu_flush_err_wb ? ERR_FETCH1 : ERR_STOP_FETCH ;</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                   err_stop_state_en       =   dec_tlu_flush_lower_wb |  dec_tlu_i0_commit_cmt | dec_tlu_force_halt   ;</span></a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                   err_stop_fetch          =  1'b1;</span></a>
<a name="1012"><span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                   iccm_correction_state   = 1'b1;</span></a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            :          end</a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :          default: begin : def_case</span></a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                   err_stop_nxtstate            = ERR_STOP_IDLE;</span></a>
<a name="1017"><span class="lineNum">    1017 </span><span class="lineNoCov">          0 :                   err_stop_state_en            = 1'b0;</span></a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                   err_stop_fetch               = 1'b0 ;</span></a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                   iccm_correction_state   = 1'b1;</span></a>
<a name="1020"><span class="lineNum">    1020 </span>            : </a>
<a name="1021"><span class="lineNum">    1021 </span>            :          end</a>
<a name="1022"><span class="lineNum">    1022 </span>            :       endcase</a>
<a name="1023"><span class="lineNum">    1023 </span>            :    end</a>
<a name="1024"><span class="lineNum">    1024 </span>            :    rvdffs #(($bits(err_stop_state_t))) err_stop_state_ff (.clk(active_clk), .din(err_stop_nxtstate), .dout({err_stop_state}), .en(err_stop_state_en),   .*);</a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            : </a>
<a name="1027"><span class="lineNum">    1027 </span>            : </a>
<a name="1028"><span class="lineNum">    1028 </span>            :    assign bus_ifu_bus_clk_en =  ifu_bus_clk_en ;</a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="1031"><span class="lineNum">    1031 </span>            :    assign busclk = 1'b0;</a>
<a name="1032"><span class="lineNum">    1032 </span>            :    assign busclk_force = 1'b0;</a>
<a name="1033"><span class="lineNum">    1033 </span>            : `else</a>
<a name="1034"><span class="lineNum">    1034 </span>            :    rvclkhdr bus_clk_f(.en(bus_ifu_bus_clk_en), .l1clk(busclk), .*);</a>
<a name="1035"><span class="lineNum">    1035 </span>            :    rvclkhdr bus_clk(.en(bus_ifu_bus_clk_en | dec_tlu_force_halt), .l1clk(busclk_force), .*);</a>
<a name="1036"><span class="lineNum">    1036 </span>            : `endif</a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span>            : </a>
<a name="1040"><span class="lineNum">    1040 </span>            :    assign  scnd_miss_req = scnd_miss_req_q &amp; ~exu_flush_final;</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span>            :    assign  ifc_bus_ic_req_ff_in  = (ic_act_miss_f | bus_cmd_req_hold | ifu_bus_cmd_valid) &amp; ~dec_tlu_force_halt &amp; ~((bus_cmd_beat_count== {pt.ICACHE_BEAT_BITS{1'b1}}) &amp; ifu_bus_cmd_valid &amp; ifu_bus_cmd_ready &amp; miss_pending);</a>
<a name="1043"><span class="lineNum">    1043 </span>            : </a>
<a name="1044"><span class="lineNum">    1044 </span>            :    rvdff_fpga #(1) bus_ic_req_ff2(.*, .clk(busclk_force), .clken(bus_ifu_bus_clk_en | dec_tlu_force_halt), .rawclk(clk), .din(ifc_bus_ic_req_ff_in), .dout(ifu_bus_cmd_valid));</a>
<a name="1045"><span class="lineNum">    1045 </span>            : </a>
<a name="1046"><span class="lineNum">    1046 </span>            :    assign    bus_cmd_req_in  = (ic_act_miss_f | bus_cmd_req_hold) &amp; ~bus_cmd_sent &amp; ~dec_tlu_force_halt ; // hold until first command sent</a>
<a name="1047"><span class="lineNum">    1047 </span>            : </a>
<a name="1048"><span class="lineNum">    1048 </span>            : </a>
<a name="1049"><span class="lineNum">    1049 </span>            : </a>
<a name="1050"><span class="lineNum">    1050 </span>            :     // AXI command signals</a>
<a name="1051"><span class="lineNum">    1051 </span>            :     //  Read Channel</a>
<a name="1052"><span class="lineNum">    1052 </span>            :     assign ifu_axi_arvalid               =  ifu_bus_cmd_valid ;</a>
<a name="1053"><span class="lineNum">    1053 </span>            :     assign ifu_axi_arid[pt.IFU_BUS_TAG-1:0] = ((pt.IFU_BUS_TAG)'(bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0])) &amp; {pt.IFU_BUS_TAG{ifu_bus_cmd_valid}};</a>
<a name="1054"><span class="lineNum">    1054 </span>            :     assign ifu_axi_araddr[31:0]          =   {ifu_ic_req_addr_f[31:3],3'b0}  &amp; {32{ifu_bus_cmd_valid}};</a>
<a name="1055"><span class="lineNum">    1055 </span>            :     assign ifu_axi_arsize[2:0]           =  3'b011;</a>
<a name="1056"><span class="lineNum">    1056 </span>            :     assign ifu_axi_arprot[2:0]           = 3'b101;</a>
<a name="1057"><span class="lineNum">    1057 </span>            :     assign ifu_axi_arcache[3:0]          = 4'b1111;</a>
<a name="1058"><span class="lineNum">    1058 </span>            :     assign ifu_axi_arregion[3:0]         = ifu_ic_req_addr_f[31:28];</a>
<a name="1059"><span class="lineNum">    1059 </span>            :     assign ifu_axi_arlen[7:0]            = '0;</a>
<a name="1060"><span class="lineNum">    1060 </span>            :     assign ifu_axi_arburst[1:0]          = 2'b01;</a>
<a name="1061"><span class="lineNum">    1061 </span>            :     assign ifu_axi_arqos[3:0]            = '0;</a>
<a name="1062"><span class="lineNum">    1062 </span>            :     assign ifu_axi_arlock                = '0;</a>
<a name="1063"><span class="lineNum">    1063 </span>            :     assign ifu_axi_rready                = 1'b1;</a>
<a name="1064"><span class="lineNum">    1064 </span>            : </a>
<a name="1065"><span class="lineNum">    1065 </span>            :     //  Write Channel</a>
<a name="1066"><span class="lineNum">    1066 </span>            :     assign ifu_axi_awvalid                  = '0 ;</a>
<a name="1067"><span class="lineNum">    1067 </span>            :     assign ifu_axi_awid[pt.IFU_BUS_TAG-1:0] = '0 ;</a>
<a name="1068"><span class="lineNum">    1068 </span>            :     assign ifu_axi_awaddr[31:0]             = '0 ;</a>
<a name="1069"><span class="lineNum">    1069 </span>            :     assign ifu_axi_awsize[2:0]              = '0 ;</a>
<a name="1070"><span class="lineNum">    1070 </span>            :     assign ifu_axi_awprot[2:0]              = '0;</a>
<a name="1071"><span class="lineNum">    1071 </span>            :     assign ifu_axi_awcache[3:0]             = '0 ;</a>
<a name="1072"><span class="lineNum">    1072 </span>            :     assign ifu_axi_awregion[3:0]            = '0 ;</a>
<a name="1073"><span class="lineNum">    1073 </span>            :     assign ifu_axi_awlen[7:0]               = '0;</a>
<a name="1074"><span class="lineNum">    1074 </span>            :     assign ifu_axi_awburst[1:0]             = '0 ;</a>
<a name="1075"><span class="lineNum">    1075 </span>            :     assign ifu_axi_awqos[3:0]               = '0;</a>
<a name="1076"><span class="lineNum">    1076 </span>            :     assign ifu_axi_awlock                   = '0;</a>
<a name="1077"><span class="lineNum">    1077 </span>            : </a>
<a name="1078"><span class="lineNum">    1078 </span>            :     assign ifu_axi_wvalid                =  '0;</a>
<a name="1079"><span class="lineNum">    1079 </span>            :     assign ifu_axi_wstrb[7:0]            =  '0;</a>
<a name="1080"><span class="lineNum">    1080 </span>            :     assign ifu_axi_wdata[63:0]           =  '0;</a>
<a name="1081"><span class="lineNum">    1081 </span>            :     assign ifu_axi_wlast                 =  '0;</a>
<a name="1082"><span class="lineNum">    1082 </span>            :     assign ifu_axi_bready                =  '0;</a>
<a name="1083"><span class="lineNum">    1083 </span>            : </a>
<a name="1084"><span class="lineNum">    1084 </span>            : </a>
<a name="1085"><span class="lineNum">    1085 </span>            :    assign ifu_bus_arready_unq     =  ifu_axi_arready ;</a>
<a name="1086"><span class="lineNum">    1086 </span>            :    assign ifu_bus_rvalid_unq      =  ifu_axi_rvalid ;</a>
<a name="1087"><span class="lineNum">    1087 </span>            :    assign ifu_bus_arvalid         =  ifu_axi_arvalid ;</a>
<a name="1088"><span class="lineNum">    1088 </span>            : </a>
<a name="1089"><span class="lineNum">    1089 </span>            :    rvdff_fpga #(1)               bus_rdy_ff      (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_bus_arready_unq),            .dout(ifu_bus_arready_unq_ff));</a>
<a name="1090"><span class="lineNum">    1090 </span>            :    rvdff_fpga #(1)               bus_rsp_vld_ff  (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_bus_rvalid_unq),             .dout(ifu_bus_rvalid_unq_ff));</a>
<a name="1091"><span class="lineNum">    1091 </span>            :    rvdff_fpga #(1)               bus_cmd_ff      (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_bus_arvalid),                .dout(ifu_bus_arvalid_ff));</a>
<a name="1092"><span class="lineNum">    1092 </span>            :    rvdff_fpga #(2)               bus_rsp_cmd_ff  (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_axi_rresp[1:0]),             .dout(ifu_bus_rresp_ff[1:0]));</a>
<a name="1093"><span class="lineNum">    1093 </span>            :    rvdff_fpga #(pt.IFU_BUS_TAG)  bus_rsp_tag_ff  (.*, .clk(busclk),  .clken(bus_ifu_bus_clk_en), .rawclk(clk), .din(ifu_axi_rid[pt.IFU_BUS_TAG-1:0]),.dout(ifu_bus_rid_ff[pt.IFU_BUS_TAG-1:0]));</a>
<a name="1094"><span class="lineNum">    1094 </span>            :    rvdffe #(64)                  bus_data_ff     (.*, .clk(clk),     .din(ifu_axi_rdata[63:0]),            .dout(ifu_bus_rdata_ff[63:0]), .en(ifu_bus_clk_en &amp; ifu_axi_rvalid));</a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span>            :    assign ifu_bus_cmd_ready = ifu_axi_arready ;</a>
<a name="1097"><span class="lineNum">    1097 </span>            :    assign ifu_bus_rsp_valid = ifu_axi_rvalid ;</a>
<a name="1098"><span class="lineNum">    1098 </span>            :    assign ifu_bus_rsp_ready = ifu_axi_rready ;</a>
<a name="1099"><span class="lineNum">    1099 </span>            :    assign ifu_bus_rsp_tag[pt.IFU_BUS_TAG-1:0] = ifu_axi_rid[pt.IFU_BUS_TAG-1:0] ;</a>
<a name="1100"><span class="lineNum">    1100 </span>            :    assign ifu_bus_rsp_rdata[63:0] = ifu_axi_rdata[63:0] ;</a>
<a name="1101"><span class="lineNum">    1101 </span>            :    assign ifu_bus_rsp_opc[1:0] = {ifu_axi_rresp[1:0]} ;</a>
<a name="1102"><span class="lineNum">    1102 </span>            : </a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span>            : </a>
<a name="1105"><span class="lineNum">    1105 </span>            : </a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            : </a>
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<a name="1110"><span class="lineNum">    1110 </span>            : </a>
<a name="1111"><span class="lineNum">    1111 </span>            :    // Create write signals so we can write to the miss-buffer directly from the bus.</a>
<a name="1112"><span class="lineNum">    1112 </span>            : </a>
<a name="1113"><span class="lineNum">    1113 </span>            :    assign ifu_bus_rvalid            =  ifu_bus_rsp_valid &amp; bus_ifu_bus_clk_en ;</a>
<a name="1114"><span class="lineNum">    1114 </span>            : </a>
<a name="1115"><span class="lineNum">    1115 </span>            : </a>
<a name="1116"><span class="lineNum">    1116 </span>            : </a>
<a name="1117"><span class="lineNum">    1117 </span>            :    assign ifu_bus_arready            =  ifu_bus_arready_unq    &amp; bus_ifu_bus_clk_en    ;</a>
<a name="1118"><span class="lineNum">    1118 </span>            :    assign ifu_bus_arready_ff         =  ifu_bus_arready_unq_ff &amp; bus_ifu_bus_clk_en_ff ;</a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span>            :    assign ifu_bus_rvalid_ff          =  ifu_bus_rvalid_unq_ff &amp; bus_ifu_bus_clk_en_ff ;</a>
<a name="1121"><span class="lineNum">    1121 </span>            :    assign bus_cmd_sent               =  ifu_bus_arvalid &amp; ifu_bus_arready &amp; miss_pending &amp; ~dec_tlu_force_halt;</a>
<a name="1122"><span class="lineNum">    1122 </span>            :    assign bus_inc_data_beat_cnt      = (bus_ifu_wr_en_ff &amp; ~bus_last_data_beat &amp; ~dec_tlu_force_halt) ;</a>
<a name="1123"><span class="lineNum">    1123 </span>            :    assign bus_reset_data_beat_cnt    =  ic_act_miss_f | (bus_ifu_wr_en_ff &amp;  bus_last_data_beat) | dec_tlu_force_halt;</a>
<a name="1124"><span class="lineNum">    1124 </span>            :    assign bus_hold_data_beat_cnt     = ~bus_inc_data_beat_cnt &amp; ~bus_reset_data_beat_cnt ;</a>
<a name="1125"><span class="lineNum">    1125 </span>            : </a>
<a name="1126"><span class="lineNum">    1126 </span>            :    assign bus_new_data_beat_count[pt.ICACHE_BEAT_BITS-1:0] = ({pt.ICACHE_BEAT_BITS{bus_reset_data_beat_cnt}} &amp; (pt.ICACHE_BEAT_BITS)'(unsigned'(0))) |</a>
<a name="1127"><span class="lineNum">    1127 </span>            :                                                           ({pt.ICACHE_BEAT_BITS{bus_inc_data_beat_cnt}}   &amp; (bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0] + {{pt.ICACHE_BEAT_BITS-1{1'b0}},1'b1})) |</a>
<a name="1128"><span class="lineNum">    1128 </span>            :                                                           ({pt.ICACHE_BEAT_BITS{bus_hold_data_beat_cnt}}  &amp;  bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0]);</a>
<a name="1129"><span class="lineNum">    1129 </span>            : </a>
<a name="1130"><span class="lineNum">    1130 </span>            : </a>
<a name="1131"><span class="lineNum">    1131 </span>            :    assign last_data_recieved_in =  (bus_ifu_wr_en_ff &amp;  bus_last_data_beat &amp; ~scnd_miss_req) | (last_data_recieved_ff &amp; ~ic_act_miss_f) ;</a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span>            : // Request Address Count</a>
<a name="1136"><span class="lineNum">    1136 </span>            :    assign bus_new_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0] = (~miss_pending                    ) ? imb_ff[pt.ICACHE_BEAT_ADDR_HI:3] :</a>
<a name="1137"><span class="lineNum">    1137 </span>            :                                                            (                scnd_miss_req_q  ) ? imb_scnd_ff[pt.ICACHE_BEAT_ADDR_HI:3] :</a>
<a name="1138"><span class="lineNum">    1138 </span>            :                                                            ( bus_cmd_sent                    ) ? (bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0] + 3'b001) :</a>
<a name="1139"><span class="lineNum">    1139 </span>            :                                                                                                   bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0];</a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span>            :    rvdff_fpga #(pt.ICACHE_BEAT_BITS)  bus_rd_addr_ff (.*,  .clk(busclk_reset),  .clken (bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .rawclk(clk), .din ({bus_new_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0]}), .dout({bus_rd_addr_count[pt.ICACHE_BEAT_BITS-1:0]}));</a>
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<a name="1143"><span class="lineNum">    1143 </span>            : </a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span>            : // command beat Count</a>
<a name="1146"><span class="lineNum">    1146 </span>            :    assign bus_inc_cmd_beat_cnt              =  ifu_bus_cmd_valid    &amp;  ifu_bus_cmd_ready &amp; miss_pending &amp; ~dec_tlu_force_halt;</a>
<a name="1147"><span class="lineNum">    1147 </span>            :    assign bus_reset_cmd_beat_cnt_0          =  (ic_act_miss_f        &amp; ~uncacheable_miss_in) | dec_tlu_force_halt ;</a>
<a name="1148"><span class="lineNum">    1148 </span>            :    assign bus_reset_cmd_beat_cnt_secondlast =  ic_act_miss_f        &amp;  uncacheable_miss_in ;</a>
<a name="1149"><span class="lineNum">    1149 </span>            :    assign bus_hold_cmd_beat_cnt             = ~bus_inc_cmd_beat_cnt &amp; ~(ic_act_miss_f | scnd_miss_req | dec_tlu_force_halt) ;</a>
<a name="1150"><span class="lineNum">    1150 </span>            :    assign bus_cmd_beat_en                   =  bus_inc_cmd_beat_cnt | ic_act_miss_f | dec_tlu_force_halt;</a>
<a name="1151"><span class="lineNum">    1151 </span>            : </a>
<a name="1152"><span class="lineNum">    1152 </span>            :    assign bus_new_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0] =  ({pt.ICACHE_BEAT_BITS{bus_reset_cmd_beat_cnt_0}}       &amp; (pt.ICACHE_BEAT_BITS)'(unsigned'(0)) ) |</a>
<a name="1153"><span class="lineNum">    1153 </span>            :                                                           ({pt.ICACHE_BEAT_BITS{bus_reset_cmd_beat_cnt_secondlast}} &amp; (pt.ICACHE_BEAT_BITS)'(pt.ICACHE_SCND_LAST)) |</a>
<a name="1154"><span class="lineNum">    1154 </span>            :                                                           ({pt.ICACHE_BEAT_BITS{bus_inc_cmd_beat_cnt}}              &amp; (bus_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0] + {{pt.ICACHE_BEAT_BITS-1{1'b0}}, 1'b1})) |</a>
<a name="1155"><span class="lineNum">    1155 </span>            :                                                           ({pt.ICACHE_BEAT_BITS{bus_hold_cmd_beat_cnt}}             &amp;  bus_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0]) ;</a>
<a name="1156"><span class="lineNum">    1156 </span>            : </a>
<a name="1157"><span class="lineNum">    1157 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="1158"><span class="lineNum">    1158 </span>            :    assign busclk_reset = 1'b0;</a>
<a name="1159"><span class="lineNum">    1159 </span>            : `else</a>
<a name="1160"><span class="lineNum">    1160 </span>            :    rvclkhdr bus_clk_reset(.en(bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .l1clk(busclk_reset), .*);</a>
<a name="1161"><span class="lineNum">    1161 </span>            : `endif</a>
<a name="1162"><span class="lineNum">    1162 </span>            : </a>
<a name="1163"><span class="lineNum">    1163 </span>            : </a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span>            :    rvdffs_fpga #(pt.ICACHE_BEAT_BITS)  bus_cmd_beat_ff (.*, .clk(busclk_reset), .clken (bus_ifu_bus_clk_en | ic_act_miss_f | dec_tlu_force_halt), .rawclk(clk), .en (bus_cmd_beat_en), .din ({bus_new_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0]}),</a>
<a name="1166"><span class="lineNum">    1166 </span>            :                     .dout({bus_cmd_beat_count[pt.ICACHE_BEAT_BITS-1:0]}));</a>
<a name="1167"><span class="lineNum">    1167 </span>            : </a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span>            :     assign bus_last_data_beat     =  uncacheable_miss_ff ? (bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0] == {{pt.ICACHE_BEAT_BITS-1{1'b0}},1'b1}) : (&amp;bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0]);</a>
<a name="1170"><span class="lineNum">    1170 </span>            : </a>
<a name="1171"><span class="lineNum">    1171 </span>            :    assign  bus_ifu_wr_en            =  ifu_bus_rvalid     &amp; miss_pending ;</a>
<a name="1172"><span class="lineNum">    1172 </span>            :    assign  bus_ifu_wr_en_ff         =  ifu_bus_rvalid_ff  &amp; miss_pending ;</a>
<a name="1173"><span class="lineNum">    1173 </span>            :    assign  bus_ifu_wr_en_ff_q       =  ifu_bus_rvalid_ff  &amp; miss_pending &amp; ~uncacheable_miss_ff &amp; ~(|ifu_bus_rresp_ff[1:0]) &amp; write_ic_16_bytes; // qualify with no-error conditions ;</a>
<a name="1174"><span class="lineNum">    1174 </span>            :    assign  bus_ifu_wr_en_ff_wo_err  =  ifu_bus_rvalid_ff &amp; miss_pending &amp;  ~uncacheable_miss_ff;</a>
<a name="1175"><span class="lineNum">    1175 </span>            : </a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span>            :    rvdffie #(10) misc_ff</a>
<a name="1178"><span class="lineNum">    1178 </span>            :        ( .*,</a>
<a name="1179"><span class="lineNum">    1179 </span>            :          .clk(free_l2clk),</a>
<a name="1180"><span class="lineNum">    1180 </span>            :          .din( {ic_act_miss_f,        ifu_wr_cumulative_err,exu_flush_final,  ic_crit_wd_rdy_new_in,bus_ifu_bus_clk_en,   scnd_miss_req_in,bus_cmd_req_in,  last_data_recieved_in,</a>
<a name="1181"><span class="lineNum">    1181 </span>            : ifc_dma_access_ok_d,   dma_iccm_req}),</a>
<a name="1182"><span class="lineNum">    1182 </span>            :          .dout({ic_act_miss_f_delayed,ifu_wr_data_comb_err_ff,  flush_final_f,ic_crit_wd_rdy_new_ff,bus_ifu_bus_clk_en_ff,scnd_miss_req_q, bus_cmd_req_hold,last_data_recieved_ff,</a>
<a name="1183"><span class="lineNum">    1183 </span>            : ifc_dma_access_ok_prev,dma_iccm_req_f})</a>
<a name="1184"><span class="lineNum">    1184 </span>            :          );</a>
<a name="1185"><span class="lineNum">    1185 </span>            : </a>
<a name="1186"><span class="lineNum">    1186 </span>            :    rvdffie #(.WIDTH(pt.ICACHE_BEAT_BITS+5),.OVERRIDE(1)) misc1_ff</a>
<a name="1187"><span class="lineNum">    1187 </span>            :        ( .*,</a>
<a name="1188"><span class="lineNum">    1188 </span>            :          .clk(free_l2clk),</a>
<a name="1189"><span class="lineNum">    1189 </span>            :          .din( {reset_ic_in,sel_mb_addr,   bus_new_data_beat_count[pt.ICACHE_BEAT_BITS-1:0],ifc_region_acc_fault_memory_bf,ic_debug_rd_en,       ic_debug_rd_en_ff}),</a>
<a name="1190"><span class="lineNum">    1190 </span>            :          .dout({reset_ic_ff,sel_mb_addr_ff,bus_data_beat_count[pt.ICACHE_BEAT_BITS-1:0],    ifc_region_acc_fault_memory_f, ic_debug_rd_en_ff,ifu_ic_debug_rd_data_valid})</a>
<a name="1191"><span class="lineNum">    1191 </span>            :          );</a>
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<a name="1193"><span class="lineNum">    1193 </span>            :    assign    reset_tag_valid_for_miss = ic_act_miss_f_delayed &amp; (miss_state == CRIT_BYP_OK) &amp; ~uncacheable_miss_ff;</a>
<a name="1194"><span class="lineNum">    1194 </span>            :    assign    bus_ifu_wr_data_error    = |ifu_bus_rsp_opc[1:0] &amp;  ifu_bus_rvalid  &amp; miss_pending;</a>
<a name="1195"><span class="lineNum">    1195 </span>            :    assign    bus_ifu_wr_data_error_ff = |ifu_bus_rresp_ff[1:0] &amp;  ifu_bus_rvalid_ff  &amp; miss_pending;</a>
<a name="1196"><span class="lineNum">    1196 </span>            : </a>
<a name="1197"><span class="lineNum">    1197 </span>            : </a>
<a name="1198"><span class="lineNum">    1198 </span>            :    assign ic_crit_wd_rdy   =  ic_crit_wd_rdy_new_in | ic_crit_wd_rdy_new_ff ;</a>
<a name="1199"><span class="lineNum">    1199 </span>            :    assign last_beat        =  bus_last_data_beat &amp; bus_ifu_wr_en_ff;</a>
<a name="1200"><span class="lineNum">    1200 </span>            :    assign reset_beat_cnt    = bus_reset_data_beat_cnt ;</a>
<a name="1201"><span class="lineNum">    1201 </span>            : </a>
<a name="1202"><span class="lineNum">    1202 </span>            : // DMA</a>
<a name="1203"><span class="lineNum">    1203 </span>            :    // Making sure that the dma_access is allowed when we have 2 back to back dma_access_ok. Also gating with current state == idle</a>
<a name="1204"><span class="lineNum">    1204 </span>            :    assign ifc_dma_access_ok_d  = ifc_dma_access_ok &amp;  ~iccm_correct_ecc &amp; ~iccm_dma_sb_error;</a>
<a name="1205"><span class="lineNum">    1205 </span>            :    assign ifc_dma_access_q_ok  = ifc_dma_access_ok &amp;  ~iccm_correct_ecc &amp; ifc_dma_access_ok_prev &amp;  (perr_state == ERR_IDLE)  &amp; ~iccm_dma_sb_error;</a>
<a name="1206"><span class="lineNum">    1206 </span>            :    assign iccm_ready           = ifc_dma_access_q_ok ;</a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span>            :    logic [1:0]        iccm_ecc_word_enable;</a>
<a name="1209"><span class="lineNum">    1209 </span>            : </a>
<a name="1210"><span class="lineNum">    1210 </span>            :     if (pt.ICCM_ENABLE == 1 ) begin: iccm_enabled</a>
<a name="1211"><span class="lineNum">    1211 </span>            :          logic  [3:2] dma_mem_addr_ff  ;</a>
<a name="1212"><span class="lineNum">    1212 </span>            :          logic  iccm_dma_rden    ;</a>
<a name="1213"><span class="lineNum">    1213 </span>            : </a>
<a name="1214"><span class="lineNum">    1214 </span>            :          logic  iccm_dma_ecc_error_in;</a>
<a name="1215"><span class="lineNum">    1215 </span>            :          logic  [13:0] dma_mem_ecc;</a>
<a name="1216"><span class="lineNum">    1216 </span>            :          logic  [63:0] iccm_dma_rdata_in;</a>
<a name="1217"><span class="lineNum">    1217 </span>            :          logic  [31:0] iccm_dma_rdata_1_muxed;</a>
<a name="1218"><span class="lineNum">    1218 </span>            :          logic [1:0] [31:0] iccm_corrected_data;</a>
<a name="1219"><span class="lineNum">    1219 </span>            :          logic [1:0] [06:0] iccm_corrected_ecc;</a>
<a name="1220"><span class="lineNum">    1220 </span>            : </a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span>            :          logic [1:0]        iccm_double_ecc_error;</a>
<a name="1223"><span class="lineNum">    1223 </span>            : </a>
<a name="1224"><span class="lineNum">    1224 </span>            : </a>
<a name="1225"><span class="lineNum">    1225 </span>            :          logic [pt.ICCM_BITS-1:2]       iccm_rw_addr_f;</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            :          logic [31:0]       iccm_corrected_data_f_mux;</a>
<a name="1228"><span class="lineNum">    1228 </span>            :          logic [06:0]       iccm_corrected_ecc_f_mux;</a>
<a name="1229"><span class="lineNum">    1229 </span>            :          logic              iccm_dma_rvalid_in;</a>
<a name="1230"><span class="lineNum">    1230 </span>            :          logic [77:0]       iccm_rdmux_data;</a>
<a name="1231"><span class="lineNum">    1231 </span>            :          logic              iccm_rd_ecc_single_err_hold_in ;</a>
<a name="1232"><span class="lineNum">    1232 </span>            :          logic [2:0]        dma_mem_tag_ff;</a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span>            : </a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span>            : </a>
<a name="1237"><span class="lineNum">    1237 </span>            :          assign iccm_wren          =  (ifc_dma_access_q_ok &amp; dma_iccm_req &amp;  dma_mem_write) | iccm_correct_ecc;</a>
<a name="1238"><span class="lineNum">    1238 </span>            :          assign iccm_rden          =  (ifc_dma_access_q_ok &amp; dma_iccm_req &amp; ~dma_mem_write) | (ifc_iccm_access_bf &amp; ifc_fetch_req_bf);</a>
<a name="1239"><span class="lineNum">    1239 </span>            :          assign iccm_dma_rden      =  (ifc_dma_access_q_ok &amp; dma_iccm_req &amp; ~dma_mem_write)                     ;</a>
<a name="1240"><span class="lineNum">    1240 </span>            :          assign iccm_wr_size[2:0]  =  {3{dma_iccm_req}}    &amp; dma_mem_sz[2:0] ;</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            :          rvecc_encode  iccm_ecc_encode0 (</a>
<a name="1243"><span class="lineNum">    1243 </span>            :                            .din(dma_mem_wdata[31:0]),</a>
<a name="1244"><span class="lineNum">    1244 </span>            :                            .ecc_out(dma_mem_ecc[6:0]));</a>
<a name="1245"><span class="lineNum">    1245 </span>            : </a>
<a name="1246"><span class="lineNum">    1246 </span>            :          rvecc_encode  iccm_ecc_encode1 (</a>
<a name="1247"><span class="lineNum">    1247 </span>            :                            .din(dma_mem_wdata[63:32]),</a>
<a name="1248"><span class="lineNum">    1248 </span>            :                            .ecc_out(dma_mem_ecc[13:7]));</a>
<a name="1249"><span class="lineNum">    1249 </span>            : </a>
<a name="1250"><span class="lineNum">    1250 </span>            :         assign iccm_wr_data[77:0]   =  (iccm_correct_ecc &amp; ~(ifc_dma_access_q_ok &amp; dma_iccm_req)) ?  {iccm_ecc_corr_data_ff[38:0], iccm_ecc_corr_data_ff[38:0]} :</a>
<a name="1251"><span class="lineNum">    1251 </span>            :                                        {dma_mem_ecc[13:7],dma_mem_wdata[63:32], dma_mem_ecc[6:0],dma_mem_wdata[31:0]};</a>
<a name="1252"><span class="lineNum">    1252 </span>            : </a>
<a name="1253"><span class="lineNum">    1253 </span>            :          assign iccm_dma_rdata_1_muxed[31:0] = dma_mem_addr_ff[2] ?  iccm_corrected_data[0][31:0] : iccm_corrected_data[1][31:0] ;</a>
<a name="1254"><span class="lineNum">    1254 </span>            :          assign iccm_dma_rdata_in[63:0]      = iccm_dma_ecc_error_in ? {2{dma_mem_addr[31:0]}} : {iccm_dma_rdata_1_muxed[31:0], iccm_corrected_data[0]};</a>
<a name="1255"><span class="lineNum">    1255 </span>            :          assign iccm_dma_ecc_error_in   =   |(iccm_double_ecc_error[1:0]);</a>
<a name="1256"><span class="lineNum">    1256 </span>            : </a>
<a name="1257"><span class="lineNum">    1257 </span>            :          rvdffe    #(64) dma_data_ff      (.*, .clk(clk), .en(iccm_dma_rvalid_in),  .din(iccm_dma_rdata_in[63:0]), .dout(iccm_dma_rdata[63:0]));</a>
<a name="1258"><span class="lineNum">    1258 </span>            :          rvdffie   #(11) dma_misc_bits    (.*, .clk(free_l2clk), .din({dma_mem_tag[2:0],</a>
<a name="1259"><span class="lineNum">    1259 </span>            :                                                                        dma_mem_tag_ff[2:0],</a>
<a name="1260"><span class="lineNum">    1260 </span>            :                                                                        dma_mem_addr[3:2],</a>
<a name="1261"><span class="lineNum">    1261 </span>            :                                                                        iccm_dma_rden,</a>
<a name="1262"><span class="lineNum">    1262 </span>            :                                                                        iccm_dma_rvalid_in,</a>
<a name="1263"><span class="lineNum">    1263 </span>            :                                                                        iccm_dma_ecc_error_in }),</a>
<a name="1264"><span class="lineNum">    1264 </span>            :                                                                 .dout({dma_mem_tag_ff[2:0],</a>
<a name="1265"><span class="lineNum">    1265 </span>            :                                                                        iccm_dma_rtag[2:0],</a>
<a name="1266"><span class="lineNum">    1266 </span>            :                                                                        dma_mem_addr_ff[3:2],</a>
<a name="1267"><span class="lineNum">    1267 </span>            :                                                                        iccm_dma_rvalid_in,</a>
<a name="1268"><span class="lineNum">    1268 </span>            :                                                                        iccm_dma_rvalid,</a>
<a name="1269"><span class="lineNum">    1269 </span>            :                                                                        iccm_dma_ecc_error }));</a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span>            :          assign iccm_rw_addr[pt.ICCM_BITS-1:1]    = (  ifc_dma_access_q_ok &amp; dma_iccm_req  &amp; ~iccm_correct_ecc) ? dma_mem_addr[pt.ICCM_BITS-1:1] :</a>
<a name="1272"><span class="lineNum">    1272 </span>            :                                                  (~(ifc_dma_access_q_ok &amp; dma_iccm_req) &amp;  iccm_correct_ecc) ? {iccm_ecc_corr_index_ff[pt.ICCM_BITS-1:2],1'b0} : ifc_fetch_addr_bf[pt.ICCM_BITS-1:1] ;</a>
<a name="1273"><span class="lineNum">    1273 </span>            : </a>
<a name="1274"><span class="lineNum">    1274 </span>            : </a>
<a name="1275"><span class="lineNum">    1275 </span>            :     assign iccm_dma_rd_ecc_single_err = iccm_dma_sb_error;</a>
<a name="1276"><span class="lineNum">    1276 </span>            :     assign iccm_dma_rd_ecc_double_err = iccm_dma_rvalid &amp;&amp; iccm_dma_ecc_error;</a>
<a name="1277"><span class="lineNum">    1277 </span>            : </a>
<a name="1278"><span class="lineNum">    1278 </span>            : </a>
<a name="1279"><span class="lineNum">    1279 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="1280"><span class="lineNum">    1280 </span>            : // ECC checking logic for ICCM data.                                               //</a>
<a name="1281"><span class="lineNum">    1281 </span>            : /////////////////////////////////////////////////////////////////////////////////////</a>
<a name="1282"><span class="lineNum">    1282 </span>            : </a>
<a name="1283"><span class="lineNum">    1283 </span>            :   logic [3:0] ic_fetch_val_int_f;</a>
<a name="1284"><span class="lineNum">    1284 </span>            :   logic [3:0] ic_fetch_val_shift_right;</a>
<a name="1285"><span class="lineNum">    1285 </span>            :   assign ic_fetch_val_int_f[3:0] = {2'b00 , ic_fetch_val_f[1:0] } ;</a>
<a name="1286"><span class="lineNum">    1286 </span>            :   assign ic_fetch_val_shift_right[3:0] = {ic_fetch_val_int_f &lt;&lt; ifu_fetch_addr_int_f[1] } ;</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span>            :    assign iccm_rdmux_data[77:0] = iccm_rd_data_ecc[77:0];</a>
<a name="1289"><span class="lineNum">    1289 </span>            :    for (genvar i=0; i &lt; 2 ; i++) begin : ICCM_ECC_CHECK</a>
<a name="1290"><span class="lineNum">    1290 </span>            :       assign iccm_ecc_word_enable[i] = ((|ic_fetch_val_shift_right[(2*i+1):(2*i)] &amp; ~exu_flush_final &amp; sel_iccm_data) | iccm_dma_rvalid_in) &amp; ~dec_tlu_core_ecc_disable;</a>
<a name="1291"><span class="lineNum">    1291 </span>            :    rvecc_decode  ecc_decode (</a>
<a name="1292"><span class="lineNum">    1292 </span>            :                            .en(iccm_ecc_word_enable[i]),</a>
<a name="1293"><span class="lineNum">    1293 </span>            :                            .sed_ded ( 1'b0 ),    // 1 : means only detection</a>
<a name="1294"><span class="lineNum">    1294 </span>            :                            .din(iccm_rdmux_data[(39*i+31):(39*i)]),</a>
<a name="1295"><span class="lineNum">    1295 </span>            :                            .ecc_in(iccm_rdmux_data[(39*i+38):(39*i+32)]),</a>
<a name="1296"><span class="lineNum">    1296 </span>            :                            .dout(iccm_corrected_data[i][31:0]),</a>
<a name="1297"><span class="lineNum">    1297 </span>            :                            .ecc_out(iccm_corrected_ecc[i][6:0]),</a>
<a name="1298"><span class="lineNum">    1298 </span>            :                            .single_ecc_error(iccm_single_ecc_error[i]),</a>
<a name="1299"><span class="lineNum">    1299 </span>            :                            .double_ecc_error(iccm_double_ecc_error[i]));</a>
<a name="1300"><span class="lineNum">    1300 </span>            : end</a>
<a name="1301"><span class="lineNum">    1301 </span>            : </a>
<a name="1302"><span class="lineNum">    1302 </span>            :   assign iccm_rd_ecc_single_err  = (|iccm_single_ecc_error[1:0] ) &amp; ifc_iccm_access_f &amp; ifc_fetch_req_f;</a>
<a name="1303"><span class="lineNum">    1303 </span>            :   assign iccm_rd_ecc_double_err[1:0]  = ~ifu_fetch_addr_int_f[1] ? ({iccm_double_ecc_error[0], iccm_double_ecc_error[0]} ) &amp; {2{ifc_iccm_access_f}} :</a>
<a name="1304"><span class="lineNum">    1304 </span>            :                                                                    ({iccm_double_ecc_error[1], iccm_double_ecc_error[0]} ) &amp; {2{ifc_iccm_access_f}} ;</a>
<a name="1305"><span class="lineNum">    1305 </span>            : </a>
<a name="1306"><span class="lineNum">    1306 </span>            :   assign iccm_corrected_data_f_mux[31:0] = iccm_single_ecc_error[0] ? iccm_corrected_data[0] : iccm_corrected_data[1];</a>
<a name="1307"><span class="lineNum">    1307 </span>            :   assign iccm_corrected_ecc_f_mux[6:0]   = iccm_single_ecc_error[0] ? iccm_corrected_ecc[0]  : iccm_corrected_ecc[1];</a>
<a name="1308"><span class="lineNum">    1308 </span>            : </a>
<a name="1309"><span class="lineNum">    1309 </span>            :   assign iccm_ecc_write_status           = ((iccm_rd_ecc_single_err &amp; ~iccm_rd_ecc_single_err_ff)  &amp; ~exu_flush_final) | iccm_dma_sb_error;</a>
<a name="1310"><span class="lineNum">    1310 </span>            :   assign iccm_rd_ecc_single_err_hold_in  = (iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff) &amp; ~exu_flush_final ;</a>
<a name="1311"><span class="lineNum">    1311 </span>            :   assign iccm_error_start                =  iccm_rd_ecc_single_err;</a>
<a name="1312"><span class="lineNum">    1312 </span>            :   assign iccm_ecc_corr_index_in[pt.ICCM_BITS-1:2] = iccm_single_ecc_error[0] ? iccm_rw_addr_f[pt.ICCM_BITS-1:2] : iccm_rw_addr_f[pt.ICCM_BITS-1:2] + 1'b1 ;</a>
<a name="1313"><span class="lineNum">    1313 </span>            : </a>
<a name="1314"><span class="lineNum">    1314 </span>            :    rvdffie #(pt.ICCM_BITS-1) iccm_index_f   (.*, .clk(free_l2clk), .din({iccm_rw_addr[pt.ICCM_BITS-1:2],</a>
<a name="1315"><span class="lineNum">    1315 </span>            :                                                                          iccm_rd_ecc_single_err_hold_in</a>
<a name="1316"><span class="lineNum">    1316 </span>            :                                                                                                        }),</a>
<a name="1317"><span class="lineNum">    1317 </span>            :                                                                   .dout({iccm_rw_addr_f[pt.ICCM_BITS-1:2],</a>
<a name="1318"><span class="lineNum">    1318 </span>            :                                                                          iccm_rd_ecc_single_err_ff}));</a>
<a name="1319"><span class="lineNum">    1319 </span>            : </a>
<a name="1320"><span class="lineNum">    1320 </span>            :    rvdffe #((39+(pt.ICCM_BITS-2)))      ecc_dat0_ff  (</a>
<a name="1321"><span class="lineNum">    1321 </span>            :                                                       .clk(clk),</a>
<a name="1322"><span class="lineNum">    1322 </span>            :                                                       .din({iccm_corrected_ecc_f_mux[6:0],  iccm_corrected_data_f_mux[31:0],iccm_ecc_corr_index_in[pt.ICCM_BITS-1:2]}),</a>
<a name="1323"><span class="lineNum">    1323 </span>            :                                                       .dout({iccm_ecc_corr_data_ff[38:0]   ,iccm_ecc_corr_index_ff[pt.ICCM_BITS-1:2]}),</a>
<a name="1324"><span class="lineNum">    1324 </span>            :                                                       .en(iccm_ecc_write_status),</a>
<a name="1325"><span class="lineNum">    1325 </span>            :                                                       .*</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                                                       );</a>
<a name="1327"><span class="lineNum">    1327 </span>            : </a>
<a name="1328"><span class="lineNum">    1328 </span>            :      end else begin : iccm_disabled</a>
<a name="1329"><span class="lineNum">    1329 </span>            :          assign iccm_dma_rvalid = 1'b0 ;</a>
<a name="1330"><span class="lineNum">    1330 </span>            :          assign iccm_dma_ecc_error = 1'b0 ;</a>
<a name="1331"><span class="lineNum">    1331 </span>            :          assign iccm_dma_rdata[63:0] = '0 ;</a>
<a name="1332"><span class="lineNum">    1332 </span>            :          assign iccm_single_ecc_error = '0 ;</a>
<a name="1333"><span class="lineNum">    1333 </span>            :          assign iccm_dma_rtag         = '0 ;</a>
<a name="1334"><span class="lineNum">    1334 </span>            : </a>
<a name="1335"><span class="lineNum">    1335 </span>            : </a>
<a name="1336"><span class="lineNum">    1336 </span>            : </a>
<a name="1337"><span class="lineNum">    1337 </span>            : </a>
<a name="1338"><span class="lineNum">    1338 </span>            : </a>
<a name="1339"><span class="lineNum">    1339 </span>            : </a>
<a name="1340"><span class="lineNum">    1340 </span>            :          assign iccm_rd_ecc_single_err                 = 1'b0 ;</a>
<a name="1341"><span class="lineNum">    1341 </span>            :          assign iccm_rd_ecc_double_err                 = '0 ;</a>
<a name="1342"><span class="lineNum">    1342 </span>            :          assign iccm_rd_ecc_single_err_ff              = 1'b0 ;</a>
<a name="1343"><span class="lineNum">    1343 </span>            :          assign iccm_error_start                         = 1'b0;</a>
<a name="1344"><span class="lineNum">    1344 </span>            :          assign iccm_ecc_corr_index_ff[pt.ICCM_BITS-1:2]  =  '0;</a>
<a name="1345"><span class="lineNum">    1345 </span>            :          assign iccm_ecc_corr_data_ff[38:0]            =  '0;</a>
<a name="1346"><span class="lineNum">    1346 </span>            :          assign iccm_ecc_write_status                  =  '0;</a>
<a name="1347"><span class="lineNum">    1347 </span>            : </a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span>            : </a>
<a name="1350"><span class="lineNum">    1350 </span>            : </a>
<a name="1351"><span class="lineNum">    1351 </span>            : </a>
<a name="1352"><span class="lineNum">    1352 </span>            : </a>
<a name="1353"><span class="lineNum">    1353 </span>            :     end</a>
<a name="1354"><span class="lineNum">    1354 </span>            : </a>
<a name="1355"><span class="lineNum">    1355 </span>            : </a>
<a name="1356"><span class="lineNum">    1356 </span>            : ////// ICCM signals</a>
<a name="1357"><span class="lineNum">    1357 </span>            : </a>
<a name="1358"><span class="lineNum">    1358 </span>            : </a>
<a name="1359"><span class="lineNum">    1359 </span>            :  assign   ic_rd_en    =  (ifc_fetch_req_bf &amp; ~ifc_fetch_uncacheable_bf &amp; ~ifc_iccm_access_bf  &amp;</a>
<a name="1360"><span class="lineNum">    1360 </span>            :                             ~(((miss_state == STREAM) &amp; ~miss_state_en)                                       |</a>
<a name="1361"><span class="lineNum">    1361 </span>            :                               ((miss_state == CRIT_BYP_OK) &amp; ~miss_state_en)                                  |</a>
<a name="1362"><span class="lineNum">    1362 </span>            :                               ((miss_state == STALL_SCND_MISS) &amp; ~miss_state_en)                              |</a>
<a name="1363"><span class="lineNum">    1363 </span>            :                               ((miss_state == MISS_WAIT) &amp; ~miss_state_en)                                    |</a>
<a name="1364"><span class="lineNum">    1364 </span>            :                               ((miss_state == CRIT_WRD_RDY) &amp; ~miss_state_en)  |</a>
<a name="1365"><span class="lineNum">    1365 </span>            :                               ((miss_state == CRIT_BYP_OK) &amp;  miss_state_en &amp;  (miss_nxtstate == MISS_WAIT))  ))  |</a>
<a name="1366"><span class="lineNum">    1366 </span>            :                              ( ifc_fetch_req_bf &amp; exu_flush_final  &amp; ~ifc_fetch_uncacheable_bf &amp; ~ifc_iccm_access_bf )     ;</a>
<a name="1367"><span class="lineNum">    1367 </span>            : </a>
<a name="1368"><span class="lineNum">    1368 </span>            : logic   ic_real_rd_wp_unused;</a>
<a name="1369"><span class="lineNum">    1369 </span>            : assign  ic_real_rd_wp_unused  =  (ifc_fetch_req_bf &amp;  ~ifc_iccm_access_bf  &amp;  ~ifc_region_acc_fault_final_bf &amp; ~dec_tlu_fence_i_wb &amp; ~stream_miss_f &amp; ~ic_act_miss_f &amp;</a>
<a name="1370"><span class="lineNum">    1370 </span>            :                             ~(((miss_state == STREAM) &amp; ~miss_state_en) |</a>
<a name="1371"><span class="lineNum">    1371 </span>            :                               ((miss_state == CRIT_BYP_OK) &amp; ~miss_state_en &amp; ~(miss_nxtstate == MISS_WAIT)) |</a>
<a name="1372"><span class="lineNum">    1372 </span>            :                               ((miss_state == CRIT_BYP_OK) &amp;  miss_state_en &amp;  (miss_nxtstate == MISS_WAIT)) |</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                               ((miss_state == MISS_WAIT) &amp; ~miss_state_en) |</a>
<a name="1374"><span class="lineNum">    1374 </span>            :                               ((miss_state == STALL_SCND_MISS) &amp; ~miss_state_en)  |</a>
<a name="1375"><span class="lineNum">    1375 </span>            :                               ((miss_state == CRIT_WRD_RDY) &amp; ~miss_state_en)  |</a>
<a name="1376"><span class="lineNum">    1376 </span>            :                               ((miss_nxtstate == STREAM) &amp;  miss_state_en)  |</a>
<a name="1377"><span class="lineNum">    1377 </span>            :                               ((miss_state == SCND_MISS) &amp; ~miss_state_en))) |</a>
<a name="1378"><span class="lineNum">    1378 </span>            :                           (ifc_fetch_req_bf &amp;  ~ifc_iccm_access_bf  &amp;  ~ifc_region_acc_fault_final_bf &amp; ~dec_tlu_fence_i_wb &amp; ~stream_miss_f &amp; exu_flush_final)  ;</a>
<a name="1379"><span class="lineNum">    1379 </span>            : </a>
<a name="1380"><span class="lineNum">    1380 </span>            : </a>
<a name="1381"><span class="lineNum">    1381 </span>            : assign ic_wr_en[pt.ICACHE_NUM_WAYS-1:0] = bus_ic_wr_en[pt.ICACHE_NUM_WAYS-1:0] &amp; {pt.ICACHE_NUM_WAYS{write_ic_16_bytes}};</a>
<a name="1382"><span class="lineNum">    1382 </span>            : assign ic_write_stall                =  write_ic_16_bytes &amp;  ~((((miss_state== CRIT_BYP_OK) | ((miss_state==STREAM) &amp; ~(exu_flush_final | ifu_bp_hit_taken_q_f  | stream_eol_f ))) &amp; ~(bus_ifu_wr_en_ff &amp; last_beat &amp; ~uncacheable_miss_ff)));</a>
<a name="1383"><span class="lineNum">    1383 </span>            : </a>
<a name="1384"><span class="lineNum">    1384 </span>            : </a>
<a name="1385"><span class="lineNum">    1385 </span>            : </a>
<a name="1386"><span class="lineNum">    1386 </span>            : </a>
<a name="1387"><span class="lineNum">    1387 </span>            : ///////////////////////////////////////////////////////////////</a>
<a name="1388"><span class="lineNum">    1388 </span>            : // Icache status and LRU</a>
<a name="1389"><span class="lineNum">    1389 </span>            : ///////////////////////////////////////////////////////////////</a>
<a name="1390"><span class="lineNum">    1390 </span>            : logic [pt.ICACHE_NUM_WAYS-1:0] ic_tag_valid_unq;</a>
<a name="1391"><span class="lineNum">    1391 </span>            : if (pt.ICACHE_ENABLE == 1 ) begin: icache_enabled</a>
<a name="1392"><span class="lineNum">    1392 </span>            :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_status_wr_addr_w_debug;</a>
<a name="1393"><span class="lineNum">    1393 </span>            :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_status_wr_addr_ff ;</a>
<a name="1394"><span class="lineNum">    1394 </span>            :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_ic_rw_int_addr_w_debug;</a>
<a name="1395"><span class="lineNum">    1395 </span>            :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] ifu_ic_rw_int_addr_ff;</a>
<a name="1396"><span class="lineNum">    1396 </span>            :    logic [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] perr_ic_index_ff;</a>
<a name="1397"><span class="lineNum">    1397 </span>            : </a>
<a name="1398"><span class="lineNum">    1398 </span>            :     assign ic_valid = ~ifu_wr_cumulative_err_data &amp; ~(reset_ic_in | reset_ic_ff) &amp; ~reset_tag_valid_for_miss;</a>
<a name="1399"><span class="lineNum">    1399 </span>            : </a>
<a name="1400"><span class="lineNum">    1400 </span>            :     assign ifu_status_wr_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] = ((ic_debug_rd_en | ic_debug_wr_en ) &amp; ic_debug_tag_array) ?</a>
<a name="1401"><span class="lineNum">    1401 </span>            :                                                                            ic_debug_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] :</a>
<a name="1402"><span class="lineNum">    1402 </span>            :                                                                            ifu_status_wr_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO];</a>
<a name="1403"><span class="lineNum">    1403 </span>            : </a>
<a name="1404"><span class="lineNum">    1404 </span>            :    // status</a>
<a name="1405"><span class="lineNum">    1405 </span>            : </a>
<a name="1406"><span class="lineNum">    1406 </span>            :          assign way_status_wr_en_w_debug = way_status_wr_en | (ic_debug_wr_en  &amp; ic_debug_tag_array);</a>
<a name="1407"><span class="lineNum">    1407 </span>            : </a>
<a name="1408"><span class="lineNum">    1408 </span>            :          assign way_status_new_w_debug[pt.ICACHE_STATUS_BITS-1:0]  = (ic_debug_wr_en  &amp; ic_debug_tag_array) ? (pt.ICACHE_STATUS_BITS == 1) ? ic_debug_wr_data[4] : ic_debug_wr_data[6:4] :</a>
<a name="1409"><span class="lineNum">    1409 </span>            :                                                 way_status_new[pt.ICACHE_STATUS_BITS-1:0] ;</a>
<a name="1410"><span class="lineNum">    1410 </span>            : </a>
<a name="1411"><span class="lineNum">    1411 </span>            :    rvdffe #(.WIDTH(pt.ICACHE_INDEX_HI-pt.ICACHE_TAG_INDEX_LO+1),.OVERRIDE(1)) perr_dat_ff    (.din(ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO]), .dout(perr_ic_index_ff[pt.ICACHE_INDEX_HI : pt.ICACHE_TAG_INDEX_LO]), .en(perr_sb_write_status),  .*);</a>
<a name="1412"><span class="lineNum">    1412 </span>            :                                           </a>
<a name="1413"><span class="lineNum">    1413 </span>            :    rvdffie #(.WIDTH(pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO+1+pt.ICACHE_STATUS_BITS),.OVERRIDE(1))  status_misc_ff</a>
<a name="1414"><span class="lineNum">    1414 </span>            :      (.*,</a>
<a name="1415"><span class="lineNum">    1415 </span>            :       .clk(free_l2clk),</a>
<a name="1416"><span class="lineNum">    1416 </span>            :       .din({ ifu_status_wr_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO], way_status_wr_en_w_debug, way_status_new_w_debug[pt.ICACHE_STATUS_BITS-1:0]}),</a>
<a name="1417"><span class="lineNum">    1417 </span>            :       .dout({ifu_status_wr_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO],      way_status_wr_en_ff,      way_status_new_ff[pt.ICACHE_STATUS_BITS-1:0]} )</a>
<a name="1418"><span class="lineNum">    1418 </span>            :       );</a>
<a name="1419"><span class="lineNum">    1419 </span>            : </a>
<a name="1420"><span class="lineNum">    1420 </span>            :    logic [(pt.ICACHE_TAG_DEPTH/8)-1 : 0] way_status_clken;</a>
<a name="1421"><span class="lineNum">    1421 </span>            :    logic [(pt.ICACHE_TAG_DEPTH/8)-1 : 0] way_status_clk;</a>
<a name="1422"><span class="lineNum">    1422 </span>            : </a>
<a name="1423"><span class="lineNum">    1423 </span>            :    for (genvar i=0 ; i&lt;pt.ICACHE_TAG_DEPTH/8 ; i++) begin : CLK_GRP_WAY_STATUS</a>
<a name="1424"><span class="lineNum">    1424 </span>            :       assign way_status_clken[i] = (ifu_status_wr_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO+3] == i );</a>
<a name="1425"><span class="lineNum">    1425 </span>            :      `ifdef RV_FPGA_OPTIMIZE</a>
<a name="1426"><span class="lineNum">    1426 </span>            :         assign way_status_clk[i] = 1'b0;</a>
<a name="1427"><span class="lineNum">    1427 </span>            :      `else</a>
<a name="1428"><span class="lineNum">    1428 </span>            :            rvclkhdr way_status_cgc ( .en(way_status_clken[i]),   .l1clk(way_status_clk[i]), .* );</a>
<a name="1429"><span class="lineNum">    1429 </span>            :      `endif</a>
<a name="1430"><span class="lineNum">    1430 </span>            : </a>
<a name="1431"><span class="lineNum">    1431 </span>            : </a>
<a name="1432"><span class="lineNum">    1432 </span>            :       for (genvar j=0 ; j&lt;8 ; j++) begin : WAY_STATUS</a>
<a name="1433"><span class="lineNum">    1433 </span>            :          rvdffs_fpga #(pt.ICACHE_STATUS_BITS) ic_way_status (.*,</a>
<a name="1434"><span class="lineNum">    1434 </span>            :                    .clk(way_status_clk[i]),</a>
<a name="1435"><span class="lineNum">    1435 </span>            :                    .clken(way_status_clken[i]),</a>
<a name="1436"><span class="lineNum">    1436 </span>            :                    .rawclk(clk),</a>
<a name="1437"><span class="lineNum">    1437 </span>            :                    .en(((ifu_status_wr_addr_ff[pt.ICACHE_TAG_INDEX_LO+2:pt.ICACHE_TAG_INDEX_LO] == j) &amp; way_status_wr_en_ff)),</a>
<a name="1438"><span class="lineNum">    1438 </span>            :                    .din(way_status_new_ff[pt.ICACHE_STATUS_BITS-1:0]),</a>
<a name="1439"><span class="lineNum">    1439 </span>            :                    .dout(way_status_out[8*i+j]));</a>
<a name="1440"><span class="lineNum">    1440 </span>            :       end  // WAY_STATUS</a>
<a name="1441"><span class="lineNum">    1441 </span>            :    end  // CLK_GRP_WAY_STATUS</a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineCov">        162 :   always_comb begin : way_status_out_mux</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineCov">        162 :       way_status[pt.ICACHE_STATUS_BITS-1:0] = '0 ;</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineCov">        162 :       for (int j=0; j&lt; pt.ICACHE_TAG_DEPTH; j++) begin : status_mux_loop</span></a>
<a name="1446"><span class="lineNum">    1446 </span><span class="lineCov">   16785298 :         if (ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO)'(j)) begin : mux_out</span></a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineCov">   16785298 :          way_status[pt.ICACHE_STATUS_BITS-1:0] =  way_status_out[j];</span></a>
<a name="1448"><span class="lineNum">    1448 </span>            :         end</a>
<a name="1449"><span class="lineNum">    1449 </span>            :       end</a>
<a name="1450"><span class="lineNum">    1450 </span>            :   end</a>
<a name="1451"><span class="lineNum">    1451 </span>            : </a>
<a name="1452"><span class="lineNum">    1452 </span>            :          assign ifu_ic_rw_int_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] = ((ic_debug_rd_en | ic_debug_wr_en ) &amp; ic_debug_tag_array) ?</a>
<a name="1453"><span class="lineNum">    1453 </span>            :                                                                         ic_debug_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] :</a>
<a name="1454"><span class="lineNum">    1454 </span>            :                                                                         ifu_ic_rw_int_addr[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO];</a>
<a name="1455"><span class="lineNum">    1455 </span>            :          assign ifu_tag_wren_w_debug[pt.ICACHE_NUM_WAYS-1:0] = ifu_tag_wren[pt.ICACHE_NUM_WAYS-1:0] | ic_debug_tag_wr_en[pt.ICACHE_NUM_WAYS-1:0] ;</a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span>            :          assign ic_valid_w_debug = (ic_debug_wr_en &amp; ic_debug_tag_array) ? ic_debug_wr_data[0] : ic_valid;</a>
<a name="1458"><span class="lineNum">    1458 </span>            : </a>
<a name="1459"><span class="lineNum">    1459 </span>            :          rvdffie #(pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO+pt.ICACHE_NUM_WAYS+1) tag_addr_ff (.*,</a>
<a name="1460"><span class="lineNum">    1460 </span>            :                                                                                               .clk(free_l2clk),</a>
<a name="1461"><span class="lineNum">    1461 </span>            :                                                                                               .din({ifu_ic_rw_int_addr_w_debug[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO],</a>
<a name="1462"><span class="lineNum">    1462 </span>            :                                                                                                     ifu_tag_wren_w_debug[pt.ICACHE_NUM_WAYS-1:0],</a>
<a name="1463"><span class="lineNum">    1463 </span>            :                                                                                                     ic_valid_w_debug}),</a>
<a name="1464"><span class="lineNum">    1464 </span>            :                                                                                               .dout({ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO],</a>
<a name="1465"><span class="lineNum">    1465 </span>            :                                                                                                      ifu_tag_wren_ff[pt.ICACHE_NUM_WAYS-1:0],</a>
<a name="1466"><span class="lineNum">    1466 </span>            :                                                                                                      ic_valid_ff})</a>
<a name="1467"><span class="lineNum">    1467 </span>            :                                                                                               );</a>
<a name="1468"><span class="lineNum">    1468 </span>            : </a>
<a name="1469"><span class="lineNum">    1469 </span>            : </a>
<a name="1470"><span class="lineNum">    1470 </span>            :    logic [pt.ICACHE_NUM_WAYS-1:0] [pt.ICACHE_TAG_DEPTH-1:0] ic_tag_valid_out ;</a>
<a name="1471"><span class="lineNum">    1471 </span>            : </a>
<a name="1472"><span class="lineNum">    1472 </span>            :    logic [(pt.ICACHE_TAG_DEPTH/32)-1:0] [pt.ICACHE_NUM_WAYS-1:0] tag_valid_clken ;</a>
<a name="1473"><span class="lineNum">    1473 </span>            :    logic [(pt.ICACHE_TAG_DEPTH/32)-1:0] [pt.ICACHE_NUM_WAYS-1:0] tag_valid_clk   ;</a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span>            :    for (genvar i=0 ; i&lt;pt.ICACHE_TAG_DEPTH/32 ; i++) begin : CLK_GRP_TAG_VALID</a>
<a name="1476"><span class="lineNum">    1476 </span>            :       for (genvar j=0; j&lt;pt.ICACHE_NUM_WAYS; j++) begin : way_clken</a>
<a name="1477"><span class="lineNum">    1477 </span>            :       if (pt.ICACHE_TAG_DEPTH == 32 ) begin</a>
<a name="1478"><span class="lineNum">    1478 </span>            :         assign tag_valid_clken[i][j] =  ifu_tag_wren_ff[j] | perr_err_inv_way[j] | reset_all_tags;</a>
<a name="1479"><span class="lineNum">    1479 </span>            :       end else begin</a>
<a name="1480"><span class="lineNum">    1480 </span>            :          assign tag_valid_clken[i][j] = (((ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO+5] == i ) &amp;  ifu_tag_wren_ff[j] ) |</a>
<a name="1481"><span class="lineNum">    1481 </span>            :                                         ((perr_ic_index_ff     [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO+5] == i ) &amp;  perr_err_inv_way[j]) | reset_all_tags);</a>
<a name="1482"><span class="lineNum">    1482 </span>            :       end</a>
<a name="1483"><span class="lineNum">    1483 </span>            : </a>
<a name="1484"><span class="lineNum">    1484 </span>            :      `ifdef RV_FPGA_OPTIMIZE</a>
<a name="1485"><span class="lineNum">    1485 </span>            :         assign tag_valid_clk[i][j]  = 1'b0;</a>
<a name="1486"><span class="lineNum">    1486 </span>            :      `else</a>
<a name="1487"><span class="lineNum">    1487 </span>            :            rvclkhdr way_status_cgc ( .en(tag_valid_clken[i][j]),   .l1clk(tag_valid_clk[i][j]), .* );</a>
<a name="1488"><span class="lineNum">    1488 </span>            :      `endif</a>
<a name="1489"><span class="lineNum">    1489 </span>            : </a>
<a name="1490"><span class="lineNum">    1490 </span>            : </a>
<a name="1491"><span class="lineNum">    1491 </span>            : </a>
<a name="1492"><span class="lineNum">    1492 </span>            :       for (genvar k=0 ; k&lt;32 ; k++) begin : TAG_VALID</a>
<a name="1493"><span class="lineNum">    1493 </span>            :          rvdffs_fpga #(1) ic_way_tagvalid_dup (.*,</a>
<a name="1494"><span class="lineNum">    1494 </span>            :                    .clk(tag_valid_clk[i][j]),</a>
<a name="1495"><span class="lineNum">    1495 </span>            :                    .clken(tag_valid_clken[i][j]),</a>
<a name="1496"><span class="lineNum">    1496 </span>            :                    .rawclk(clk),</a>
<a name="1497"><span class="lineNum">    1497 </span>            :                    .en(((ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (k + 32*i)) &amp; ifu_tag_wren_ff[j] ) |</a>
<a name="1498"><span class="lineNum">    1498 </span>            :                        ((perr_ic_index_ff     [pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (k + 32*i)) &amp; perr_err_inv_way[j]) | reset_all_tags),</a>
<a name="1499"><span class="lineNum">    1499 </span>            :                    .din(ic_valid_ff &amp; ~reset_all_tags &amp; ~perr_sel_invalidate),</a>
<a name="1500"><span class="lineNum">    1500 </span>            :                    .dout(ic_tag_valid_out[j][32*i+k]));</a>
<a name="1501"><span class="lineNum">    1501 </span>            :       end</a>
<a name="1502"><span class="lineNum">    1502 </span>            :       end</a>
<a name="1503"><span class="lineNum">    1503 </span>            :    end</a>
<a name="1504"><span class="lineNum">    1504 </span>            : </a>
<a name="1505"><span class="lineNum">    1505 </span>            : </a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineCov">        162 :   always_comb begin : tag_valid_out_mux</span></a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineCov">        162 :       ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0] = '0;</span></a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineCov">        162 :       for (int j=0; j&lt; pt.ICACHE_TAG_DEPTH; j++) begin : tag_valid_loop</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineCov">   16785298 :         if (ifu_ic_rw_int_addr_ff[pt.ICACHE_INDEX_HI:pt.ICACHE_TAG_INDEX_LO] == (pt.ICACHE_TAG_LO-pt.ICACHE_TAG_INDEX_LO)'(j)) begin : valid_out</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineCov">   16785298 :            for ( int k=0; k&lt;pt.ICACHE_NUM_WAYS; k++) begin</span></a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineCov">   33570596 :              ic_tag_valid_unq[k] |= ic_tag_valid_out[k][j];</span></a>
<a name="1512"><span class="lineNum">    1512 </span>            :         end</a>
<a name="1513"><span class="lineNum">    1513 </span>            :       end</a>
<a name="1514"><span class="lineNum">    1514 </span>            :       end</a>
<a name="1515"><span class="lineNum">    1515 </span>            :   end</a>
<a name="1516"><span class="lineNum">    1516 </span>            :    //   four-way set associative - three bits</a>
<a name="1517"><span class="lineNum">    1517 </span>            : //   each bit represents one branch point in a binary decision tree; let 1</a>
<a name="1518"><span class="lineNum">    1518 </span>            : //   represent that the left side has been referenced more recently than the</a>
<a name="1519"><span class="lineNum">    1519 </span>            : //   right side, and 0 vice-versa</a>
<a name="1520"><span class="lineNum">    1520 </span>            : //</a>
<a name="1521"><span class="lineNum">    1521 </span>            : //              are all 4 ways valid?</a>
<a name="1522"><span class="lineNum">    1522 </span>            : //                   /       \</a>
<a name="1523"><span class="lineNum">    1523 </span>            : //                  |        no, use an invalid way.</a>
<a name="1524"><span class="lineNum">    1524 </span>            : //                  |</a>
<a name="1525"><span class="lineNum">    1525 </span>            : //                  |</a>
<a name="1526"><span class="lineNum">    1526 </span>            : //             bit_0 == 0?             state | replace      ref to | next state</a>
<a name="1527"><span class="lineNum">    1527 </span>            : //               /       \             ------+--------      -------+-----------</a>
<a name="1528"><span class="lineNum">    1528 </span>            : //              y         n             x00  |  way_0      way_0 |    _11</a>
<a name="1529"><span class="lineNum">    1529 </span>            : //             /           \            x10  |  way_1      way_1 |    _01</a>
<a name="1530"><span class="lineNum">    1530 </span>            : //      bit_1 == 0?    bit_2 == 0?      0x1  |  way_2      way_2 |    1_0</a>
<a name="1531"><span class="lineNum">    1531 </span>            : //        /    \          /    \        1x1  |  way_3      way_3 |    0_0</a>
<a name="1532"><span class="lineNum">    1532 </span>            : //       y      n        y      n</a>
<a name="1533"><span class="lineNum">    1533 </span>            : //      /        \      /        \        ('x' means don't care       ('_' means unchanged)</a>
<a name="1534"><span class="lineNum">    1534 </span>            : //    way_0    way_1  way_2     way_3      don't care)</a>
<a name="1535"><span class="lineNum">    1535 </span>            : </a>
<a name="1536"><span class="lineNum">    1536 </span>            :    if (pt.ICACHE_NUM_WAYS == 4) begin: four_way_plru</a>
<a name="1537"><span class="lineNum">    1537 </span>            :    assign replace_way_mb_any[3] = ( way_status_mb_ff[2]  &amp; way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</a>
<a name="1538"><span class="lineNum">    1538 </span>            :                                   (~tagv_mb_ff[3]&amp; tagv_mb_ff[2] &amp;  tagv_mb_ff[1] &amp;  tagv_mb_ff[0]) ;</a>
<a name="1539"><span class="lineNum">    1539 </span>            :    assign replace_way_mb_any[2] = (~way_status_mb_ff[2]  &amp; way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</a>
<a name="1540"><span class="lineNum">    1540 </span>            :                                   (~tagv_mb_ff[2]&amp; tagv_mb_ff[1] &amp;  tagv_mb_ff[0]) ;</a>
<a name="1541"><span class="lineNum">    1541 </span>            :    assign replace_way_mb_any[1] = ( way_status_mb_ff[1] &amp; ~way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</a>
<a name="1542"><span class="lineNum">    1542 </span>            :                                   (~tagv_mb_ff[1]&amp; tagv_mb_ff[0] ) ;</a>
<a name="1543"><span class="lineNum">    1543 </span>            :    assign replace_way_mb_any[0] = (~way_status_mb_ff[1] &amp; ~way_status_mb_ff[0] &amp; (&amp;tagv_mb_ff[3:0])) |</a>
<a name="1544"><span class="lineNum">    1544 </span>            :                                   (~tagv_mb_ff[0] ) ;</a>
<a name="1545"><span class="lineNum">    1545 </span>            : </a>
<a name="1546"><span class="lineNum">    1546 </span>            :    assign way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] = ({3{~exu_flush_final &amp; ic_rd_hit[0]}} &amp; {way_status[2] , 1'b1 , 1'b1}) |</a>
<a name="1547"><span class="lineNum">    1547 </span>            :                                                           ({3{~exu_flush_final &amp; ic_rd_hit[1]}} &amp; {way_status[2] , 1'b0 , 1'b1}) |</a>
<a name="1548"><span class="lineNum">    1548 </span>            :                                                           ({3{~exu_flush_final &amp; ic_rd_hit[2]}} &amp; {1'b1 ,way_status[1]  , 1'b0}) |</a>
<a name="1549"><span class="lineNum">    1549 </span>            :                                                           ({3{~exu_flush_final &amp; ic_rd_hit[3]}} &amp; {1'b0 ,way_status[1]  , 1'b0}) ;</a>
<a name="1550"><span class="lineNum">    1550 </span>            : </a>
<a name="1551"><span class="lineNum">    1551 </span>            :   assign way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] = ({3{replace_way_mb_any[0]}} &amp; {way_status_mb_ff[2] , 1'b1 , 1'b1}) |</a>
<a name="1552"><span class="lineNum">    1552 </span>            :                                    ({3{replace_way_mb_any[1]}} &amp; {way_status_mb_ff[2] , 1'b0 , 1'b1}) |</a>
<a name="1553"><span class="lineNum">    1553 </span>            :                                    ({3{replace_way_mb_any[2]}} &amp; {1'b1 ,way_status_mb_ff[1]  , 1'b0}) |</a>
<a name="1554"><span class="lineNum">    1554 </span>            :                                    ({3{replace_way_mb_any[3]}} &amp; {1'b0 ,way_status_mb_ff[1]  , 1'b0}) ;</a>
<a name="1555"><span class="lineNum">    1555 </span>            :   end</a>
<a name="1556"><span class="lineNum">    1556 </span>            :    else begin : two_ways_plru</a>
<a name="1557"><span class="lineNum">    1557 </span>            :       assign replace_way_mb_any[0]                      = (~way_status_mb_ff  &amp; tagv_mb_ff[0] &amp; tagv_mb_ff[1]) | ~tagv_mb_ff[0];</a>
<a name="1558"><span class="lineNum">    1558 </span>            :       assign replace_way_mb_any[1]                      = ( way_status_mb_ff  &amp; tagv_mb_ff[0] &amp; tagv_mb_ff[1]) | ~tagv_mb_ff[1] &amp; tagv_mb_ff[0];</a>
<a name="1559"><span class="lineNum">    1559 </span>            :       assign way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] = ic_rd_hit[0];</a>
<a name="1560"><span class="lineNum">    1560 </span>            :       assign way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] = replace_way_mb_any[0];</a>
<a name="1561"><span class="lineNum">    1561 </span>            : </a>
<a name="1562"><span class="lineNum">    1562 </span>            :    end</a>
<a name="1563"><span class="lineNum">    1563 </span>            :   // Make sure to select the way_status_hit_new even when in hit_under_miss.</a>
<a name="1564"><span class="lineNum">    1564 </span>            :   assign way_status_new[pt.ICACHE_STATUS_BITS-1:0]     = (bus_ifu_wr_en_ff_q  &amp; last_beat )  ? way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] :</a>
<a name="1565"><span class="lineNum">    1565 </span>            :                                                           way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] ;</a>
<a name="1566"><span class="lineNum">    1566 </span>            : </a>
<a name="1567"><span class="lineNum">    1567 </span>            : </a>
<a name="1568"><span class="lineNum">    1568 </span>            :   assign way_status_wr_en  = (bus_ifu_wr_en_ff_q  &amp; last_beat) | ic_act_hit_f;</a>
<a name="1569"><span class="lineNum">    1569 </span>            : </a>
<a name="1570"><span class="lineNum">    1570 </span>            :    for (genvar i=0; i&lt;pt.ICACHE_NUM_WAYS; i++) begin  : bus_wren_loop</a>
<a name="1571"><span class="lineNum">    1571 </span>            :       assign bus_wren[i]           = bus_ifu_wr_en_ff_q &amp; replace_way_mb_any[i] &amp; miss_pending ;</a>
<a name="1572"><span class="lineNum">    1572 </span>            :       assign bus_wren_last[i]      = bus_ifu_wr_en_ff_wo_err &amp; replace_way_mb_any[i] &amp; miss_pending &amp; bus_last_data_beat;</a>
<a name="1573"><span class="lineNum">    1573 </span>            :       assign ifu_tag_wren[i]       = bus_wren_last[i] | wren_reset_miss[i];</a>
<a name="1574"><span class="lineNum">    1574 </span>            :       assign wren_reset_miss[i]    = replace_way_mb_any[i] &amp; reset_tag_valid_for_miss ;</a>
<a name="1575"><span class="lineNum">    1575 </span>            : </a>
<a name="1576"><span class="lineNum">    1576 </span>            :    end</a>
<a name="1577"><span class="lineNum">    1577 </span>            :    assign bus_ic_wr_en[pt.ICACHE_NUM_WAYS-1:0] = bus_wren[pt.ICACHE_NUM_WAYS-1:0];</a>
<a name="1578"><span class="lineNum">    1578 </span>            : </a>
<a name="1579"><span class="lineNum">    1579 </span>            : </a>
<a name="1580"><span class="lineNum">    1580 </span>            : end else begin: icache_disabled</a>
<a name="1581"><span class="lineNum">    1581 </span>            :    assign ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0]      = '0;</a>
<a name="1582"><span class="lineNum">    1582 </span>            :    assign way_status[pt.ICACHE_STATUS_BITS-1:0]         = '0;</a>
<a name="1583"><span class="lineNum">    1583 </span>            :    assign replace_way_mb_any[pt.ICACHE_NUM_WAYS-1:0]    = '0;</a>
<a name="1584"><span class="lineNum">    1584 </span>            :    assign way_status_hit_new[pt.ICACHE_STATUS_BITS-1:0] = '0;</a>
<a name="1585"><span class="lineNum">    1585 </span>            :    assign way_status_rep_new[pt.ICACHE_STATUS_BITS-1:0] = '0;</a>
<a name="1586"><span class="lineNum">    1586 </span>            :    assign way_status_new[pt.ICACHE_STATUS_BITS-1:0]     = '0;</a>
<a name="1587"><span class="lineNum">    1587 </span>            :    assign way_status_wr_en                           = '0;</a>
<a name="1588"><span class="lineNum">    1588 </span>            :    assign bus_wren[pt.ICACHE_NUM_WAYS-1:0]              = '0;</a>
<a name="1589"><span class="lineNum">    1589 </span>            :    assign bus_ic_wr_en[pt.ICACHE_NUM_WAYS-1:0]              = '0;</a>
<a name="1590"><span class="lineNum">    1590 </span>            : </a>
<a name="1591"><span class="lineNum">    1591 </span>            : end</a>
<a name="1592"><span class="lineNum">    1592 </span>            : </a>
<a name="1593"><span class="lineNum">    1593 </span>            :    assign ic_tag_valid[pt.ICACHE_NUM_WAYS-1:0] = ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0]   &amp; {pt.ICACHE_NUM_WAYS{(~fetch_uncacheable_ff &amp; ifc_fetch_req_f_raw) }} ;</a>
<a name="1594"><span class="lineNum">    1594 </span>            :    assign ic_debug_tag_val_rd_out           = |(ic_tag_valid_unq[pt.ICACHE_NUM_WAYS-1:0] &amp;  ic_debug_way_ff[pt.ICACHE_NUM_WAYS-1:0]   &amp; {pt.ICACHE_NUM_WAYS{ic_debug_rd_en_ff}}) ;</a>
<a name="1595"><span class="lineNum">    1595 </span>            : ///////////////////////////////////////////</a>
<a name="1596"><span class="lineNum">    1596 </span>            : // PMU signals</a>
<a name="1597"><span class="lineNum">    1597 </span>            : ///////////////////////////////////////////</a>
<a name="1598"><span class="lineNum">    1598 </span>            : </a>
<a name="1599"><span class="lineNum">    1599 </span>            :  assign ifu_pmu_ic_miss_in   = ic_act_miss_f ;</a>
<a name="1600"><span class="lineNum">    1600 </span>            :  assign ifu_pmu_ic_hit_in    = ic_act_hit_f  ;</a>
<a name="1601"><span class="lineNum">    1601 </span>            :  assign ifu_pmu_bus_error_in = |ifc_bus_acc_fault_f;</a>
<a name="1602"><span class="lineNum">    1602 </span>            :  assign ifu_pmu_bus_trxn_in  = bus_cmd_sent ;</a>
<a name="1603"><span class="lineNum">    1603 </span>            :  assign ifu_pmu_bus_busy_in  = ifu_bus_arvalid_ff &amp; ~ifu_bus_arready_ff &amp; miss_pending ;</a>
<a name="1604"><span class="lineNum">    1604 </span>            : </a>
<a name="1605"><span class="lineNum">    1605 </span>            :    rvdffie #(9) ifu_pmu_sigs_ff (.*,</a>
<a name="1606"><span class="lineNum">    1606 </span>            :                     .clk (free_l2clk),</a>
<a name="1607"><span class="lineNum">    1607 </span>            :                     .din ({ifc_fetch_uncacheable_bf, ifc_fetch_req_qual_bf, dma_sb_err_state, dec_tlu_fence_i_wb,</a>
<a name="1608"><span class="lineNum">    1608 </span>            :                            ifu_pmu_ic_miss_in,</a>
<a name="1609"><span class="lineNum">    1609 </span>            :                            ifu_pmu_ic_hit_in,</a>
<a name="1610"><span class="lineNum">    1610 </span>            :                            ifu_pmu_bus_error_in,</a>
<a name="1611"><span class="lineNum">    1611 </span>            :                            ifu_pmu_bus_busy_in,</a>
<a name="1612"><span class="lineNum">    1612 </span>            :                            ifu_pmu_bus_trxn_in</a>
<a name="1613"><span class="lineNum">    1613 </span>            :                           }),</a>
<a name="1614"><span class="lineNum">    1614 </span>            :                     .dout({fetch_uncacheable_ff, ifc_fetch_req_f_raw, dma_sb_err_state_ff, reset_all_tags,</a>
<a name="1615"><span class="lineNum">    1615 </span>            :                            ifu_pmu_ic_miss,</a>
<a name="1616"><span class="lineNum">    1616 </span>            :                            ifu_pmu_ic_hit,</a>
<a name="1617"><span class="lineNum">    1617 </span>            :                            ifu_pmu_bus_error,</a>
<a name="1618"><span class="lineNum">    1618 </span>            :                            ifu_pmu_bus_busy,</a>
<a name="1619"><span class="lineNum">    1619 </span>            :                            ifu_pmu_bus_trxn</a>
<a name="1620"><span class="lineNum">    1620 </span>            :                            }));</a>
<a name="1621"><span class="lineNum">    1621 </span>            : </a>
<a name="1622"><span class="lineNum">    1622 </span>            : </a>
<a name="1623"><span class="lineNum">    1623 </span>            : ///////////////////////////////////////////////////////</a>
<a name="1624"><span class="lineNum">    1624 </span>            : // Cache debug logic                                 //</a>
<a name="1625"><span class="lineNum">    1625 </span>            : ///////////////////////////////////////////////////////</a>
<a name="1626"><span class="lineNum">    1626 </span>            : assign ic_debug_addr[pt.ICACHE_INDEX_HI:3] = dec_tlu_ic_diag_pkt.icache_dicawics[pt.ICACHE_INDEX_HI-3:0] ;</a>
<a name="1627"><span class="lineNum">    1627 </span>            : assign ic_debug_way_enc[01:00]             = dec_tlu_ic_diag_pkt.icache_dicawics[15:14] ;</a>
<a name="1628"><span class="lineNum">    1628 </span>            : </a>
<a name="1629"><span class="lineNum">    1629 </span>            : </a>
<a name="1630"><span class="lineNum">    1630 </span>            : assign ic_debug_tag_array       = dec_tlu_ic_diag_pkt.icache_dicawics[16] ;</a>
<a name="1631"><span class="lineNum">    1631 </span>            : assign ic_debug_rd_en           = dec_tlu_ic_diag_pkt.icache_rd_valid ;</a>
<a name="1632"><span class="lineNum">    1632 </span>            : assign ic_debug_wr_en           = dec_tlu_ic_diag_pkt.icache_wr_valid ;</a>
<a name="1633"><span class="lineNum">    1633 </span>            : </a>
<a name="1634"><span class="lineNum">    1634 </span>            : </a>
<a name="1635"><span class="lineNum">    1635 </span>            : assign ic_debug_way[pt.ICACHE_NUM_WAYS-1:0]        = {(ic_debug_way_enc[0] == 1'b1),</a>
<a name="1636"><span class="lineNum">    1636 </span>            :                                                       (ic_debug_way_enc[0] == 1'b0) };</a>
<a name="1637"><span class="lineNum">    1637 </span>            : </a>
<a name="1638"><span class="lineNum">    1638 </span>            : assign ic_debug_tag_wr_en[pt.ICACHE_NUM_WAYS-1:0] = {pt.ICACHE_NUM_WAYS{ic_debug_wr_en &amp; ic_debug_tag_array}} &amp; ic_debug_way[pt.ICACHE_NUM_WAYS-1:0] ;</a>
<a name="1639"><span class="lineNum">    1639 </span>            : </a>
<a name="1640"><span class="lineNum">    1640 </span>            : assign ic_debug_ict_array_sel_in      =  ic_debug_rd_en &amp; ic_debug_tag_array ;</a>
<a name="1641"><span class="lineNum">    1641 </span>            : </a>
<a name="1642"><span class="lineNum">    1642 </span>            : rvdff_fpga #(01+pt.ICACHE_NUM_WAYS) ifu_debug_sel_ff (.*, .clk (debug_c1_clk),</a>
<a name="1643"><span class="lineNum">    1643 </span>            :                     .clken(debug_c1_clken), .rawclk(clk),</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                     .din ({ic_debug_ict_array_sel_in,</a>
<a name="1645"><span class="lineNum">    1645 </span>            :                            ic_debug_way[pt.ICACHE_NUM_WAYS-1:0]</a>
<a name="1646"><span class="lineNum">    1646 </span>            :                           }),</a>
<a name="1647"><span class="lineNum">    1647 </span>            :                     .dout({ic_debug_ict_array_sel_ff,</a>
<a name="1648"><span class="lineNum">    1648 </span>            :                            ic_debug_way_ff[pt.ICACHE_NUM_WAYS-1:0]</a>
<a name="1649"><span class="lineNum">    1649 </span>            :                            }));</a>
<a name="1650"><span class="lineNum">    1650 </span>            : </a>
<a name="1651"><span class="lineNum">    1651 </span>            : </a>
<a name="1652"><span class="lineNum">    1652 </span>            : </a>
<a name="1653"><span class="lineNum">    1653 </span>            : </a>
<a name="1654"><span class="lineNum">    1654 </span>            : assign debug_data_clken  =  ic_debug_rd_en_ff;</a>
<a name="1655"><span class="lineNum">    1655 </span>            : </a>
<a name="1656"><span class="lineNum">    1656 </span>            : </a>
<a name="1657"><span class="lineNum">    1657 </span>            : logic ACCESS0_okay;</a>
<a name="1658"><span class="lineNum">    1658 </span>            : logic ACCESS1_okay;</a>
<a name="1659"><span class="lineNum">    1659 </span>            : logic ACCESS2_okay;</a>
<a name="1660"><span class="lineNum">    1660 </span>            : logic ACCESS3_okay;</a>
<a name="1661"><span class="lineNum">    1661 </span>            : logic ACCESS4_okay;</a>
<a name="1662"><span class="lineNum">    1662 </span>            : logic ACCESS5_okay;</a>
<a name="1663"><span class="lineNum">    1663 </span>            : logic ACCESS6_okay;</a>
<a name="1664"><span class="lineNum">    1664 </span>            : logic ACCESS7_okay;</a>
<a name="1665"><span class="lineNum">    1665 </span>            : </a>
<a name="1666"><span class="lineNum">    1666 </span>            : assign ACCESS0_okay = pt.INST_ACCESS_ENABLE0 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK0)) == (pt.INST_ACCESS_ADDR0 | pt.INST_ACCESS_MASK0)); </a>
<a name="1667"><span class="lineNum">    1667 </span>            : assign ACCESS1_okay = pt.INST_ACCESS_ENABLE1 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK1)) == (pt.INST_ACCESS_ADDR1 | pt.INST_ACCESS_MASK1));</a>
<a name="1668"><span class="lineNum">    1668 </span>            : assign ACCESS2_okay = pt.INST_ACCESS_ENABLE2 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK2)) == (pt.INST_ACCESS_ADDR2 | pt.INST_ACCESS_MASK2));</a>
<a name="1669"><span class="lineNum">    1669 </span>            : assign ACCESS3_okay = pt.INST_ACCESS_ENABLE3 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK3)) == (pt.INST_ACCESS_ADDR3 | pt.INST_ACCESS_MASK3));</a>
<a name="1670"><span class="lineNum">    1670 </span>            : assign ACCESS4_okay = pt.INST_ACCESS_ENABLE4 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK4)) == (pt.INST_ACCESS_ADDR4 | pt.INST_ACCESS_MASK4));</a>
<a name="1671"><span class="lineNum">    1671 </span>            : assign ACCESS5_okay = pt.INST_ACCESS_ENABLE5 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK5)) == (pt.INST_ACCESS_ADDR5 | pt.INST_ACCESS_MASK5));</a>
<a name="1672"><span class="lineNum">    1672 </span>            : assign ACCESS6_okay = pt.INST_ACCESS_ENABLE6 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK6)) == (pt.INST_ACCESS_ADDR6 | pt.INST_ACCESS_MASK6));</a>
<a name="1673"><span class="lineNum">    1673 </span>            : assign ACCESS7_okay = pt.INST_ACCESS_ENABLE7 &amp; ((({ifc_fetch_addr_bf[31:1],1'b0} | pt.INST_ACCESS_MASK7)) == (pt.INST_ACCESS_ADDR7 | pt.INST_ACCESS_MASK7));</a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span>            : </a>
<a name="1676"><span class="lineNum">    1676 </span>            : // memory protection  - equation to look identical to the LSU equation</a>
<a name="1677"><span class="lineNum">    1677 </span>            :    if (pt.PMP_ENTRIES != 0) begin : g_ifc_access_check_pmp</a>
<a name="1678"><span class="lineNum">    1678 </span>            :       assign ifc_region_acc_okay = ~ifu_pmp_error;</a>
<a name="1679"><span class="lineNum">    1679 </span>            :       assign ifc_region_acc_fault_memory_bf = ~ifc_region_acc_okay &amp; ifc_fetch_req_bf;</a>
<a name="1680"><span class="lineNum">    1680 </span>            :    end</a>
<a name="1681"><span class="lineNum">    1681 </span>            :    else begin : g_ifc_access_check</a>
<a name="1682"><span class="lineNum">    1682 </span>            :       assign ifc_region_acc_okay = (~(|{pt.INST_ACCESS_ENABLE0,pt.INST_ACCESS_ENABLE1,pt.INST_ACCESS_ENABLE2,pt.INST_ACCESS_ENABLE3,pt.INST_ACCESS_ENABLE4,pt.INST_ACCESS_ENABLE5,pt.INST_ACCESS_ENABLE6,pt.INST_ACCESS_ENABLE7}))</a>
<a name="1683"><span class="lineNum">    1683 </span>            :                                  | ACCESS0_okay</a>
<a name="1684"><span class="lineNum">    1684 </span>            :                                  | ACCESS1_okay</a>
<a name="1685"><span class="lineNum">    1685 </span>            :                                  | ACCESS2_okay</a>
<a name="1686"><span class="lineNum">    1686 </span>            :                                  | ACCESS3_okay</a>
<a name="1687"><span class="lineNum">    1687 </span>            :                                  | ACCESS4_okay</a>
<a name="1688"><span class="lineNum">    1688 </span>            :                                  | ACCESS5_okay</a>
<a name="1689"><span class="lineNum">    1689 </span>            :                                  | ACCESS6_okay</a>
<a name="1690"><span class="lineNum">    1690 </span>            :                                  | ACCESS7_okay</a>
<a name="1691"><span class="lineNum">    1691 </span>            :                                ;</a>
<a name="1692"><span class="lineNum">    1692 </span>            : </a>
<a name="1693"><span class="lineNum">    1693 </span>            :       assign ifc_region_acc_fault_memory_bf = ~ifc_iccm_access_bf &amp; ~ifc_region_acc_okay &amp; ifc_fetch_req_bf;</a>
<a name="1694"><span class="lineNum">    1694 </span>            :    end</a>
<a name="1695"><span class="lineNum">    1695 </span>            : </a>
<a name="1696"><span class="lineNum">    1696 </span>            :    assign ifc_region_acc_fault_final_bf = ifc_region_acc_fault_bf | ifc_region_acc_fault_memory_bf;</a>
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<a name="1698"><span class="lineNum">    1698 </span>            : endmodule  // el2_ifu_mem_ctl</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
