{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@264:280@HdlStmProcess", "      spi_active <= 1'b0;\n    end\n  end\nend\n\nalways @(posedge spi_clk) begin\n  if (cmd_valid == 1'b0) begin\n    spi_cmd_rd_addr <= 'h00;\n  end else if (cmd_ready == 1'b1) begin\n    spi_cmd_rd_addr <= spi_cmd_rd_addr_next;\n  end\nend\n\nalways @(posedge spi_clk) begin\n  if (spi_active == 1'b0) begin\n    spi_sdo_rd_addr <= 'h00;\n  end else if (sdo_data_ready == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@272:288", "  end else if (cmd_ready == 1'b1) begin\n    spi_cmd_rd_addr <= spi_cmd_rd_addr_next;\n  end\nend\n\nalways @(posedge spi_clk) begin\n  if (spi_active == 1'b0) begin\n    spi_sdo_rd_addr <= 'h00;\n  end else if (sdo_data_ready == 1'b1) begin\n    spi_sdo_rd_addr <= spi_sdo_rd_addr + 1'b1;\n  end\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1)\n    ctrl_cmd_wr_addr <= 'h00;\n  else if (ctrl_cmd_wr_en == 1'b1)\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@250:266", "    end else if (cmd_ready == 1'b1) begin\n      spi_cmd_rd_addr <= spi_cmd_rd_addr_next;\n    end\n  end\n\n  always @(posedge spi_clk) begin\n    if (spi_active == 1'b0) begin\n      spi_sdo_rd_addr <= 'h00;\n    end else if (sdo_data_ready == 1'b1) begin\n      spi_sdo_rd_addr <= spi_sdo_rd_addr + 1'b1;\n    end\n  end\n\n  always @(posedge ctrl_clk) begin\n    if (ctrl_cmd_wr_en == 1'b1) begin\n      cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\n    end\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@242:258", "          spi_active <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge spi_clk) begin\n    if (cmd_valid == 1'b0) begin\n      spi_cmd_rd_addr <= 'h00;\n    end else if (cmd_ready == 1'b1) begin\n      spi_cmd_rd_addr <= spi_cmd_rd_addr_next;\n    end\n  end\n\n  always @(posedge spi_clk) begin\n    if (spi_active == 1'b0) begin\n      spi_sdo_rd_addr <= 'h00;\n    end else if (sdo_data_ready == 1'b1) begin\n"]], "Diff Content": {"Delete": [[269, "always @(posedge spi_clk) begin\n"], [270, "  if (cmd_valid == 1'b0) begin\n"], [271, "    spi_cmd_rd_addr <= 'h00;\n"], [272, "  end else if (cmd_ready == 1'b1) begin\n"], [273, "    spi_cmd_rd_addr <= spi_cmd_rd_addr_next;\n"], [275, "end\n"]], "Add": [[273, "  always @(posedge spi_clk) begin\n"], [273, "    if (spi_active == 1'b0) begin\n"], [273, "      spi_sdo_rd_addr <= 'h00;\n"], [273, "    end else if (sdo_data_ready == 1'b1) begin\n"], [273, "      spi_sdo_rd_addr <= spi_sdo_rd_addr + 1'b1;\n"], [273, "    end\n"], [273, "  end\n"], [273, "  always @(posedge ctrl_clk) begin\n"], [273, "    if (ctrl_mem_reset == 1'b1)\n"], [273, "      ctrl_cmd_wr_addr <= 'h00;\n"], [273, "    else if (ctrl_cmd_wr_en == 1'b1)\n"], [273, "      ctrl_cmd_wr_addr <= ctrl_cmd_wr_addr + 1'b1;\n"], [273, "  end\n"], [273, "  always @(posedge ctrl_clk) begin\n"], [273, "    if (ctrl_cmd_wr_en == 1'b1)\n"], [273, "      cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\n"], [273, "  end\n"], [273, "  always @(posedge ctrl_clk) begin\n"], [273, "    if (ctrl_mem_reset == 1'b1)\n"], [273, "      ctrl_sdo_wr_addr <= 'h00;\n"], [273, "    else if (ctrl_sdo_wr_en == 1'b1)\n"], [273, "      ctrl_sdo_wr_addr <= ctrl_sdo_wr_addr + 1'b1;\n"]]}}