#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023f34a1ed60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023f349e31e0 .scope module, "pipelined_cpu" "pipelined_cpu" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
L_0000023f34a1e2b0 .functor BUFZ 1, L_0000023f34a1dec0, C4<0>, C4<0>, C4<0>;
L_0000023f34a1de50 .functor AND 1, L_0000023f34a1e780, v0000023f34a34280_0, C4<1>, C4<1>;
L_0000023f34a1dd70 .functor AND 1, v0000023f34a8c350_0, L_0000023f34af0190, C4<1>, C4<1>;
L_0000023f34a1dfa0 .functor XOR 1, L_0000023f34a1dd70, v0000023f34a8e0e0_0, C4<0>, C4<0>;
L_0000023f34a1dec0 .functor AND 1, v0000023f34a8c350_0, L_0000023f34a1dfa0, C4<1>, C4<1>;
v0000023f34a93f70_0 .net *"_ivl_22", 63 0, L_0000023f34aee930;  1 drivers
v0000023f34a93d90_0 .net *"_ivl_26", 0 0, L_0000023f34a1dfa0;  1 drivers
v0000023f34a940b0_0 .net *"_ivl_30", 63 0, L_0000023f34aefb50;  1 drivers
L_0000023f34a96d00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023f34a94470_0 .net *"_ivl_33", 62 0, L_0000023f34a96d00;  1 drivers
L_0000023f34a96d48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023f34a939d0_0 .net/2u *"_ivl_34", 63 0, L_0000023f34a96d48;  1 drivers
v0000023f34a92e90_0 .net *"_ivl_36", 63 0, L_0000023f34aeee30;  1 drivers
v0000023f34a946f0_0 .net "branch_prediction", 0 0, L_0000023f34a1e780;  1 drivers
o0000023f34a37d58 .functor BUFZ 1, C4<z>; HiZ drive
v0000023f34a92c10_0 .net "clk", 0 0, o0000023f34a37d58;  0 drivers
v0000023f34a92d50_0 .net "debug_out", 63 0, L_0000023f34a1e8d0;  1 drivers
v0000023f34a93bb0_0 .var "ex_alu_b_input", 63 0;
v0000023f34a92f30_0 .net "ex_alu_control", 2 0, v0000023f34a8d570_0;  1 drivers
v0000023f34a94330_0 .net "ex_alu_result", 63 0, v0000023f34a33d80_0;  1 drivers
v0000023f34a941f0_0 .net "ex_alu_src", 0 0, v0000023f34a8b8b0_0;  1 drivers
v0000023f34a93110_0 .net "ex_branch", 0 0, v0000023f34a8c350_0;  1 drivers
v0000023f34a94290_0 .net "ex_branch_taken", 0 0, L_0000023f34a1dd70;  1 drivers
v0000023f34a943d0_0 .net "ex_branch_target", 0 0, L_0000023f34aef8d0;  1 drivers
v0000023f34a93390_0 .net "ex_corrected_pc", 63 0, L_0000023f34af04b0;  1 drivers
v0000023f34a936b0_0 .net "ex_forward_a", 1 0, v0000023f34a8c030_0;  1 drivers
v0000023f34a93610_0 .net "ex_forward_b", 1 0, v0000023f34a8b9f0_0;  1 drivers
v0000023f34a94510_0 .var "ex_forward_store", 1 0;
v0000023f34a92df0_0 .net "ex_imm", 63 0, v0000023f34a10230_0;  1 drivers
v0000023f34a94790_0 .net "ex_mem_read", 0 0, v0000023f34a8efe0_0;  1 drivers
v0000023f34a945b0_0 .net "ex_mem_to_reg", 0 0, v0000023f34a8dfa0_0;  1 drivers
v0000023f34a94650_0 .net "ex_mem_write", 0 0, v0000023f34a8ecc0_0;  1 drivers
v0000023f34a931b0_0 .net "ex_pc", 63 0, v0000023f34a8e040_0;  1 drivers
v0000023f34a93430_0 .net "ex_prediction", 0 0, v0000023f34a8e0e0_0;  1 drivers
v0000023f34a937f0_0 .net "ex_prediction_incorrect", 0 0, L_0000023f34a1dec0;  1 drivers
v0000023f34a934d0_0 .net "ex_rd", 4 0, v0000023f34a8f4e0_0;  1 drivers
v0000023f34a928f0_0 .net "ex_reg_write", 0 0, v0000023f34a8e680_0;  1 drivers
v0000023f34a92a30_0 .net "ex_rs1", 4 0, v0000023f34a8e180_0;  1 drivers
v0000023f34a93890_0 .net "ex_rs1_data", 63 0, v0000023f34a8d960_0;  1 drivers
v0000023f34a92ad0_0 .net "ex_rs2", 4 0, v0000023f34a8e2c0_0;  1 drivers
v0000023f34a93570_0 .net "ex_rs2_data", 63 0, v0000023f34a8f6c0_0;  1 drivers
v0000023f34a93a70_0 .var "ex_store_data", 63 0;
v0000023f34a93b10_0 .net "ex_zero", 0 0, L_0000023f34af0190;  1 drivers
v0000023f34a95300_0 .net "flush_pipeline", 0 0, L_0000023f34a1e2b0;  1 drivers
v0000023f34a95da0_0 .net "hazard_stall", 0 0, v0000023f34a8d2f0_0;  1 drivers
v0000023f34a95b20_0 .net "id_alu_control", 2 0, v0000023f34a340a0_0;  1 drivers
v0000023f34a96200_0 .net "id_alu_src", 0 0, v0000023f34a34aa0_0;  1 drivers
v0000023f34a94fe0_0 .net "id_branch", 0 0, v0000023f34a34280_0;  1 drivers
v0000023f34a96480_0 .net "id_imm", 63 0, L_0000023f34aeecf0;  1 drivers
v0000023f34a949a0_0 .net "id_instruction", 31 0, v0000023f34a8e5e0_0;  1 drivers
v0000023f34a96700_0 .net "id_mem_read", 0 0, v0000023f34a34be0_0;  1 drivers
v0000023f34a95940_0 .net "id_mem_to_reg", 0 0, v0000023f34a34e60_0;  1 drivers
v0000023f34a94900_0 .net "id_mem_write", 0 0, v0000023f34a33c40_0;  1 drivers
v0000023f34a96160_0 .net "id_pc", 63 0, v0000023f34a8eea0_0;  1 drivers
v0000023f34a960c0_0 .net "id_prediction", 0 0, v0000023f34a8f120_0;  1 drivers
v0000023f34a962a0_0 .net "id_rd", 4 0, L_0000023f34aef010;  1 drivers
v0000023f34a96020_0 .net "id_reg_write", 0 0, v0000023f34a34f00_0;  1 drivers
v0000023f34a95440_0 .net "id_rs1", 4 0, L_0000023f34a956c0;  1 drivers
v0000023f34a95260_0 .net "id_rs1_data", 63 0, L_0000023f34aef330;  1 drivers
v0000023f34a95e40_0 .net "id_rs2", 4 0, L_0000023f34a95800;  1 drivers
v0000023f34a95f80_0 .net "id_rs2_data", 63 0, L_0000023f34aefe70;  1 drivers
v0000023f34a96340_0 .net "if_instruction", 31 0, L_0000023f34a95120;  1 drivers
v0000023f34a954e0_0 .net "if_pc", 63 0, v0000023f34a902d0_0;  1 drivers
v0000023f34a96520_0 .net "mem_alu_result", 63 0, v0000023f34a034e0_0;  1 drivers
v0000023f34a96660_0 .net "mem_mem_read", 0 0, v0000023f34a8c990_0;  1 drivers
v0000023f34a94a40_0 .net "mem_mem_to_reg", 0 0, v0000023f34a8bb30_0;  1 drivers
v0000023f34a95bc0_0 .net "mem_mem_write", 0 0, v0000023f34a8cf30_0;  1 drivers
v0000023f34a965c0_0 .net "mem_rd", 4 0, v0000023f34a8ba90_0;  1 drivers
v0000023f34a94cc0_0 .net "mem_read_data", 63 0, L_0000023f34aef510;  1 drivers
v0000023f34a94ae0_0 .net "mem_reg_write", 0 0, v0000023f34a8cd50_0;  1 drivers
v0000023f34a963e0_0 .net "mem_write_data", 63 0, v0000023f34a8d430_0;  1 drivers
v0000023f34a967a0_0 .net "mem_zero", 0 0, v0000023f34a8ca30_0;  1 drivers
o0000023f34a37e48 .functor BUFZ 1, C4<z>; HiZ drive
v0000023f34a95760_0 .net "rst", 0 0, o0000023f34a37e48;  0 drivers
v0000023f34a95c60_0 .net "wb_alu_result", 63 0, v0000023f34a8dbe0_0;  1 drivers
v0000023f34a94d60_0 .net "wb_mem_to_reg", 0 0, v0000023f34a8ed60_0;  1 drivers
v0000023f34a95620_0 .net "wb_rd", 4 0, v0000023f34a8fbf0_0;  1 drivers
v0000023f34a95580_0 .net "wb_read_data", 63 0, v0000023f34a91310_0;  1 drivers
v0000023f34a94b80_0 .net "wb_reg_write", 0 0, v0000023f34a90ff0_0;  1 drivers
v0000023f34a94c20_0 .net "wb_write_data", 63 0, L_0000023f34af0410;  1 drivers
E_0000023f349f2c90 .event anyedge, v0000023f34a94510_0, v0000023f34a8f6c0_0, v0000023f34a34780_0, v0000023f34a34820_0;
E_0000023f349f2ed0/0 .event anyedge, v0000023f34a8cd50_0, v0000023f34a8ba90_0, v0000023f34a8bf90_0, v0000023f34a8c210_0;
E_0000023f349f2ed0/1 .event anyedge, v0000023f34a8c670_0, v0000023f34a8c0d0_0;
E_0000023f349f2ed0 .event/or E_0000023f349f2ed0/0, E_0000023f349f2ed0/1;
L_0000023f34a94e00 .arith/sum 64, v0000023f34a8eea0_0, L_0000023f34aeecf0;
L_0000023f34a958a0 .part v0000023f34a902d0_0, 0, 32;
L_0000023f34a956c0 .part v0000023f34a8e5e0_0, 15, 5;
L_0000023f34a95800 .part v0000023f34a8e5e0_0, 20, 5;
L_0000023f34aef010 .part v0000023f34a8e5e0_0, 7, 5;
L_0000023f34aef830 .part v0000023f34a8e5e0_0, 0, 7;
L_0000023f34aefdd0 .part v0000023f34a8e5e0_0, 12, 3;
L_0000023f34af07d0 .part v0000023f34a8e5e0_0, 25, 7;
L_0000023f34aee930 .arith/sum 64, v0000023f34a8e040_0, v0000023f34a10230_0;
L_0000023f34aef8d0 .part L_0000023f34aee930, 0, 1;
L_0000023f34aefb50 .concat [ 1 63 0 0], L_0000023f34aef8d0, L_0000023f34a96d00;
L_0000023f34aeee30 .arith/sum 64, v0000023f34a8e040_0, L_0000023f34a96d48;
L_0000023f34af04b0 .functor MUXZ 64, L_0000023f34aeee30, L_0000023f34aefb50, L_0000023f34a1dd70, C4<>;
L_0000023f34af0230 .part v0000023f34a034e0_0, 0, 32;
L_0000023f34af0410 .functor MUXZ 64, v0000023f34a8dbe0_0, v0000023f34a91310_0, v0000023f34a8ed60_0, C4<>;
S_0000023f349e3370 .scope module, "alu_inst" "alu" 3 228, 4 3 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /INPUT 2 "forward_a";
    .port_info 4 /INPUT 2 "forward_b";
    .port_info 5 /INPUT 64 "mem_result";
    .port_info 6 /INPUT 64 "wb_result";
    .port_info 7 /OUTPUT 64 "result";
    .port_info 8 /OUTPUT 1 "zero";
P_0000023f349cf230 .param/l "FWD_MEM" 1 4 18, C4<10>;
P_0000023f349cf268 .param/l "FWD_NONE" 1 4 16, C4<00>;
P_0000023f349cf2a0 .param/l "FWD_WB" 1 4 17, C4<01>;
L_0000023f34a96cb8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023f34a34640_0 .net/2u *"_ivl_0", 63 0, L_0000023f34a96cb8;  1 drivers
v0000023f34a33a60_0 .net "a", 63 0, v0000023f34a8d960_0;  alias, 1 drivers
v0000023f34a34d20_0 .var "alu_a", 63 0;
v0000023f34a34320_0 .var "alu_b", 63 0;
v0000023f34a33920_0 .net "alu_control", 2 0, v0000023f34a8d570_0;  alias, 1 drivers
v0000023f34a34460_0 .net "b", 63 0, v0000023f34a93bb0_0;  1 drivers
v0000023f34a33b00_0 .net "forward_a", 1 0, v0000023f34a8c030_0;  alias, 1 drivers
v0000023f34a35360_0 .net "forward_b", 1 0, v0000023f34a8b9f0_0;  alias, 1 drivers
v0000023f34a34820_0 .net "mem_result", 63 0, v0000023f34a034e0_0;  alias, 1 drivers
v0000023f34a33d80_0 .var "result", 63 0;
v0000023f34a34780_0 .net "wb_result", 63 0, L_0000023f34af0410;  alias, 1 drivers
v0000023f34a348c0_0 .net "zero", 0 0, L_0000023f34af0190;  alias, 1 drivers
E_0000023f349f2510 .event anyedge, v0000023f34a33920_0, v0000023f34a34d20_0, v0000023f34a34320_0;
E_0000023f349f2010/0 .event anyedge, v0000023f34a33b00_0, v0000023f34a33a60_0, v0000023f34a34780_0, v0000023f34a34820_0;
E_0000023f349f2010/1 .event anyedge, v0000023f34a35360_0, v0000023f34a34460_0;
E_0000023f349f2010 .event/or E_0000023f349f2010/0, E_0000023f349f2010/1;
L_0000023f34af0190 .cmp/eq 64, v0000023f34a33d80_0, L_0000023f34a96cb8;
S_0000023f3499d600 .scope module, "bp_inst" "branch_predictor" 3 75, 5 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "pc";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 1 "branch_resolved";
    .port_info 5 /INPUT 64 "branch_pc";
    .port_info 6 /OUTPUT 1 "prediction";
L_0000023f34a969e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023f34a1e780 .functor XNOR 1, L_0000023f34a95a80, L_0000023f34a969e8, C4<0>, C4<0>;
v0000023f34a339c0_0 .net *"_ivl_11", 0 0, L_0000023f34a95a80;  1 drivers
v0000023f34a33e20_0 .net/2u *"_ivl_12", 0 0, L_0000023f34a969e8;  1 drivers
v0000023f34a35400_0 .net *"_ivl_4", 1 0, L_0000023f34a953a0;  1 drivers
v0000023f34a33ba0_0 .net *"_ivl_6", 5 0, L_0000023f34a959e0;  1 drivers
L_0000023f34a969a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023f34a346e0_0 .net *"_ivl_9", 1 0, L_0000023f34a969a0;  1 drivers
v0000023f34a33ec0 .array "branch_history", 0 15, 1 0;
v0000023f34a341e0_0 .net "branch_pc", 63 0, v0000023f34a8e040_0;  alias, 1 drivers
v0000023f34a34500_0 .net "branch_resolved", 0 0, v0000023f34a8c350_0;  alias, 1 drivers
v0000023f34a33f60_0 .net "branch_taken", 0 0, L_0000023f34a1dd70;  alias, 1 drivers
v0000023f34a34960_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a34dc0_0 .net "index", 3 0, L_0000023f34a95ee0;  1 drivers
v0000023f34a34a00_0 .net "pc", 63 0, v0000023f34a902d0_0;  alias, 1 drivers
v0000023f34a34c80_0 .net "prediction", 0 0, L_0000023f34a1e780;  alias, 1 drivers
v0000023f34a34140_0 .net "resolved_index", 3 0, L_0000023f34a951c0;  1 drivers
v0000023f34a35180_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
E_0000023f349f3490 .event posedge, v0000023f34a35180_0, v0000023f34a34960_0;
L_0000023f34a95ee0 .part v0000023f34a902d0_0, 2, 4;
L_0000023f34a951c0 .part v0000023f34a8e040_0, 2, 4;
L_0000023f34a953a0 .array/port v0000023f34a33ec0, L_0000023f34a959e0;
L_0000023f34a959e0 .concat [ 4 2 0 0], L_0000023f34a95ee0, L_0000023f34a969a0;
L_0000023f34a95a80 .part L_0000023f34a953a0, 1, 1;
S_0000023f3499d790 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 28, 5 28 0, S_0000023f3499d600;
 .timescale 0 0;
v0000023f34a343c0_0 .var/2s "i", 31 0;
S_0000023f34994740 .scope module, "cu_inst" "control_unit" 3 126, 6 2 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v0000023f34a340a0_0 .var "alu_control", 2 0;
v0000023f34a34aa0_0 .var "alu_src", 0 0;
v0000023f34a34280_0 .var "branch", 0 0;
v0000023f34a35220_0 .net "funct3", 2 0, L_0000023f34aefdd0;  1 drivers
v0000023f34a34b40_0 .net "funct7", 6 0, L_0000023f34af07d0;  1 drivers
v0000023f34a34be0_0 .var "mem_read", 0 0;
v0000023f34a34e60_0 .var "mem_to_reg", 0 0;
v0000023f34a33c40_0 .var "mem_write", 0 0;
v0000023f34a33880_0 .net "opcode", 6 0, L_0000023f34aef830;  1 drivers
v0000023f34a34f00_0 .var "reg_write", 0 0;
E_0000023f349f2090 .event anyedge, v0000023f34a33880_0, v0000023f34a35220_0, v0000023f34a34b40_0;
S_0000023f349948d0 .scope module, "data_mem_inst" "data_mem" 3 277, 7 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_0000023f34a89e20 .param/l "mem_size" 0 7 2, +C4<00000000000000000000000100000000>;
P_0000023f34a89e58 .param/str "rom_file" 0 7 4, "programs/fibo_data.mem";
P_0000023f34a89e90 .param/l "rom_size" 0 7 3, +C4<00000000000000000000000000000010>;
L_0000023f34a1e550 .functor BUFZ 32, L_0000023f34af0230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023f34a96d90 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000023f34a34fa0_0 .net/2u *"_ivl_2", 31 0, L_0000023f34a96d90;  1 drivers
v0000023f34a352c0_0 .net *"_ivl_4", 0 0, L_0000023f34af00f0;  1 drivers
v0000023f34a337e0_0 .net *"_ivl_6", 63 0, L_0000023f34af0550;  1 drivers
L_0000023f34a96dd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023f34a350e0_0 .net/2u *"_ivl_8", 63 0, L_0000023f34a96dd8;  1 drivers
v0000023f34a35680_0 .net "addr", 31 0, L_0000023f34af0230;  1 drivers
v0000023f34a354a0_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a35040_0 .var/i "i", 31 0;
v0000023f34a35540_0 .net "mem_addr", 31 0, L_0000023f34a1e550;  1 drivers
v0000023f34a355e0 .array "memory_array", 255 0, 63 0;
v0000023f34a33ce0_0 .net "rd_data", 63 0, L_0000023f34aef510;  alias, 1 drivers
v0000023f34a0f330_0 .net "rd_enable", 0 0, v0000023f34a8c990_0;  alias, 1 drivers
v0000023f34a0ff10_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
v0000023f34a0e570_0 .net "wr_data", 63 0, v0000023f34a8d430_0;  alias, 1 drivers
v0000023f34a10050_0 .net "wr_enable", 0 0, v0000023f34a8cf30_0;  alias, 1 drivers
E_0000023f349f3a10 .event posedge, v0000023f34a34960_0;
L_0000023f34af00f0 .cmp/gt 32, L_0000023f34a96d90, L_0000023f34a1e550;
L_0000023f34af0550 .array/port v0000023f34a355e0, L_0000023f34a1e550;
L_0000023f34aef510 .functor MUXZ 64, L_0000023f34a96dd8, L_0000023f34af0550, L_0000023f34af00f0, C4<>;
S_0000023f349a58e0 .scope module, "ex_mem_reg_inst" "ex_mem_reg" 3 249, 8 127 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_wr_in";
    .port_info 3 /INPUT 1 "mem_rd_in";
    .port_info 4 /INPUT 1 "mem_wr_in";
    .port_info 5 /INPUT 1 "mem_to_reg_in";
    .port_info 6 /INPUT 64 "alu_result_in";
    .port_info 7 /INPUT 64 "wr_data_in";
    .port_info 8 /INPUT 5 "rd_addr_in";
    .port_info 9 /INPUT 1 "zero_in";
    .port_info 10 /OUTPUT 1 "reg_wr_out";
    .port_info 11 /OUTPUT 1 "mem_rd_out";
    .port_info 12 /OUTPUT 1 "mem_wr_out";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 64 "alu_result_out";
    .port_info 15 /OUTPUT 5 "rd_addr_out";
    .port_info 16 /OUTPUT 64 "wr_data_out";
    .port_info 17 /OUTPUT 1 "zero_out";
v0000023f34a102d0_0 .net "alu_result_in", 63 0, v0000023f34a33d80_0;  alias, 1 drivers
v0000023f34a034e0_0 .var "alu_result_out", 63 0;
v0000023f34a03bc0_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a04160_0 .net "mem_rd_in", 0 0, v0000023f34a8efe0_0;  alias, 1 drivers
v0000023f34a8c990_0 .var "mem_rd_out", 0 0;
v0000023f34a8d610_0 .net "mem_to_reg_in", 0 0, v0000023f34a8dfa0_0;  alias, 1 drivers
v0000023f34a8bb30_0 .var "mem_to_reg_out", 0 0;
v0000023f34a8c210_0 .net "mem_wr_in", 0 0, v0000023f34a8ecc0_0;  alias, 1 drivers
v0000023f34a8cf30_0 .var "mem_wr_out", 0 0;
v0000023f34a8c530_0 .net "rd_addr_in", 4 0, v0000023f34a8f4e0_0;  alias, 1 drivers
v0000023f34a8ba90_0 .var "rd_addr_out", 4 0;
v0000023f34a8cdf0_0 .net "reg_wr_in", 0 0, v0000023f34a8e680_0;  alias, 1 drivers
v0000023f34a8cd50_0 .var "reg_wr_out", 0 0;
v0000023f34a8cb70_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
v0000023f34a8bbd0_0 .net "wr_data_in", 63 0, v0000023f34a93a70_0;  1 drivers
v0000023f34a8d430_0 .var "wr_data_out", 63 0;
v0000023f34a8c8f0_0 .net "zero_in", 0 0, L_0000023f34af0190;  alias, 1 drivers
v0000023f34a8ca30_0 .var "zero_out", 0 0;
S_0000023f349a5a70 .scope module, "fu_inst" "forwarding_unit" 3 197, 9 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ex_rs1";
    .port_info 1 /INPUT 5 "ex_rs2";
    .port_info 2 /INPUT 5 "wb_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "mem_reg_wr";
    .port_info 5 /INPUT 1 "wb_reg_wr";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
v0000023f34a8c2b0_0 .net "ex_rs1", 4 0, v0000023f34a8e180_0;  alias, 1 drivers
v0000023f34a8bf90_0 .net "ex_rs2", 4 0, v0000023f34a8e2c0_0;  alias, 1 drivers
v0000023f34a8c030_0 .var "forward_a", 1 0;
v0000023f34a8b9f0_0 .var "forward_b", 1 0;
v0000023f34a8d070_0 .net "mem_rd", 4 0, v0000023f34a8ba90_0;  alias, 1 drivers
v0000023f34a8cc10_0 .net "mem_reg_wr", 0 0, v0000023f34a8cd50_0;  alias, 1 drivers
v0000023f34a8c0d0_0 .net "wb_rd", 4 0, v0000023f34a8fbf0_0;  alias, 1 drivers
v0000023f34a8c670_0 .net "wb_reg_wr", 0 0, v0000023f34a90ff0_0;  alias, 1 drivers
E_0000023f349f3850/0 .event anyedge, v0000023f34a8cd50_0, v0000023f34a8ba90_0, v0000023f34a8bf90_0, v0000023f34a8c670_0;
E_0000023f349f3850/1 .event anyedge, v0000023f34a8c0d0_0;
E_0000023f349f3850 .event/or E_0000023f349f3850/0, E_0000023f349f3850/1;
E_0000023f349f3ed0/0 .event anyedge, v0000023f34a8cd50_0, v0000023f34a8ba90_0, v0000023f34a8c2b0_0, v0000023f34a8c670_0;
E_0000023f349f3ed0/1 .event anyedge, v0000023f34a8c0d0_0;
E_0000023f349f3ed0 .event/or E_0000023f349f3ed0/0, E_0000023f349f3ed0/1;
S_0000023f349a87b0 .scope module, "hdu_inst" "hazard_detection_unit" 3 139, 10 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_rs1";
    .port_info 1 /INPUT 5 "id_rs2";
    .port_info 2 /INPUT 1 "id_branch";
    .port_info 3 /INPUT 1 "id_mem_rd";
    .port_info 4 /INPUT 1 "id_mem_wr";
    .port_info 5 /INPUT 5 "ex_rd";
    .port_info 6 /INPUT 1 "ex_mem_rd";
    .port_info 7 /INPUT 1 "ex_reg_wr";
    .port_info 8 /INPUT 5 "mem_rd";
    .port_info 9 /INPUT 1 "mem_mem_rd";
    .port_info 10 /INPUT 1 "mem_reg_wr";
    .port_info 11 /OUTPUT 1 "stall";
    .port_info 12 /OUTPUT 1 "flush_id_ex";
L_0000023f34a1e320 .functor BUFZ 1, v0000023f34a8d2f0_0, C4<0>, C4<0>, C4<0>;
v0000023f34a8ccb0_0 .var "branch_load_hazard", 0 0;
v0000023f34a8d750_0 .var "branch_load_hazard_mem", 0 0;
v0000023f34a8be50_0 .var "double_load_hazard", 0 0;
v0000023f34a8c170_0 .net "ex_mem_rd", 0 0, v0000023f34a8efe0_0;  alias, 1 drivers
v0000023f34a8c710_0 .net "ex_rd", 4 0, v0000023f34a8f4e0_0;  alias, 1 drivers
v0000023f34a8d4d0_0 .net "ex_reg_wr", 0 0, v0000023f34a8e680_0;  alias, 1 drivers
v0000023f34a8c7b0_0 .net "flush_id_ex", 0 0, L_0000023f34a1e320;  1 drivers
v0000023f34a8c850_0 .net "id_branch", 0 0, v0000023f34a34280_0;  alias, 1 drivers
v0000023f34a8ce90_0 .net "id_mem_rd", 0 0, v0000023f34a34be0_0;  alias, 1 drivers
v0000023f34a8cad0_0 .net "id_mem_wr", 0 0, v0000023f34a33c40_0;  alias, 1 drivers
v0000023f34a8cfd0_0 .net "id_rs1", 4 0, L_0000023f34a956c0;  alias, 1 drivers
v0000023f34a8b950_0 .net "id_rs2", 4 0, L_0000023f34a95800;  alias, 1 drivers
v0000023f34a8d110_0 .var "load_hazard_ex", 0 0;
v0000023f34a8bef0_0 .var "load_hazard_mem", 0 0;
v0000023f34a8d1b0_0 .net "mem_mem_rd", 0 0, v0000023f34a8c990_0;  alias, 1 drivers
v0000023f34a8d250_0 .net "mem_rd", 4 0, v0000023f34a8ba90_0;  alias, 1 drivers
v0000023f34a8bc70_0 .net "mem_reg_wr", 0 0, v0000023f34a8cd50_0;  alias, 1 drivers
v0000023f34a8d2f0_0 .var "stall", 0 0;
E_0000023f349f3c90/0 .event anyedge, v0000023f34a8d110_0, v0000023f34a8bef0_0, v0000023f34a8ccb0_0, v0000023f34a8d750_0;
E_0000023f349f3c90/1 .event anyedge, v0000023f34a8be50_0;
E_0000023f349f3c90 .event/or E_0000023f349f3c90/0, E_0000023f349f3c90/1;
E_0000023f349f4c90/0 .event anyedge, v0000023f34a34be0_0, v0000023f34a33c40_0, v0000023f34a04160_0, v0000023f34a8c530_0;
E_0000023f349f4c90/1 .event anyedge, v0000023f34a8cfd0_0, v0000023f34a0f330_0, v0000023f34a8ba90_0;
E_0000023f349f4c90 .event/or E_0000023f349f4c90/0, E_0000023f349f4c90/1;
E_0000023f349f5850/0 .event anyedge, v0000023f34a34280_0, v0000023f34a0f330_0, v0000023f34a8ba90_0, v0000023f34a8cfd0_0;
E_0000023f349f5850/1 .event anyedge, v0000023f34a8b950_0;
E_0000023f349f5850 .event/or E_0000023f349f5850/0, E_0000023f349f5850/1;
E_0000023f349f5890/0 .event anyedge, v0000023f34a34280_0, v0000023f34a04160_0, v0000023f34a8c530_0, v0000023f34a8cfd0_0;
E_0000023f349f5890/1 .event anyedge, v0000023f34a8b950_0;
E_0000023f349f5890 .event/or E_0000023f349f5890/0, E_0000023f349f5890/1;
E_0000023f349f5950/0 .event anyedge, v0000023f34a0f330_0, v0000023f34a8ba90_0, v0000023f34a8cfd0_0, v0000023f34a8b950_0;
E_0000023f349f5950/1 .event anyedge, v0000023f34a8cdf0_0, v0000023f34a8c530_0;
E_0000023f349f5950 .event/or E_0000023f349f5950/0, E_0000023f349f5950/1;
E_0000023f349f5bd0 .event anyedge, v0000023f34a04160_0, v0000023f34a8c530_0, v0000023f34a8cfd0_0, v0000023f34a8b950_0;
S_0000023f349a8940 .scope module, "id_ex_reg_inst" "id_ex_reg" 3 158, 8 43 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 3 "alu_control_in";
    .port_info 4 /INPUT 1 "reg_wr_in";
    .port_info 5 /INPUT 1 "mem_wr_in";
    .port_info 6 /INPUT 1 "mem_rd_in";
    .port_info 7 /INPUT 1 "mem_to_reg_in";
    .port_info 8 /INPUT 1 "branch_in";
    .port_info 9 /INPUT 1 "prediction_in";
    .port_info 10 /INPUT 1 "alu_src_in";
    .port_info 11 /INPUT 64 "pc_in";
    .port_info 12 /INPUT 5 "rs1_addr_in";
    .port_info 13 /INPUT 5 "rs2_addr_in";
    .port_info 14 /INPUT 5 "rd_addr_in";
    .port_info 15 /INPUT 64 "rs1_data_in";
    .port_info 16 /INPUT 64 "rs2_data_in";
    .port_info 17 /INPUT 64 "imm_in";
    .port_info 18 /OUTPUT 3 "alu_control_out";
    .port_info 19 /OUTPUT 1 "reg_wr_out";
    .port_info 20 /OUTPUT 1 "mem_rd_out";
    .port_info 21 /OUTPUT 1 "mem_wr_out";
    .port_info 22 /OUTPUT 1 "mem_to_reg_out";
    .port_info 23 /OUTPUT 1 "branch_out";
    .port_info 24 /OUTPUT 1 "prediction_out";
    .port_info 25 /OUTPUT 1 "alu_src_out";
    .port_info 26 /OUTPUT 64 "pc_out";
    .port_info 27 /OUTPUT 5 "rs1_addr_out";
    .port_info 28 /OUTPUT 5 "rs2_addr_out";
    .port_info 29 /OUTPUT 5 "rd_addr_out";
    .port_info 30 /OUTPUT 64 "rs1_data_out";
    .port_info 31 /OUTPUT 64 "rs2_data_out";
    .port_info 32 /OUTPUT 64 "imm_out";
v0000023f34a8d390_0 .net "alu_control_in", 2 0, v0000023f34a340a0_0;  alias, 1 drivers
v0000023f34a8d570_0 .var "alu_control_out", 2 0;
v0000023f34a8d6b0_0 .net "alu_src_in", 0 0, v0000023f34a34aa0_0;  alias, 1 drivers
v0000023f34a8b8b0_0 .var "alu_src_out", 0 0;
v0000023f34a8bd10_0 .net "branch_in", 0 0, v0000023f34a34280_0;  alias, 1 drivers
v0000023f34a8c350_0 .var "branch_out", 0 0;
v0000023f34a8c3f0_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a8c490_0 .net "flush", 0 0, L_0000023f34a1e2b0;  alias, 1 drivers
v0000023f34a8c5d0_0 .net "imm_in", 63 0, L_0000023f34aeecf0;  alias, 1 drivers
v0000023f34a10230_0 .var "imm_out", 63 0;
v0000023f34a8f620_0 .net "mem_rd_in", 0 0, v0000023f34a34be0_0;  alias, 1 drivers
v0000023f34a8efe0_0 .var "mem_rd_out", 0 0;
v0000023f34a8e400_0 .net "mem_to_reg_in", 0 0, v0000023f34a34e60_0;  alias, 1 drivers
v0000023f34a8dfa0_0 .var "mem_to_reg_out", 0 0;
v0000023f34a8e720_0 .net "mem_wr_in", 0 0, v0000023f34a33c40_0;  alias, 1 drivers
v0000023f34a8ecc0_0 .var "mem_wr_out", 0 0;
v0000023f34a8ef40_0 .net "pc_in", 63 0, v0000023f34a8eea0_0;  alias, 1 drivers
v0000023f34a8e040_0 .var "pc_out", 63 0;
v0000023f34a8e7c0_0 .net "prediction_in", 0 0, v0000023f34a8f120_0;  alias, 1 drivers
v0000023f34a8e0e0_0 .var "prediction_out", 0 0;
v0000023f34a8d8c0_0 .net "rd_addr_in", 4 0, L_0000023f34aef010;  alias, 1 drivers
v0000023f34a8f4e0_0 .var "rd_addr_out", 4 0;
v0000023f34a8e360_0 .net "reg_wr_in", 0 0, v0000023f34a34f00_0;  alias, 1 drivers
v0000023f34a8e680_0 .var "reg_wr_out", 0 0;
v0000023f34a8e4a0_0 .net "rs1_addr_in", 4 0, L_0000023f34a956c0;  alias, 1 drivers
v0000023f34a8e180_0 .var "rs1_addr_out", 4 0;
v0000023f34a8ec20_0 .net "rs1_data_in", 63 0, L_0000023f34aef330;  alias, 1 drivers
v0000023f34a8d960_0 .var "rs1_data_out", 63 0;
v0000023f34a8e220_0 .net "rs2_addr_in", 4 0, L_0000023f34a95800;  alias, 1 drivers
v0000023f34a8e2c0_0 .var "rs2_addr_out", 4 0;
v0000023f34a8e860_0 .net "rs2_data_in", 63 0, L_0000023f34aefe70;  alias, 1 drivers
v0000023f34a8f6c0_0 .var "rs2_data_out", 63 0;
v0000023f34a8df00_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
S_0000023f349854d0 .scope module, "if_id_reg_inst" "if_id_reg" 3 88, 8 3 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 64 "pc_in";
    .port_info 5 /INPUT 32 "instr_in";
    .port_info 6 /INPUT 1 "prediction_in";
    .port_info 7 /OUTPUT 64 "pc_out";
    .port_info 8 /OUTPUT 32 "instr_out";
    .port_info 9 /OUTPUT 1 "prediction_out";
v0000023f34a8dc80_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a8de60_0 .net "flush", 0 0, L_0000023f34a1e2b0;  alias, 1 drivers
v0000023f34a8e540_0 .net "instr_in", 31 0, L_0000023f34a95120;  alias, 1 drivers
v0000023f34a8e5e0_0 .var "instr_out", 31 0;
v0000023f34a8f080_0 .net "pc_in", 63 0, v0000023f34a902d0_0;  alias, 1 drivers
v0000023f34a8eea0_0 .var "pc_out", 63 0;
v0000023f34a8e900_0 .net "prediction_in", 0 0, L_0000023f34a1e780;  alias, 1 drivers
v0000023f34a8f120_0 .var "prediction_out", 0 0;
v0000023f34a8da00_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
v0000023f34a8e9a0_0 .net "stall", 0 0, v0000023f34a8d2f0_0;  alias, 1 drivers
S_0000023f34985660 .scope module, "instr_mem_inst" "instr_mem" 3 67, 11 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0000023f3499cd60 .param/str "mem_file" 0 11 3, "programs/fibo_comp.mem";
P_0000023f3499cd98 .param/l "mem_size" 0 11 2, +C4<00000000000000000000000000010001>;
v0000023f34a8f1c0_0 .net *"_ivl_1", 29 0, L_0000023f34a94ea0;  1 drivers
v0000023f34a8f260_0 .net *"_ivl_10", 31 0, L_0000023f34a95d00;  1 drivers
L_0000023f34a96958 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0000023f34a8f760_0 .net/2u *"_ivl_12", 31 0, L_0000023f34a96958;  1 drivers
L_0000023f34a968c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023f34a8f300_0 .net *"_ivl_5", 1 0, L_0000023f34a968c8;  1 drivers
L_0000023f34a96910 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0000023f34a8daa0_0 .net/2u *"_ivl_6", 31 0, L_0000023f34a96910;  1 drivers
v0000023f34a8f3a0_0 .net *"_ivl_8", 0 0, L_0000023f34a95080;  1 drivers
v0000023f34a8db40_0 .net "address", 31 0, L_0000023f34a958a0;  1 drivers
v0000023f34a8ea40_0 .var/i "i", 31 0;
v0000023f34a8f440_0 .net "instruction", 31 0, L_0000023f34a95120;  alias, 1 drivers
v0000023f34a8ddc0 .array "memory_array", 16 0, 31 0;
v0000023f34a8eae0_0 .net "word_addr", 31 0, L_0000023f34a94f40;  1 drivers
L_0000023f34a94ea0 .part L_0000023f34a958a0, 2, 30;
L_0000023f34a94f40 .concat [ 30 2 0 0], L_0000023f34a94ea0, L_0000023f34a968c8;
L_0000023f34a95080 .cmp/gt 32, L_0000023f34a96910, L_0000023f34a94f40;
L_0000023f34a95d00 .array/port v0000023f34a8ddc0, L_0000023f34a94f40;
L_0000023f34a95120 .functor MUXZ 32, L_0000023f34a96958, L_0000023f34a95d00, L_0000023f34a95080, C4<>;
S_0000023f349b64f0 .scope module, "mem_wb_reg_inst" "mem_wb_reg" 3 290, 8 183 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_wr_in";
    .port_info 4 /INPUT 64 "alu_result_in";
    .port_info 5 /INPUT 64 "rd_data_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /OUTPUT 1 "mem_to_reg_out";
    .port_info 8 /OUTPUT 1 "reg_wr_out";
    .port_info 9 /OUTPUT 64 "alu_result_out";
    .port_info 10 /OUTPUT 64 "rd_data_out";
    .port_info 11 /OUTPUT 5 "rd_addr_out";
v0000023f34a8f580_0 .net "alu_result_in", 63 0, v0000023f34a034e0_0;  alias, 1 drivers
v0000023f34a8dbe0_0 .var "alu_result_out", 63 0;
v0000023f34a8dd20_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a8eb80_0 .net "mem_to_reg_in", 0 0, v0000023f34a8bb30_0;  alias, 1 drivers
v0000023f34a8ed60_0 .var "mem_to_reg_out", 0 0;
v0000023f34a8ee00_0 .net "rd_addr_in", 4 0, v0000023f34a8ba90_0;  alias, 1 drivers
v0000023f34a8fbf0_0 .var "rd_addr_out", 4 0;
v0000023f34a8fa10_0 .net "rd_data_in", 63 0, L_0000023f34aef510;  alias, 1 drivers
v0000023f34a91310_0 .var "rd_data_out", 63 0;
v0000023f34a913b0_0 .net "reg_wr_in", 0 0, v0000023f34a8cd50_0;  alias, 1 drivers
v0000023f34a90ff0_0 .var "reg_wr_out", 0 0;
v0000023f34a909b0_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
S_0000023f349b6680 .scope module, "pc_logic_inst" "pc_logic_pipelined" 3 50, 12 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "branch_taken";
    .port_info 4 /INPUT 64 "branch_target";
    .port_info 5 /INPUT 1 "prediction_incorrect";
    .port_info 6 /INPUT 64 "corrected_pc";
    .port_info 7 /OUTPUT 64 "pc";
v0000023f34a904b0_0 .net "branch_taken", 0 0, L_0000023f34a1de50;  1 drivers
v0000023f34a8fab0_0 .net "branch_target", 63 0, L_0000023f34a94e00;  1 drivers
v0000023f34a8f970_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a90c30_0 .net "corrected_pc", 63 0, L_0000023f34af04b0;  alias, 1 drivers
v0000023f34a902d0_0 .var "pc", 63 0;
v0000023f34a90690_0 .var "pc_next", 63 0;
v0000023f34a8fb50_0 .net "prediction_incorrect", 0 0, L_0000023f34a1dec0;  alias, 1 drivers
v0000023f34a90550_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
v0000023f34a90e10_0 .net "stall", 0 0, v0000023f34a8d2f0_0;  alias, 1 drivers
E_0000023f349ef910/0 .event anyedge, v0000023f34a8fb50_0, v0000023f34a90c30_0, v0000023f34a8d2f0_0, v0000023f34a34a00_0;
E_0000023f349ef910/1 .event anyedge, v0000023f34a904b0_0, v0000023f34a8fab0_0;
E_0000023f349ef910 .event/or E_0000023f349ef910/0, E_0000023f349ef910/1;
S_0000023f3497d2f0 .scope module, "rf_inst" "reg_file" 3 108, 13 1 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
v0000023f34a914f0_31 .array/port v0000023f34a914f0, 31;
L_0000023f34a1e8d0 .functor BUFZ 64, v0000023f34a914f0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000023f34a96a30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023f34a90910_0 .net/2u *"_ivl_0", 4 0, L_0000023f34a96a30;  1 drivers
L_0000023f34a96ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023f34a8fc90_0 .net *"_ivl_11", 1 0, L_0000023f34a96ac0;  1 drivers
L_0000023f34a96b08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023f34a916d0_0 .net/2u *"_ivl_14", 4 0, L_0000023f34a96b08;  1 drivers
v0000023f34a90730_0 .net *"_ivl_16", 0 0, L_0000023f34aefa10;  1 drivers
L_0000023f34a96b50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023f34a90cd0_0 .net/2u *"_ivl_18", 63 0, L_0000023f34a96b50;  1 drivers
v0000023f34a90370_0 .net *"_ivl_2", 0 0, L_0000023f34aefbf0;  1 drivers
v0000023f34a907d0_0 .net *"_ivl_20", 63 0, L_0000023f34aef290;  1 drivers
v0000023f34a8ff10_0 .net *"_ivl_22", 6 0, L_0000023f34aef3d0;  1 drivers
L_0000023f34a96b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023f34a90a50_0 .net *"_ivl_25", 1 0, L_0000023f34a96b98;  1 drivers
L_0000023f34a96a78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023f34a90050_0 .net/2u *"_ivl_4", 63 0, L_0000023f34a96a78;  1 drivers
v0000023f34a900f0_0 .net *"_ivl_6", 63 0, L_0000023f34af0730;  1 drivers
v0000023f34a90230_0 .net *"_ivl_8", 6 0, L_0000023f34aef790;  1 drivers
v0000023f34a91270_0 .net "clk", 0 0, o0000023f34a37d58;  alias, 0 drivers
v0000023f34a90870_0 .net "debug_output", 63 0, L_0000023f34a1e8d0;  alias, 1 drivers
v0000023f34a905f0_0 .var/i "i", 31 0;
v0000023f34a91130_0 .net "rd_addr1", 4 0, L_0000023f34a956c0;  alias, 1 drivers
v0000023f34a8fd30_0 .net "rd_addr2", 4 0, L_0000023f34a95800;  alias, 1 drivers
v0000023f34a90b90_0 .net "rd_data1", 63 0, L_0000023f34aef330;  alias, 1 drivers
v0000023f34a8fdd0_0 .net "rd_data2", 63 0, L_0000023f34aefe70;  alias, 1 drivers
v0000023f34a914f0 .array "registers", 31 0, 63 0;
v0000023f34a91450_0 .net "rst", 0 0, o0000023f34a37e48;  alias, 0 drivers
v0000023f34a91090_0 .net "wr_addr", 4 0, v0000023f34a8fbf0_0;  alias, 1 drivers
v0000023f34a8fe70_0 .net "wr_data", 63 0, L_0000023f34af0410;  alias, 1 drivers
v0000023f34a90af0_0 .net "wr_enable", 0 0, v0000023f34a90ff0_0;  alias, 1 drivers
L_0000023f34aefbf0 .cmp/eq 5, L_0000023f34a956c0, L_0000023f34a96a30;
L_0000023f34af0730 .array/port v0000023f34a914f0, L_0000023f34aef790;
L_0000023f34aef790 .concat [ 5 2 0 0], L_0000023f34a956c0, L_0000023f34a96ac0;
L_0000023f34aef330 .functor MUXZ 64, L_0000023f34af0730, L_0000023f34a96a78, L_0000023f34aefbf0, C4<>;
L_0000023f34aefa10 .cmp/eq 5, L_0000023f34a95800, L_0000023f34a96b08;
L_0000023f34aef290 .array/port v0000023f34a914f0, L_0000023f34aef3d0;
L_0000023f34aef3d0 .concat [ 5 2 0 0], L_0000023f34a95800, L_0000023f34a96b98;
L_0000023f34aefe70 .functor MUXZ 64, L_0000023f34aef290, L_0000023f34a96b50, L_0000023f34aefa10, C4<>;
S_0000023f3497d480 .scope module, "sign_ext_inst" "sign_extend" 3 121, 14 3 0, S_0000023f349e31e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v0000023f34a90d70_0 .net *"_ivl_1", 0 0, L_0000023f34af0050;  1 drivers
v0000023f34a90eb0_0 .net *"_ivl_10", 51 0, L_0000023f34aee9d0;  1 drivers
v0000023f34a90f50_0 .net *"_ivl_13", 6 0, L_0000023f34aeff10;  1 drivers
v0000023f34a91590_0 .net *"_ivl_15", 4 0, L_0000023f34aeffb0;  1 drivers
v0000023f34a8f8d0_0 .net *"_ivl_19", 0 0, L_0000023f34aef1f0;  1 drivers
v0000023f34a8ffb0_0 .net *"_ivl_2", 51 0, L_0000023f34af05f0;  1 drivers
v0000023f34a90410_0 .net *"_ivl_20", 50 0, L_0000023f34aeec50;  1 drivers
v0000023f34a90190_0 .net *"_ivl_23", 0 0, L_0000023f34aefc90;  1 drivers
v0000023f34a911d0_0 .net *"_ivl_25", 0 0, L_0000023f34aeef70;  1 drivers
v0000023f34a91630_0 .net *"_ivl_27", 5 0, L_0000023f34af0370;  1 drivers
v0000023f34a91770_0 .net *"_ivl_29", 3 0, L_0000023f34aefab0;  1 drivers
L_0000023f34a96be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023f34a92cb0_0 .net/2u *"_ivl_30", 0 0, L_0000023f34a96be0;  1 drivers
v0000023f34a93250_0 .net *"_ivl_35", 6 0, L_0000023f34aef970;  1 drivers
L_0000023f34a96c28 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023f34a92b70_0 .net/2u *"_ivl_36", 6 0, L_0000023f34a96c28;  1 drivers
v0000023f34a93930_0 .net *"_ivl_38", 0 0, L_0000023f34aeeb10;  1 drivers
v0000023f34a92fd0_0 .net *"_ivl_41", 6 0, L_0000023f34aeea70;  1 drivers
L_0000023f34a96c70 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023f34a94010_0 .net/2u *"_ivl_42", 6 0, L_0000023f34a96c70;  1 drivers
v0000023f34a93e30_0 .net *"_ivl_44", 0 0, L_0000023f34aeed90;  1 drivers
v0000023f34a93750_0 .net *"_ivl_46", 63 0, L_0000023f34aef470;  1 drivers
v0000023f34a93070_0 .net *"_ivl_5", 11 0, L_0000023f34af0690;  1 drivers
v0000023f34a93c50_0 .net *"_ivl_9", 0 0, L_0000023f34aef5b0;  1 drivers
v0000023f34a93cf0_0 .net "imm_b", 63 0, L_0000023f34aef6f0;  1 drivers
v0000023f34a94150_0 .net "imm_i", 63 0, L_0000023f34aeebb0;  1 drivers
v0000023f34a92990_0 .net "imm_out", 63 0, L_0000023f34aeecf0;  alias, 1 drivers
v0000023f34a932f0_0 .net "imm_s", 63 0, L_0000023f34aef650;  1 drivers
v0000023f34a93ed0_0 .net "instr", 31 0, v0000023f34a8e5e0_0;  alias, 1 drivers
L_0000023f34af0050 .part v0000023f34a8e5e0_0, 31, 1;
LS_0000023f34af05f0_0_0 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_4 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_8 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_12 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_16 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_20 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_24 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_28 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_32 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_36 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_40 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_44 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_0_48 .concat [ 1 1 1 1], L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050, L_0000023f34af0050;
LS_0000023f34af05f0_1_0 .concat [ 4 4 4 4], LS_0000023f34af05f0_0_0, LS_0000023f34af05f0_0_4, LS_0000023f34af05f0_0_8, LS_0000023f34af05f0_0_12;
LS_0000023f34af05f0_1_4 .concat [ 4 4 4 4], LS_0000023f34af05f0_0_16, LS_0000023f34af05f0_0_20, LS_0000023f34af05f0_0_24, LS_0000023f34af05f0_0_28;
LS_0000023f34af05f0_1_8 .concat [ 4 4 4 4], LS_0000023f34af05f0_0_32, LS_0000023f34af05f0_0_36, LS_0000023f34af05f0_0_40, LS_0000023f34af05f0_0_44;
LS_0000023f34af05f0_1_12 .concat [ 4 0 0 0], LS_0000023f34af05f0_0_48;
L_0000023f34af05f0 .concat [ 16 16 16 4], LS_0000023f34af05f0_1_0, LS_0000023f34af05f0_1_4, LS_0000023f34af05f0_1_8, LS_0000023f34af05f0_1_12;
L_0000023f34af0690 .part v0000023f34a8e5e0_0, 20, 12;
L_0000023f34aeebb0 .concat [ 12 52 0 0], L_0000023f34af0690, L_0000023f34af05f0;
L_0000023f34aef5b0 .part v0000023f34a8e5e0_0, 31, 1;
LS_0000023f34aee9d0_0_0 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_4 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_8 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_12 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_16 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_20 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_24 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_28 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_32 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_36 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_40 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_44 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_0_48 .concat [ 1 1 1 1], L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0, L_0000023f34aef5b0;
LS_0000023f34aee9d0_1_0 .concat [ 4 4 4 4], LS_0000023f34aee9d0_0_0, LS_0000023f34aee9d0_0_4, LS_0000023f34aee9d0_0_8, LS_0000023f34aee9d0_0_12;
LS_0000023f34aee9d0_1_4 .concat [ 4 4 4 4], LS_0000023f34aee9d0_0_16, LS_0000023f34aee9d0_0_20, LS_0000023f34aee9d0_0_24, LS_0000023f34aee9d0_0_28;
LS_0000023f34aee9d0_1_8 .concat [ 4 4 4 4], LS_0000023f34aee9d0_0_32, LS_0000023f34aee9d0_0_36, LS_0000023f34aee9d0_0_40, LS_0000023f34aee9d0_0_44;
LS_0000023f34aee9d0_1_12 .concat [ 4 0 0 0], LS_0000023f34aee9d0_0_48;
L_0000023f34aee9d0 .concat [ 16 16 16 4], LS_0000023f34aee9d0_1_0, LS_0000023f34aee9d0_1_4, LS_0000023f34aee9d0_1_8, LS_0000023f34aee9d0_1_12;
L_0000023f34aeff10 .part v0000023f34a8e5e0_0, 25, 7;
L_0000023f34aeffb0 .part v0000023f34a8e5e0_0, 7, 5;
L_0000023f34aef650 .concat [ 5 7 52 0], L_0000023f34aeffb0, L_0000023f34aeff10, L_0000023f34aee9d0;
L_0000023f34aef1f0 .part v0000023f34a8e5e0_0, 31, 1;
LS_0000023f34aeec50_0_0 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_4 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_8 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_12 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_16 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_20 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_24 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_28 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_32 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_36 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_40 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_44 .concat [ 1 1 1 1], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_0_48 .concat [ 1 1 1 0], L_0000023f34aef1f0, L_0000023f34aef1f0, L_0000023f34aef1f0;
LS_0000023f34aeec50_1_0 .concat [ 4 4 4 4], LS_0000023f34aeec50_0_0, LS_0000023f34aeec50_0_4, LS_0000023f34aeec50_0_8, LS_0000023f34aeec50_0_12;
LS_0000023f34aeec50_1_4 .concat [ 4 4 4 4], LS_0000023f34aeec50_0_16, LS_0000023f34aeec50_0_20, LS_0000023f34aeec50_0_24, LS_0000023f34aeec50_0_28;
LS_0000023f34aeec50_1_8 .concat [ 4 4 4 4], LS_0000023f34aeec50_0_32, LS_0000023f34aeec50_0_36, LS_0000023f34aeec50_0_40, LS_0000023f34aeec50_0_44;
LS_0000023f34aeec50_1_12 .concat [ 3 0 0 0], LS_0000023f34aeec50_0_48;
L_0000023f34aeec50 .concat [ 16 16 16 3], LS_0000023f34aeec50_1_0, LS_0000023f34aeec50_1_4, LS_0000023f34aeec50_1_8, LS_0000023f34aeec50_1_12;
L_0000023f34aefc90 .part v0000023f34a8e5e0_0, 31, 1;
L_0000023f34aeef70 .part v0000023f34a8e5e0_0, 7, 1;
L_0000023f34af0370 .part v0000023f34a8e5e0_0, 25, 6;
L_0000023f34aefab0 .part v0000023f34a8e5e0_0, 8, 4;
LS_0000023f34aef6f0_0_0 .concat [ 1 4 6 1], L_0000023f34a96be0, L_0000023f34aefab0, L_0000023f34af0370, L_0000023f34aeef70;
LS_0000023f34aef6f0_0_4 .concat [ 1 51 0 0], L_0000023f34aefc90, L_0000023f34aeec50;
L_0000023f34aef6f0 .concat [ 12 52 0 0], LS_0000023f34aef6f0_0_0, LS_0000023f34aef6f0_0_4;
L_0000023f34aef970 .part v0000023f34a8e5e0_0, 0, 7;
L_0000023f34aeeb10 .cmp/eq 7, L_0000023f34aef970, L_0000023f34a96c28;
L_0000023f34aeea70 .part v0000023f34a8e5e0_0, 0, 7;
L_0000023f34aeed90 .cmp/eq 7, L_0000023f34aeea70, L_0000023f34a96c70;
L_0000023f34aef470 .functor MUXZ 64, L_0000023f34aeebb0, L_0000023f34aef6f0, L_0000023f34aeed90, C4<>;
L_0000023f34aeecf0 .functor MUXZ 64, L_0000023f34aef470, L_0000023f34aef650, L_0000023f34aeeb10, C4<>;
    .scope S_0000023f349b6680;
T_0 ;
Ewait_0 .event/or E_0000023f349ef910, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000023f34a8fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023f34a90c30_0;
    %store/vec4 v0000023f34a90690_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023f34a90e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023f34a902d0_0;
    %store/vec4 v0000023f34a90690_0, 0, 64;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000023f34a904b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000023f34a8fab0_0;
    %store/vec4 v0000023f34a90690_0, 0, 64;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000023f34a902d0_0;
    %addi 4, 0, 64;
    %store/vec4 v0000023f34a90690_0, 0, 64;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023f349b6680;
T_1 ;
    %wait E_0000023f349f3490;
    %load/vec4 v0000023f34a90550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a902d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023f34a90690_0;
    %assign/vec4 v0000023f34a902d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023f34985660;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a8ea40_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023f34a8ea40_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0000023f34a8ea40_0;
    %store/vec4a v0000023f34a8ddc0, 4, 0;
    %load/vec4 v0000023f34a8ea40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023f34a8ea40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 11 21 "$display", "Loading instruction memory from %s", P_0000023f3499cd60 {0 0 0};
    %vpi_call/w 11 22 "$readmemh", P_0000023f3499cd60, v0000023f34a8ddc0 {0 0 0};
    %vpi_call/w 11 25 "$display", "Loaded instructions:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a8ea40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000023f34a8ea40_0;
    %cmpi/s 17, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v0000023f34a8ea40_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz T_2.3, 8;
    %ix/getv/s 4, v0000023f34a8ea40_0;
    %load/vec4a v0000023f34a8ddc0, 4;
    %cmpi/ne 19, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %vpi_call/w 11 28 "$display", "  [%0d]: 0x%h", v0000023f34a8ea40_0, &A<v0000023f34a8ddc0, v0000023f34a8ea40_0 > {0 0 0};
T_2.5 ;
    %load/vec4 v0000023f34a8ea40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023f34a8ea40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .thread T_2;
    .scope S_0000023f3499d600;
T_3 ;
    %wait E_0000023f349f3490;
    %load/vec4 v0000023f34a35180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_0000023f3499d790;
    %jmp t_0;
    .scope S_0000023f3499d790;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a343c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000023f34a343c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000023f34a343c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a33ec0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023f34a343c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023f34a343c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0000023f3499d600;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023f34a34500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000023f34a34140_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000023f34a33ec0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0000023f34a33f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %load/vec4 v0000023f34a34140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a33ec0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v0000023f34a33f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %load/vec4 v0000023f34a34140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a33ec0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v0000023f34a33f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %load/vec4 v0000023f34a34140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a33ec0, 0, 4;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000023f34a33f60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %load/vec4 v0000023f34a34140_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a33ec0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023f349854d0;
T_4 ;
    %wait E_0000023f349f3490;
    %load/vec4 v0000023f34a8da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8eea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023f34a8e5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8f120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023f34a8de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8eea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023f34a8e5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8f120_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000023f34a8e9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023f34a8f080_0;
    %assign/vec4 v0000023f34a8eea0_0, 0;
    %load/vec4 v0000023f34a8e540_0;
    %assign/vec4 v0000023f34a8e5e0_0, 0;
    %load/vec4 v0000023f34a8e900_0;
    %assign/vec4 v0000023f34a8f120_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023f3497d2f0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a905f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023f34a905f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000023f34a905f0_0;
    %store/vec4a v0000023f34a914f0, 4, 0;
    %load/vec4 v0000023f34a905f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023f34a905f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023f3497d2f0;
T_6 ;
    %wait E_0000023f349f3a10;
    %load/vec4 v0000023f34a91450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a905f0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000023f34a905f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000023f34a905f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a914f0, 0, 4;
    %load/vec4 v0000023f34a905f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023f34a905f0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023f34a90af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0000023f34a91090_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000023f34a8fe70_0;
    %load/vec4 v0000023f34a91090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a914f0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023f34994740;
T_7 ;
Ewait_1 .event/or E_0000023f349f2090, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a33c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34280_0, 0, 1;
    %load/vec4 v0000023f34a33880_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %load/vec4 v0000023f34a33880_0;
    %cmpi/ne 127, 127, 7;
    %jmp/0xz  T_7.7, 6;
    %vpi_call/w 6 93 "$display", "Warning: Unknown opcode: 0x%h", v0000023f34a33880_0 {0 0 0};
T_7.7 ;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a33c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34280_0, 0, 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a33c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34280_0, 0, 1;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a33c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34280_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0000023f34a35220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0000023f34a34b40_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
T_7.15 ;
    %jmp T_7.13;
T_7.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %jmp T_7.13;
T_7.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a33c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34280_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023f34a340a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a33c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a34aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a34280_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023f349a87b0;
T_8 ;
Ewait_2 .event/or E_0000023f349f5bd0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a8d110_0, 0, 1;
    %load/vec4 v0000023f34a8c170_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.3, 10;
    %load/vec4 v0000023f34a8c710_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_8.4, 4;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8b950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_8.4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a8d110_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023f349a87b0;
T_9 ;
Ewait_3 .event/or E_0000023f349f5950, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a8bef0_0, 0, 1;
    %load/vec4 v0000023f34a8d1b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.4, 11;
    %load/vec4 v0000023f34a8d250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0000023f34a8d250_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.5, 4;
    %load/vec4 v0000023f34a8d250_0;
    %load/vec4 v0000023f34a8b950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.5;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000023f34a8d4d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.7, 4;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8b950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.7;
    %and;
T_9.6;
    %nor/r;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a8bef0_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023f349a87b0;
T_10 ;
Ewait_4 .event/or E_0000023f349f5890, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a8ccb0_0, 0, 1;
    %load/vec4 v0000023f34a8c850_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.4, 11;
    %load/vec4 v0000023f34a8c170_0;
    %and;
T_10.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %load/vec4 v0000023f34a8c710_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.5, 4;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8b950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.5;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a8ccb0_0, 0, 1;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023f349a87b0;
T_11 ;
Ewait_5 .event/or E_0000023f349f5850, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a8d750_0, 0, 1;
    %load/vec4 v0000023f34a8c850_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.4, 11;
    %load/vec4 v0000023f34a8d1b0_0;
    %and;
T_11.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0000023f34a8d250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0000023f34a8d250_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_11.5, 4;
    %load/vec4 v0000023f34a8d250_0;
    %load/vec4 v0000023f34a8b950_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.5;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a8d750_0, 0, 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023f349a87b0;
T_12 ;
Ewait_6 .event/or E_0000023f349f4c90, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a8be50_0, 0, 1;
    %load/vec4 v0000023f34a8ce90_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.2, 8;
    %load/vec4 v0000023f34a8cad0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.2;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000023f34a8c170_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.6, 10;
    %load/vec4 v0000023f34a8c710_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.5, 9;
    %load/vec4 v0000023f34a8c710_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a8be50_0, 0, 1;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000023f34a8d1b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.10, 10;
    %load/vec4 v0000023f34a8d250_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0000023f34a8d250_0;
    %load/vec4 v0000023f34a8cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023f34a8be50_0, 0, 1;
T_12.7 ;
T_12.4 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023f349a87b0;
T_13 ;
Ewait_7 .event/or E_0000023f349f3c90, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0000023f34a8d110_0;
    %flag_set/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v0000023f34a8bef0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.3;
    %jmp/1 T_13.2, 8;
    %load/vec4 v0000023f34a8ccb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.2;
    %jmp/1 T_13.1, 8;
    %load/vec4 v0000023f34a8d750_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_13.1;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v0000023f34a8be50_0;
    %or;
T_13.0;
    %store/vec4 v0000023f34a8d2f0_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000023f349a8940;
T_14 ;
    %wait E_0000023f349f3490;
    %load/vec4 v0000023f34a8df00_0;
    %flag_set/vec4 8;
    %jmp/1 T_14.2, 8;
    %load/vec4 v0000023f34a8c490_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_14.2;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023f34a8d570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8efe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8ecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8e680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8c350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8dfa0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8e040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023f34a8e180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023f34a8e2c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023f34a8f4e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8d960_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8f6c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a10230_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023f34a8d390_0;
    %assign/vec4 v0000023f34a8d570_0, 0;
    %load/vec4 v0000023f34a8d6b0_0;
    %assign/vec4 v0000023f34a8b8b0_0, 0;
    %load/vec4 v0000023f34a8bd10_0;
    %assign/vec4 v0000023f34a8c350_0, 0;
    %load/vec4 v0000023f34a8e7c0_0;
    %assign/vec4 v0000023f34a8e0e0_0, 0;
    %load/vec4 v0000023f34a8f620_0;
    %assign/vec4 v0000023f34a8efe0_0, 0;
    %load/vec4 v0000023f34a8e720_0;
    %assign/vec4 v0000023f34a8ecc0_0, 0;
    %load/vec4 v0000023f34a8e360_0;
    %assign/vec4 v0000023f34a8e680_0, 0;
    %load/vec4 v0000023f34a8e400_0;
    %assign/vec4 v0000023f34a8dfa0_0, 0;
    %load/vec4 v0000023f34a8ef40_0;
    %assign/vec4 v0000023f34a8e040_0, 0;
    %load/vec4 v0000023f34a8e4a0_0;
    %assign/vec4 v0000023f34a8e180_0, 0;
    %load/vec4 v0000023f34a8e220_0;
    %assign/vec4 v0000023f34a8e2c0_0, 0;
    %load/vec4 v0000023f34a8d8c0_0;
    %assign/vec4 v0000023f34a8f4e0_0, 0;
    %load/vec4 v0000023f34a8ec20_0;
    %assign/vec4 v0000023f34a8d960_0, 0;
    %load/vec4 v0000023f34a8e860_0;
    %assign/vec4 v0000023f34a8f6c0_0, 0;
    %load/vec4 v0000023f34a8c5d0_0;
    %assign/vec4 v0000023f34a10230_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023f349a5a70;
T_15 ;
Ewait_8 .event/or E_0000023f349f3ed0, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023f34a8c030_0, 0, 2;
    %load/vec4 v0000023f34a8cc10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.3, 10;
    %load/vec4 v0000023f34a8d070_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0000023f34a8d070_0;
    %load/vec4 v0000023f34a8c2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023f34a8c030_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023f34a8c670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.7, 10;
    %load/vec4 v0000023f34a8c0d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0000023f34a8c0d0_0;
    %load/vec4 v0000023f34a8c2b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023f34a8c030_0, 0, 2;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000023f349a5a70;
T_16 ;
Ewait_9 .event/or E_0000023f349f3850, E_0x0;
    %wait Ewait_9;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023f34a8b9f0_0, 0, 2;
    %load/vec4 v0000023f34a8cc10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.3, 10;
    %load/vec4 v0000023f34a8d070_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0000023f34a8d070_0;
    %load/vec4 v0000023f34a8bf90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023f34a8b9f0_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000023f34a8c670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_16.7, 10;
    %load/vec4 v0000023f34a8c0d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0000023f34a8c0d0_0;
    %load/vec4 v0000023f34a8bf90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023f34a8b9f0_0, 0, 2;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000023f349e3370;
T_17 ;
Ewait_10 .event/or E_0000023f349f2010, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000023f34a33b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 2863311530, 0, 44;
    %concati/vec4 699050, 0, 20;
    %store/vec4 v0000023f34a34d20_0, 0, 64;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0000023f34a33a60_0;
    %store/vec4 v0000023f34a34d20_0, 0, 64;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0000023f34a34780_0;
    %store/vec4 v0000023f34a34d20_0, 0, 64;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0000023f34a34820_0;
    %store/vec4 v0000023f34a34d20_0, 0, 64;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %load/vec4 v0000023f34a35360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 2963999408, 0, 60;
    %concati/vec4 10, 0, 4;
    %store/vec4 v0000023f34a34320_0, 0, 64;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v0000023f34a34460_0;
    %store/vec4 v0000023f34a34320_0, 0, 64;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v0000023f34a34780_0;
    %store/vec4 v0000023f34a34320_0, 0, 64;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0000023f34a34820_0;
    %store/vec4 v0000023f34a34320_0, 0, 64;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000023f349e3370;
T_18 ;
Ewait_11 .event/or E_0000023f349f2510, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0000023f34a33920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 3134268235, 0, 40;
    %concati/vec4 11342388, 0, 24;
    %store/vec4 v0000023f34a33d80_0, 0, 64;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v0000023f34a34d20_0;
    %load/vec4 v0000023f34a34320_0;
    %add;
    %store/vec4 v0000023f34a33d80_0, 0, 64;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v0000023f34a34d20_0;
    %load/vec4 v0000023f34a34320_0;
    %sub;
    %store/vec4 v0000023f34a33d80_0, 0, 64;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0000023f34a34d20_0;
    %load/vec4 v0000023f34a34320_0;
    %and;
    %store/vec4 v0000023f34a33d80_0, 0, 64;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0000023f34a34d20_0;
    %load/vec4 v0000023f34a34320_0;
    %or;
    %store/vec4 v0000023f34a33d80_0, 0, 64;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000023f349a58e0;
T_19 ;
    %wait E_0000023f349f3490;
    %load/vec4 v0000023f34a8cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8cd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8c990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8cf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8bb30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a034e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8d430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023f34a8ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a8ca30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000023f34a8cdf0_0;
    %assign/vec4 v0000023f34a8cd50_0, 0;
    %load/vec4 v0000023f34a04160_0;
    %assign/vec4 v0000023f34a8c990_0, 0;
    %load/vec4 v0000023f34a8c210_0;
    %assign/vec4 v0000023f34a8cf30_0, 0;
    %load/vec4 v0000023f34a8d610_0;
    %assign/vec4 v0000023f34a8bb30_0, 0;
    %load/vec4 v0000023f34a102d0_0;
    %assign/vec4 v0000023f34a034e0_0, 0;
    %load/vec4 v0000023f34a8bbd0_0;
    %assign/vec4 v0000023f34a8d430_0, 0;
    %load/vec4 v0000023f34a8c530_0;
    %assign/vec4 v0000023f34a8ba90_0, 0;
    %load/vec4 v0000023f34a8c8f0_0;
    %assign/vec4 v0000023f34a8ca30_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023f349948d0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a35040_0, 0, 32;
T_20.0 ;
    %load/vec4 v0000023f34a35040_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0000023f34a35040_0;
    %store/vec4a v0000023f34a355e0, 4, 0;
    %load/vec4 v0000023f34a35040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023f34a35040_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call/w 7 30 "$display", "Loading data memory from %s", P_0000023f34a89e58 {0 0 0};
    %vpi_call/w 7 31 "$readmemh", P_0000023f34a89e58, v0000023f34a355e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call/w 7 34 "$display", "Loaded data memory:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023f34a35040_0, 0, 32;
T_20.2 ;
    %load/vec4 v0000023f34a35040_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_20.3, 5;
    %vpi_call/w 7 36 "$display", "  [%0d]: 0x%h (%0d)", v0000023f34a35040_0, &A<v0000023f34a355e0, v0000023f34a35040_0 >, &A<v0000023f34a355e0, v0000023f34a35040_0 > {0 0 0};
    %load/vec4 v0000023f34a35040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023f34a35040_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .thread T_20;
    .scope S_0000023f349948d0;
T_21 ;
    %wait E_0000023f349f3a10;
    %load/vec4 v0000023f34a10050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0000023f34a35540_0;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000023f34a35540_0;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_21.3, 5;
    %load/vec4 v0000023f34a0e570_0;
    %ix/getv 3, v0000023f34a35540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023f34a355e0, 0, 4;
    %jmp T_21.4;
T_21.3 ;
    %vpi_call/w 7 47 "$display", "WARNING: Attempted write to ROM region at address %0d", v0000023f34a35540_0 {0 0 0};
T_21.4 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023f349b64f0;
T_22 ;
    %wait E_0000023f349f3490;
    %load/vec4 v0000023f34a909b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023f34a90ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023f34a8ed60_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a8dbe0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000023f34a91310_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023f34a8fbf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000023f34a913b0_0;
    %assign/vec4 v0000023f34a90ff0_0, 0;
    %load/vec4 v0000023f34a8eb80_0;
    %assign/vec4 v0000023f34a8ed60_0, 0;
    %load/vec4 v0000023f34a8f580_0;
    %assign/vec4 v0000023f34a8dbe0_0, 0;
    %load/vec4 v0000023f34a8fa10_0;
    %assign/vec4 v0000023f34a91310_0, 0;
    %load/vec4 v0000023f34a8ee00_0;
    %assign/vec4 v0000023f34a8fbf0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000023f349e31e0;
T_23 ;
    %load/vec4 v0000023f34a941f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0000023f34a92df0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0000023f34a93570_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0000023f34a93bb0_0, 0, 64;
    %end;
    .thread T_23, $init;
    .scope S_0000023f349e31e0;
T_24 ;
Ewait_12 .event/or E_0000023f349f2ed0, E_0x0;
    %wait Ewait_12;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023f34a94510_0, 0, 2;
    %load/vec4 v0000023f34a94ae0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_24.4, 11;
    %load/vec4 v0000023f34a965c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.3, 10;
    %load/vec4 v0000023f34a965c0_0;
    %load/vec4 v0000023f34a92ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0000023f34a94650_0;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023f34a94510_0, 0, 2;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000023f34a94b80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_24.9, 11;
    %load/vec4 v0000023f34a95620_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_24.8, 10;
    %load/vec4 v0000023f34a95620_0;
    %load/vec4 v0000023f34a92ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.7, 9;
    %load/vec4 v0000023f34a94650_0;
    %and;
T_24.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023f34a94510_0, 0, 2;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000023f349e31e0;
T_25 ;
Ewait_13 .event/or E_0000023f349f2c90, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0000023f34a94510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %store/vec4 v0000023f34a93a70_0, 0, 64;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0000023f34a93570_0;
    %store/vec4 v0000023f34a93a70_0, 0, 64;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0000023f34a94c20_0;
    %store/vec4 v0000023f34a93a70_0, 0, 64;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0000023f34a96520_0;
    %store/vec4 v0000023f34a93a70_0, 0, 64;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "pipelined_cpu.sv";
    "alu.sv";
    "branch_predictor.sv";
    "control_unit.sv";
    "data_mem.sv";
    "pipeline_registers.sv";
    "forwarding_unit.sv";
    "hazard_detection_unit.sv";
    "instr_mem.sv";
    "pc_pipelined.sv";
    "reg_file.sv";
    "sign_extend.sv";
