read -sv run_verilog_mid/adder_32b_10_100_c8971184564a677d2650809bf67b5ef7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_100_c8971184564a677d2650809bf67b5ef7_yosys.v
