0.7
2020.2
May 22 2024
19:03:11
C:/Users/davil/Cafetera/Trabajo-VHDL/Cafetera_3/Cafetera_3.sim/sim_1/synth/timing/xsim/Top_tb_time_synth.v,1741386945,verilog,,,,EDGEDTCTR;Frec_div;SYNCHRNZR;Top;controler;counter;glbl,,,,,,,,
C:/Users/davil/Cafetera/Trabajo-VHDL/Cafetera_3/Cafetera_3.srcs/sim_1/imports/new/Top_tb.vhd,1737648416,vhdl,,,,top_tb,,,,,,,,
