<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cpu_specific_Peripheral_registers_structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Cpu_specific_Peripheral_registers_structures<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__cpu__specific___peripheral__memory__map"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__memory__map.html">Cpu_specific_Peripheral_memory_map</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__specific___peripheral__declaration"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html">Cpu_specific_Peripheral_declaration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__specific___exported__constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___exported__constants.html">Cpu_specific_Exported_constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__cpu__specific___exported__macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___exported__macros.html">Cpu_specific_Exported_macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network TxMailBox.  <a href="struct_c_a_n___tx_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FIFOMailBox.  <a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network FilterRegister.  <a href="struct_c_a_n___filter_register___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network.  <a href="struct_c_a_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operational Amplifier (OPAMP)  <a href="struct_o_p_a_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTem Configuration.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch Sensing Controller (TSC)  <a href="struct_t_s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Full Speed Device.  <a href="struct_u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCMI.  <a href="struct_d_c_m_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___stream___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_h___type_def.html">ETH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC.  <a href="struct_e_t_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller.  <a href="struct_f_s_m_c___bank1___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank1E.  <a href="struct_f_s_m_c___bank1_e___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank2.  <a href="struct_f_s_m_c___bank2__3___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Static Memory Controller Bank4.  <a href="struct_f_s_m_c___bank4___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SD host Interface.  <a href="struct_s_d_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RNG.  <a href="struct_r_n_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">__USB_OTG_Core_register  <a href="struct_u_s_b___o_t_g___global_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___device_type_def.html">USB_OTG_DeviceTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">__device_Registers  <a href="struct_u_s_b___o_t_g___device_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html">USB_OTG_INEndpointTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">__IN_Endpoint-Specific_Register  <a href="struct_u_s_b___o_t_g___i_n_endpoint_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html">USB_OTG_OUTEndpointTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">__OUT_Endpoint-Specific_Registers  <a href="struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___host_type_def.html">USB_OTG_HostTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">__Host_Mode_Register_Structures  <a href="struct_u_s_b___o_t_g___host_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___o_t_g___host_channel_type_def.html">USB_OTG_HostChannelTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">__Host_Channel_Specific_Registers  <a href="struct_u_s_b___o_t_g___host_channel_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crypto Processor.  <a href="struct_c_r_y_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH.  <a href="struct_h_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html">HASH_DIGEST_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HASH_DIGEST.  <a href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_e_s___type_def.html">AES_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES hardware accelerator.  <a href="struct_a_e_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD.  <a href="struct_l_c_d___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html">RI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Routing Interface.  <a href="struct_r_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa7d642ec0ffe7089d01841fe5992321c">ADC1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></td></tr>
<tr class="separator:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2129ffca088794a04d2e333a06ce5354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga2129ffca088794a04d2e333a06ce5354">CAN_TX_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add384edef6c435256f7e329705db8aec">USB_HP_CAN_TX_IRQn</a></td></tr>
<tr class="separator:ga2129ffca088794a04d2e333a06ce5354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8b59815d395fef73096b2d2d798d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3f8b59815d395fef73096b2d2d798d6f">CAN_RX0_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c4614af21cefcc96745c51674708fd6">USB_LP_CAN_RX0_IRQn</a></td></tr>
<tr class="separator:ga3f8b59815d395fef73096b2d2d798d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d7e816fe0c9401728712508192935c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga74d7e816fe0c9401728712508192935c">TIM15_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a></td></tr>
<tr class="separator:ga74d7e816fe0c9401728712508192935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968180d2a84c23611511b405fac55dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga968180d2a84c23611511b405fac55dd7">TIM16_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a></td></tr>
<tr class="separator:ga968180d2a84c23611511b405fac55dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bd721fc58fce2c58565ec90940b76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga79bd721fc58fce2c58565ec90940b76a">TIM17_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a></td></tr>
<tr class="separator:ga79bd721fc58fce2c58565ec90940b76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3631233ea931b4ce287c228648c2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaad3631233ea931b4ce287c228648c2c7">COMP_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></td></tr>
<tr class="separator:gaad3631233ea931b4ce287c228648c2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c8ab69c3d3daf9a47f3a1939b9d357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga90c8ab69c3d3daf9a47f3a1939b9d357">COMP2_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></td></tr>
<tr class="separator:ga90c8ab69c3d3daf9a47f3a1939b9d357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ab409238b0451723359ab9578e67c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gae0ab409238b0451723359ab9578e67c0">COMP1_2_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></td></tr>
<tr class="separator:gae0ab409238b0451723359ab9578e67c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae979ec67de5598212427551fa0e43ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gae979ec67de5598212427551fa0e43ebe">COMP4_6_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b">COMP4_5_6_IRQn</a></td></tr>
<tr class="separator:gae979ec67de5598212427551fa0e43ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b5d8f0bc8572af96aa7db97dde3bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga60b5d8f0bc8572af96aa7db97dde3bea">TIM6_DAC1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></td></tr>
<tr class="separator:ga60b5d8f0bc8572af96aa7db97dde3bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;ADC1_2_IRQHandler</td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa382e64dbef2bd889cc2283519a4541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaaa382e64dbef2bd889cc2283519a4541">CAN_TX_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#gab91a699d4e77a446649e1d25f9e08462">USB_HP_CAN_TX_IRQHandler</a></td></tr>
<tr class="separator:gaaa382e64dbef2bd889cc2283519a4541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141d79dbd2f54d362491f8491d357a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga141d79dbd2f54d362491f8491d357a1f">CAN_RX0_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#gaa07a982efee34bd64974a8f72bd101b1">USB_LP_CAN_RX0_IRQHandler</a></td></tr>
<tr class="separator:ga141d79dbd2f54d362491f8491d357a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d0c676be84f49288a1167f5a0d088d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gae3d0c676be84f49288a1167f5a0d088d">TIM15_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f103xe.html#gac00abc7e88d4df1985f4431d1b7829ff">TIM1_BRK_TIM15_IRQHandler</a></td></tr>
<tr class="separator:gae3d0c676be84f49288a1167f5a0d088d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f0f4d0176ba35f1d47eb1bd18ba80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga45f0f4d0176ba35f1d47eb1bd18ba80e">TIM16_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f103xe.html#ga67ca3d710fcd583880327b0f1e2952ce">TIM1_UP_TIM16_IRQHandler</a></td></tr>
<tr class="separator:ga45f0f4d0176ba35f1d47eb1bd18ba80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd398236de7305b79e157c09ac838c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaecd398236de7305b79e157c09ac838c3">TIM17_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f103xe.html#ga4ca7d0c2085736b897d6e9dcd1be57b5">TIM1_TRG_COM_TIM17_IRQHandler</a></td></tr>
<tr class="separator:gaecd398236de7305b79e157c09ac838c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9669f64f179840f97f9ecc71e8a15ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab9669f64f179840f97f9ecc71e8a15ea">COMP_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7">COMP1_2_3_IRQHandler</a></td></tr>
<tr class="separator:gab9669f64f179840f97f9ecc71e8a15ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fae51ab6ee3a571125c2fe06789dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gae8fae51ab6ee3a571125c2fe06789dd3">COMP2_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7">COMP1_2_3_IRQHandler</a></td></tr>
<tr class="separator:gae8fae51ab6ee3a571125c2fe06789dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ca5dbc8e91e364dea8dda7380b20c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga02ca5dbc8e91e364dea8dda7380b20c6">COMP1_2_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7">COMP1_2_3_IRQHandler</a></td></tr>
<tr class="separator:ga02ca5dbc8e91e364dea8dda7380b20c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363728d6d507d04b60c7b8e8efbb5a34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga363728d6d507d04b60c7b8e8efbb5a34">COMP4_6_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga14fb16f687236c66ba6e6263ba776135">COMP4_5_6_IRQHandler</a></td></tr>
<tr class="separator:ga363728d6d507d04b60c7b8e8efbb5a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01cacdaff1bf5f2bfff2e48072a9b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf01cacdaff1bf5f2bfff2e48072a9b1f">TIM6_DAC1_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga7d58a944f63161f2152026eedc430848">TIM6_DAC_IRQHandler</a></td></tr>
<tr class="separator:gaf01cacdaff1bf5f2bfff2e48072a9b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral_memory_map.  <a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">More...</a><br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb42a3d0a8a90a79d2146e4014241b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</a>&#160;&#160;&#160;((uint32_t)0x2001C000)</td></tr>
<tr class="separator:gadbb42a3d0a8a90a79d2146e4014241b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb41012a2428a526d7ee5ff0f61d2344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gadb41012a2428a526d7ee5ff0f61d2344">SRAM3_BASE</a>&#160;&#160;&#160;((uint32_t)0x20020000)</td></tr>
<tr class="separator:gadb41012a2428a526d7ee5ff0f61d2344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e57051bdf8909222b36e5408a48f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x40024000)</td></tr>
<tr class="separator:ga52e57051bdf8909222b36e5408a48f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf0e199dccba83272b20c9fb4d3aaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a>&#160;&#160;&#160;((uint32_t)0xA0000000)</td></tr>
<tr class="separator:gaddf0e199dccba83272b20c9fb4d3aaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98d1f99ecd952ee59e80b345d835bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x12000000)</td></tr>
<tr class="separator:gaf98d1f99ecd952ee59e80b345d835bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000)</td></tr>
<tr class="separator:gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33cb6edadf184ab9860d77089503922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x2201C000)</td></tr>
<tr class="separator:gac33cb6edadf184ab9860d77089503922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfa4db60f9ac39c7c7f3fed98090410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaebfa4db60f9ac39c7c7f3fed98090410">SRAM3_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22020000)</td></tr>
<tr class="separator:gaebfa4db60f9ac39c7c7f3fed98090410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000)</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19a30c9fa326bb10b547e4eaf4e250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42024000)</td></tr>
<tr class="separator:gaee19a30c9fa326bb10b547e4eaf4e250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8be554f354e5aa65370f6db63d4f3ee4">FLASH_END</a>&#160;&#160;&#160;((uint32_t)0x080FFFFF)</td></tr>
<tr class="separator:ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbe263946209e6f09faf93512bd2f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga9fbe263946209e6f09faf93512bd2f9a">CCMDATARAM_END</a>&#160;&#160;&#160;((uint32_t)0x1000FFFF)</td></tr>
<tr class="separator:ga9fbe263946209e6f09faf93512bd2f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td></tr>
<tr class="separator:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga3e1671477190d065ba7c944558336d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dea32fadbaecea161c2ef7927992fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1800)</td></tr>
<tr class="separator:ga33dea32fadbaecea161c2ef7927992fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20f79948e9359125a40bbf6ed063590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1C00)</td></tr>
<tr class="separator:gad20f79948e9359125a40bbf6ed063590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="separator:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3400)</td></tr>
<tr class="separator:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4000)</td></tr>
<tr class="separator:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4800)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4C00)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5000)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5C00)</td></tr>
<tr class="separator:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6400)</td></tr>
<tr class="separator:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6800)</td></tr>
<tr class="separator:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3907fd0387ee832f426f52d568bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:gade4d3907fd0387ee832f426f52d568bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6544abc57f9759f610eee09a02442ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2100)</td></tr>
<tr class="separator:ga6544abc57f9759f610eee09a02442ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2200)</td></tr>
<tr class="separator:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2300)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dd0abbc6767893b4b02935fa846f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00)</td></tr>
<tr class="separator:ga95dd0abbc6767893b4b02935fa846f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4000)</td></tr>
<tr class="separator:ga92ae902be7902560939223dd765ece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4400)</td></tr>
<tr class="separator:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4800)</td></tr>
<tr class="separator:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1800)</td></tr>
<tr class="separator:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1C00)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50acf918c2e1c4597d5ccfe25eb3ad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="separator:ga50acf918c2e1c4597d5ccfe25eb3ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6000)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x010)</td></tr>
<tr class="separator:ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x028)</td></tr>
<tr class="separator:ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a551ee91d3f07dd74347fdb35c703d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x040)</td></tr>
<tr class="separator:ga48a551ee91d3f07dd74347fdb35c703d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51deb54ff7cfe1290dfcf517ae67127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x058)</td></tr>
<tr class="separator:gac51deb54ff7cfe1290dfcf517ae67127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757a3c0d866c0fe68c6176156065a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x070)</td></tr>
<tr class="separator:ga757a3c0d866c0fe68c6176156065a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x088)</td></tr>
<tr class="separator:ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58998ddc40adb6361704d6c9dad08125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0A0)</td></tr>
<tr class="separator:ga58998ddc40adb6361704d6c9dad08125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82186dd6d3f60995d428b34c041919d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0B8)</td></tr>
<tr class="separator:ga82186dd6d3f60995d428b34c041919d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6400)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c67b24726ba6b94d03adb351bcec4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x010)</td></tr>
<tr class="separator:gac4c67b24726ba6b94d03adb351bcec4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x028)</td></tr>
<tr class="separator:ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed33a06f08188466f2ede06160984e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x040)</td></tr>
<tr class="separator:gaed33a06f08188466f2ede06160984e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x058)</td></tr>
<tr class="separator:gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e67740e6301233473f64638145dd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x070)</td></tr>
<tr class="separator:gad1e67740e6301233473f64638145dd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1460fdc407b6decfbffccb0260d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x088)</td></tr>
<tr class="separator:gaed1460fdc407b6decfbffccb0260d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0A0)</td></tr>
<tr class="separator:ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0B8)</td></tr>
<tr class="separator:gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad965a7b1106ece575ed3da10c45c65cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x8000)</td></tr>
<tr class="separator:gad965a7b1106ece575ed3da10c45c65cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf7005808feb61bff1fee01e50a711a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3cf7005808feb61bff1fee01e50a711a">ETH_MAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a>)</td></tr>
<tr class="separator:ga3cf7005808feb61bff1fee01e50a711a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4946f2b3b03f7998343ac1778fbcf725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4946f2b3b03f7998343ac1778fbcf725">ETH_MMC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x0100)</td></tr>
<tr class="separator:ga4946f2b3b03f7998343ac1778fbcf725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f60b922aeb7275c785cbaa8f94ecf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa0f60b922aeb7275c785cbaa8f94ecf0">ETH_PTP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x0700)</td></tr>
<tr class="separator:gaa0f60b922aeb7275c785cbaa8f94ecf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2114e1b37c1ba88d60f3e831b67e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gace2114e1b37c1ba88d60f3e831b67e93">ETH_DMA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:gace2114e1b37c1ba88d60f3e831b67e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b794507e021135486de57129a2505c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga55b794507e021135486de57129a2505c">DCMI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x50000)</td></tr>
<tr class="separator:ga55b794507e021135486de57129a2505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92662976cfe62457141e5b4f83d541c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60800)</td></tr>
<tr class="separator:gab92662976cfe62457141e5b4f83d541c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196fe6f5e4041b201d14f43508c06d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gad196fe6f5e4041b201d14f43508c06d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea182589c84aee30b7f735474d8774e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td></tr>
<tr class="separator:gaea182589c84aee30b7f735474d8774e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851707a200f63e03c336073706fdce1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0060)</td></tr>
<tr class="separator:ga851707a200f63e03c336073706fdce1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e5417133160b0bdd0498d982acec19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x00A0)</td></tr>
<tr class="separator:gaf9e5417133160b0bdd0498d982acec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t )0xE0042000)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa405d2ebfd7e9394237b6639f16a5409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t )0x40040000)</td></tr>
<tr class="separator:gaa405d2ebfd7e9394237b6639f16a5409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86d4c80849a74938924e73937b904e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t )0x50000000)</td></tr>
<tr class="separator:gaa86d4c80849a74938924e73937b904e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044aa4388e72d9d47a03f387fb8926fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga044aa4388e72d9d47a03f387fb8926fb">USB_OTG_GLOBAL_BASE</a>&#160;&#160;&#160;((uint32_t )0x000)</td></tr>
<tr class="separator:ga044aa4388e72d9d47a03f387fb8926fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d74a337597a77b1fca978202b519a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4d74a337597a77b1fca978202b519a18">USB_OTG_DEVICE_BASE</a>&#160;&#160;&#160;((uint32_t )0x800)</td></tr>
<tr class="separator:ga4d74a337597a77b1fca978202b519a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f69041452615aeb3948600e3882246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad8f69041452615aeb3948600e3882246">USB_OTG_IN_ENDPOINT_BASE</a>&#160;&#160;&#160;((uint32_t )0x900)</td></tr>
<tr class="separator:gad8f69041452615aeb3948600e3882246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e972b8f028ecf44a652029efbd4642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf0e972b8f028ecf44a652029efbd4642">USB_OTG_OUT_ENDPOINT_BASE</a>&#160;&#160;&#160;((uint32_t )0xB00)</td></tr>
<tr class="separator:gaf0e972b8f028ecf44a652029efbd4642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb7429ad88e2d69440d6ecc4f4199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga6fdb7429ad88e2d69440d6ecc4f4199e">USB_OTG_EP_REG_SIZE</a>&#160;&#160;&#160;((uint32_t )0x20)</td></tr>
<tr class="separator:ga6fdb7429ad88e2d69440d6ecc4f4199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb2dd6c82eefd8587b6146ba36ae071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3bb2dd6c82eefd8587b6146ba36ae071">USB_OTG_HOST_BASE</a>&#160;&#160;&#160;((uint32_t )0x400)</td></tr>
<tr class="separator:ga3bb2dd6c82eefd8587b6146ba36ae071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f433cb79ca69f09972e690fda6737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga42f433cb79ca69f09972e690fda6737a">USB_OTG_HOST_PORT_BASE</a>&#160;&#160;&#160;((uint32_t )0x440)</td></tr>
<tr class="separator:ga42f433cb79ca69f09972e690fda6737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942c8c5241b80fbcf638fea0fa18bebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga942c8c5241b80fbcf638fea0fa18bebd">USB_OTG_HOST_CHANNEL_BASE</a>&#160;&#160;&#160;((uint32_t )0x500)</td></tr>
<tr class="separator:ga942c8c5241b80fbcf638fea0fa18bebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266cb1dbb50faf447f9c15d2ee93a522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga266cb1dbb50faf447f9c15d2ee93a522">USB_OTG_HOST_CHANNEL_SIZE</a>&#160;&#160;&#160;((uint32_t )0x20)</td></tr>
<tr class="separator:ga266cb1dbb50faf447f9c15d2ee93a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9766975aca084c257730879568bc7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa9766975aca084c257730879568bc7cf">USB_OTG_PCGCCTL_BASE</a>&#160;&#160;&#160;((uint32_t )0xE00)</td></tr>
<tr class="separator:gaa9766975aca084c257730879568bc7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace340350802904868673f0e839c4fa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gace340350802904868673f0e839c4fa04">USB_OTG_FIFO_BASE</a>&#160;&#160;&#160;((uint32_t )0x1000)</td></tr>
<tr class="separator:gace340350802904868673f0e839c4fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8781c4b2406c740d9fe540737a6a0188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8781c4b2406c740d9fe540737a6a0188">USB_OTG_FIFO_SIZE</a>&#160;&#160;&#160;((uint32_t )0x1000)</td></tr>
<tr class="separator:ga8781c4b2406c740d9fe540737a6a0188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral_memory_map.  <a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">More...</a><br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gabea1f1810ebeac402164b42ab54bcdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7d0fbfb8894012dbbb96754b95e562cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb42a3d0a8a90a79d2146e4014241b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</a>&#160;&#160;&#160;((uint32_t)0x2001C000)</td></tr>
<tr class="separator:gadbb42a3d0a8a90a79d2146e4014241b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb41012a2428a526d7ee5ff0f61d2344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gadb41012a2428a526d7ee5ff0f61d2344">SRAM3_BASE</a>&#160;&#160;&#160;((uint32_t)0x20020000)</td></tr>
<tr class="separator:gadb41012a2428a526d7ee5ff0f61d2344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e57051bdf8909222b36e5408a48f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x40024000)</td></tr>
<tr class="separator:ga52e57051bdf8909222b36e5408a48f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf0e199dccba83272b20c9fb4d3aaed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a>&#160;&#160;&#160;((uint32_t)0xA0000000)</td></tr>
<tr class="separator:gaddf0e199dccba83272b20c9fb4d3aaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98d1f99ecd952ee59e80b345d835bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x12000000)</td></tr>
<tr class="separator:gaf98d1f99ecd952ee59e80b345d835bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22000000)</td></tr>
<tr class="separator:gac4c4f61082e4b168f29d9cf97dc3ca5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33cb6edadf184ab9860d77089503922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x2201C000)</td></tr>
<tr class="separator:gac33cb6edadf184ab9860d77089503922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebfa4db60f9ac39c7c7f3fed98090410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaebfa4db60f9ac39c7c7f3fed98090410">SRAM3_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x22020000)</td></tr>
<tr class="separator:gaebfa4db60f9ac39c7c7f3fed98090410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42000000)</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19a30c9fa326bb10b547e4eaf4e250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</a>&#160;&#160;&#160;((uint32_t)0x42024000)</td></tr>
<tr class="separator:gaee19a30c9fa326bb10b547e4eaf4e250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8be554f354e5aa65370f6db63d4f3ee4">FLASH_END</a>&#160;&#160;&#160;((uint32_t)0x080FFFFF)</td></tr>
<tr class="separator:ga8be554f354e5aa65370f6db63d4f3ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbe263946209e6f09faf93512bd2f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga9fbe263946209e6f09faf93512bd2f9a">CCMDATARAM_END</a>&#160;&#160;&#160;((uint32_t)0x1000FFFF)</td></tr>
<tr class="separator:ga9fbe263946209e6f09faf93512bd2f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td></tr>
<tr class="separator:ga811a9a4ca17f0a50354a9169541d56c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e2d44b0002f316527b8913866a370d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga56e2d44b0002f316527b8913866a370d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1671477190d065ba7c944558336d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga3e1671477190d065ba7c944558336d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:ga0ebf54364c6a2be6eb19ded6b18b6387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33dea32fadbaecea161c2ef7927992fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1800)</td></tr>
<tr class="separator:ga33dea32fadbaecea161c2ef7927992fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20f79948e9359125a40bbf6ed063590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1C00)</td></tr>
<tr class="separator:gad20f79948e9359125a40bbf6ed063590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="separator:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3400)</td></tr>
<tr class="separator:gaa5f7b241ed5b756decd835300c9e7bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae634fe8faa6922690e90fbec2fc86162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:gae634fe8faa6922690e90fbec2fc86162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4000)</td></tr>
<tr class="separator:ga89b61d6e6b09e94f3fccb7bef34e0263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0d6539ac0026d598274ee7f45b0251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4800)</td></tr>
<tr class="separator:gabe0d6539ac0026d598274ee7f45b0251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4C00)</td></tr>
<tr class="separator:ga94d92270bf587ccdc3a37a5bb5d20467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa155689c0e206e6994951dc3cf31052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5000)</td></tr>
<tr class="separator:gaa155689c0e206e6994951dc3cf31052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5C00)</td></tr>
<tr class="separator:ga4e8b9198748235a1729e1e8f8f24983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6400)</td></tr>
<tr class="separator:gad8e45ea6c032d9fce1b0516fff9d8eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6800)</td></tr>
<tr class="separator:gaf7b8267b0d439f8f3e82f86be4b9fba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:ga5b72f698b7a048a6f9fcfe2efe5bc1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3907fd0387ee832f426f52d568bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:gade4d3907fd0387ee832f426f52d568bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6544abc57f9759f610eee09a02442ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2100)</td></tr>
<tr class="separator:ga6544abc57f9759f610eee09a02442ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2200)</td></tr>
<tr class="separator:gaca766f86c8e0b00a8e2b0224dcbb4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2300)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dd0abbc6767893b4b02935fa846f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00)</td></tr>
<tr class="separator:ga95dd0abbc6767893b4b02935fa846f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ae902be7902560939223dd765ece08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4000)</td></tr>
<tr class="separator:ga92ae902be7902560939223dd765ece08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4400)</td></tr>
<tr class="separator:ga3eff32f3801db31fb4b61d5618cad54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4800)</td></tr>
<tr class="separator:ga3a4a06bb84c703084f0509e105ffaf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0800)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0C00)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1000)</td></tr>
<tr class="separator:gab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1400)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1800)</td></tr>
<tr class="separator:ga5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1C00)</td></tr>
<tr class="separator:gaee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50acf918c2e1c4597d5ccfe25eb3ad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x2000)</td></tr>
<tr class="separator:ga50acf918c2e1c4597d5ccfe25eb3ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3000)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3800)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3C00)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6000)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x010)</td></tr>
<tr class="separator:ga0d3c52aa35dcc68f78b704dfde57ba95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x028)</td></tr>
<tr class="separator:ga5b4152cef577e37eccc9311d8bdbf3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a551ee91d3f07dd74347fdb35c703d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x040)</td></tr>
<tr class="separator:ga48a551ee91d3f07dd74347fdb35c703d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51deb54ff7cfe1290dfcf517ae67127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x058)</td></tr>
<tr class="separator:gac51deb54ff7cfe1290dfcf517ae67127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757a3c0d866c0fe68c6176156065a26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x070)</td></tr>
<tr class="separator:ga757a3c0d866c0fe68c6176156065a26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x088)</td></tr>
<tr class="separator:ga0ded7bed8969fe2e2d616e7f90eb7654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58998ddc40adb6361704d6c9dad08125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0A0)</td></tr>
<tr class="separator:ga58998ddc40adb6361704d6c9dad08125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82186dd6d3f60995d428b34c041919d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0B8)</td></tr>
<tr class="separator:ga82186dd6d3f60995d428b34c041919d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6400)</td></tr>
<tr class="separator:gab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c67b24726ba6b94d03adb351bcec4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x010)</td></tr>
<tr class="separator:gac4c67b24726ba6b94d03adb351bcec4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x028)</td></tr>
<tr class="separator:ga35512bdc3f5e9df4557c2fbe7935d0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed33a06f08188466f2ede06160984e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x040)</td></tr>
<tr class="separator:gaed33a06f08188466f2ede06160984e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x058)</td></tr>
<tr class="separator:gaf3a9480e08c6ae94f4482e0cdaebdd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e67740e6301233473f64638145dd1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x070)</td></tr>
<tr class="separator:gad1e67740e6301233473f64638145dd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1460fdc407b6decfbffccb0260d0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x088)</td></tr>
<tr class="separator:gaed1460fdc407b6decfbffccb0260d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0A0)</td></tr>
<tr class="separator:ga5e81174c96fd204fa7c82c815e85c8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0B8)</td></tr>
<tr class="separator:gaa9faa708ad2440d24eb1064cba9bb06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga019f3ad3b3212e56b45984efd8b8efef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga019f3ad3b3212e56b45984efd8b8efef">CRYP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60000)</td></tr>
<tr class="separator:ga019f3ad3b3212e56b45984efd8b8efef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398d121ca28c3f0f90a140b62184e242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga398d121ca28c3f0f90a140b62184e242">HASH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60400)</td></tr>
<tr class="separator:ga398d121ca28c3f0f90a140b62184e242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41efdf0e6db11dad3003d01882ee8bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga41efdf0e6db11dad3003d01882ee8bcb">HASH_DIGEST_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60710)</td></tr>
<tr class="separator:ga41efdf0e6db11dad3003d01882ee8bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92662976cfe62457141e5b4f83d541c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60800)</td></tr>
<tr class="separator:gab92662976cfe62457141e5b4f83d541c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad196fe6f5e4041b201d14f43508c06d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td></tr>
<tr class="separator:gad196fe6f5e4041b201d14f43508c06d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea182589c84aee30b7f735474d8774e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td></tr>
<tr class="separator:gaea182589c84aee30b7f735474d8774e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851707a200f63e03c336073706fdce1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0060)</td></tr>
<tr class="separator:ga851707a200f63e03c336073706fdce1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e5417133160b0bdd0498d982acec19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x00A0)</td></tr>
<tr class="separator:gaf9e5417133160b0bdd0498d982acec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;((uint32_t )0xE0042000)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa405d2ebfd7e9394237b6639f16a5409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t )0x40040000)</td></tr>
<tr class="separator:gaa405d2ebfd7e9394237b6639f16a5409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86d4c80849a74938924e73937b904e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t )0x50000000)</td></tr>
<tr class="separator:gaa86d4c80849a74938924e73937b904e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044aa4388e72d9d47a03f387fb8926fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga044aa4388e72d9d47a03f387fb8926fb">USB_OTG_GLOBAL_BASE</a>&#160;&#160;&#160;((uint32_t )0x000)</td></tr>
<tr class="separator:ga044aa4388e72d9d47a03f387fb8926fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d74a337597a77b1fca978202b519a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga4d74a337597a77b1fca978202b519a18">USB_OTG_DEVICE_BASE</a>&#160;&#160;&#160;((uint32_t )0x800)</td></tr>
<tr class="separator:ga4d74a337597a77b1fca978202b519a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f69041452615aeb3948600e3882246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad8f69041452615aeb3948600e3882246">USB_OTG_IN_ENDPOINT_BASE</a>&#160;&#160;&#160;((uint32_t )0x900)</td></tr>
<tr class="separator:gad8f69041452615aeb3948600e3882246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e972b8f028ecf44a652029efbd4642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf0e972b8f028ecf44a652029efbd4642">USB_OTG_OUT_ENDPOINT_BASE</a>&#160;&#160;&#160;((uint32_t )0xB00)</td></tr>
<tr class="separator:gaf0e972b8f028ecf44a652029efbd4642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb7429ad88e2d69440d6ecc4f4199e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga6fdb7429ad88e2d69440d6ecc4f4199e">USB_OTG_EP_REG_SIZE</a>&#160;&#160;&#160;((uint32_t )0x20)</td></tr>
<tr class="separator:ga6fdb7429ad88e2d69440d6ecc4f4199e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb2dd6c82eefd8587b6146ba36ae071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga3bb2dd6c82eefd8587b6146ba36ae071">USB_OTG_HOST_BASE</a>&#160;&#160;&#160;((uint32_t )0x400)</td></tr>
<tr class="separator:ga3bb2dd6c82eefd8587b6146ba36ae071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f433cb79ca69f09972e690fda6737a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga42f433cb79ca69f09972e690fda6737a">USB_OTG_HOST_PORT_BASE</a>&#160;&#160;&#160;((uint32_t )0x440)</td></tr>
<tr class="separator:ga42f433cb79ca69f09972e690fda6737a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942c8c5241b80fbcf638fea0fa18bebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga942c8c5241b80fbcf638fea0fa18bebd">USB_OTG_HOST_CHANNEL_BASE</a>&#160;&#160;&#160;((uint32_t )0x500)</td></tr>
<tr class="separator:ga942c8c5241b80fbcf638fea0fa18bebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266cb1dbb50faf447f9c15d2ee93a522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga266cb1dbb50faf447f9c15d2ee93a522">USB_OTG_HOST_CHANNEL_SIZE</a>&#160;&#160;&#160;((uint32_t )0x20)</td></tr>
<tr class="separator:ga266cb1dbb50faf447f9c15d2ee93a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9766975aca084c257730879568bc7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa9766975aca084c257730879568bc7cf">USB_OTG_PCGCCTL_BASE</a>&#160;&#160;&#160;((uint32_t )0xE00)</td></tr>
<tr class="separator:gaa9766975aca084c257730879568bc7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace340350802904868673f0e839c4fa04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gace340350802904868673f0e839c4fa04">USB_OTG_FIFO_BASE</a>&#160;&#160;&#160;((uint32_t )0x1000)</td></tr>
<tr class="separator:gace340350802904868673f0e839c4fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8781c4b2406c740d9fe540737a6a0188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga8781c4b2406c740d9fe540737a6a0188">USB_OTG_FIFO_SIZE</a>&#160;&#160;&#160;((uint32_t )0x1000)</td></tr>
<tr class="separator:ga8781c4b2406c740d9fe540737a6a0188"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00968">968</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00993">993</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gacfad9f182b248bceb2ebedd9ae366546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfad9f182b248bceb2ebedd9ae366546">&#9670;&nbsp;</a></span>ADC1_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_IRQHandler&#160;&#160;&#160;ADC1_2_IRQHandler</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06961">6961</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaa7d642ec0ffe7089d01841fe5992321c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d642ec0ffe7089d01841fe5992321c">&#9670;&nbsp;</a></span>ADC1_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06948">6948</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6544abc57f9759f610eee09a02442ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6544abc57f9759f610eee09a02442ae6">&#9670;&nbsp;</a></span>ADC2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00969">969</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga6544abc57f9759f610eee09a02442ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6544abc57f9759f610eee09a02442ae6">&#9670;&nbsp;</a></span>ADC2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00994">994</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaca766f86c8e0b00a8e2b0224dcbb4c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca766f86c8e0b00a8e2b0224dcbb4c82">&#9670;&nbsp;</a></span>ADC3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00970">970</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaca766f86c8e0b00a8e2b0224dcbb4c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca766f86c8e0b00a8e2b0224dcbb4c82">&#9670;&nbsp;</a></span>ADC3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2200)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00995">995</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad06cb9e5985bd216a376f26f22303cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06cb9e5985bd216a376f26f22303cd6">&#9670;&nbsp;</a></span>ADC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2300)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00971">971</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad06cb9e5985bd216a376f26f22303cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad06cb9e5985bd216a376f26f22303cd6">&#9670;&nbsp;</a></span>ADC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2300)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00996">996</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga811a9a4ca17f0a50354a9169541d56c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811a9a4ca17f0a50354a9169541d56c4">&#9670;&nbsp;</a></span>AHB1PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00931">931</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga811a9a4ca17f0a50354a9169541d56c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811a9a4ca17f0a50354a9169541d56c4">&#9670;&nbsp;</a></span>AHB1PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB1PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00956">956</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaeedaa71d22a1948492365e2cd26cfd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedaa71d22a1948492365e2cd26cfd46">&#9670;&nbsp;</a></span>AHB2PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB1 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00932">932</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaeedaa71d22a1948492365e2cd26cfd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedaa71d22a1948492365e2cd26cfd46">&#9670;&nbsp;</a></span>AHB2PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB1 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00957">957</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga45666d911f39addd4c8c0a0ac3388cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45666d911f39addd4c8c0a0ac3388cfb">&#9670;&nbsp;</a></span>APB1PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1PERIPH_BASE&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00929">929</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga45666d911f39addd4c8c0a0ac3388cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45666d911f39addd4c8c0a0ac3388cfb">&#9670;&nbsp;</a></span>APB1PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB1PERIPH_BASE&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00954">954</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga25b99d6065f1c8f751e78f43ade652cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b99d6065f1c8f751e78f43ade652cb">&#9670;&nbsp;</a></span>APB2PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00930">930</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga25b99d6065f1c8f751e78f43ade652cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b99d6065f1c8f751e78f43ade652cb">&#9670;&nbsp;</a></span>APB2PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APB2PERIPH_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00955">955</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga52e57051bdf8909222b36e5408a48f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e57051bdf8909222b36e5408a48f32">&#9670;&nbsp;</a></span>BKPSRAM_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKPSRAM_BASE&#160;&#160;&#160;((uint32_t)0x40024000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup SRAM(4 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00912">912</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga52e57051bdf8909222b36e5408a48f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52e57051bdf8909222b36e5408a48f32">&#9670;&nbsp;</a></span>BKPSRAM_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKPSRAM_BASE&#160;&#160;&#160;((uint32_t)0x40024000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup SRAM(4 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00937">937</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaee19a30c9fa326bb10b547e4eaf4e250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee19a30c9fa326bb10b547e4eaf4e250">&#9670;&nbsp;</a></span>BKPSRAM_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKPSRAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x42024000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup SRAM(4 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00919">919</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaee19a30c9fa326bb10b547e4eaf4e250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee19a30c9fa326bb10b547e4eaf4e250">&#9670;&nbsp;</a></span>BKPSRAM_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BKPSRAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x42024000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Backup SRAM(4 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00944">944</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad8e45ea6c032d9fce1b0516fff9d8eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e45ea6c032d9fce1b0516fff9d8eaa">&#9670;&nbsp;</a></span>CAN1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00958">958</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad8e45ea6c032d9fce1b0516fff9d8eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8e45ea6c032d9fce1b0516fff9d8eaa">&#9670;&nbsp;</a></span>CAN1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00983">983</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf7b8267b0d439f8f3e82f86be4b9fba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b8267b0d439f8f3e82f86be4b9fba1">&#9670;&nbsp;</a></span>CAN2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00959">959</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf7b8267b0d439f8f3e82f86be4b9fba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7b8267b0d439f8f3e82f86be4b9fba1">&#9670;&nbsp;</a></span>CAN2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x6800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00984">984</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga141d79dbd2f54d362491f8491d357a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga141d79dbd2f54d362491f8491d357a1f">&#9670;&nbsp;</a></span>CAN_RX0_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RX0_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#gaa07a982efee34bd64974a8f72bd101b1">USB_LP_CAN_RX0_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06963">6963</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga3f8b59815d395fef73096b2d2d798d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f8b59815d395fef73096b2d2d798d6f">&#9670;&nbsp;</a></span>CAN_RX0_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_RX0_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c4614af21cefcc96745c51674708fd6">USB_LP_CAN_RX0_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06950">6950</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaaa382e64dbef2bd889cc2283519a4541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa382e64dbef2bd889cc2283519a4541">&#9670;&nbsp;</a></span>CAN_TX_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TX_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#gab91a699d4e77a446649e1d25f9e08462">USB_HP_CAN_TX_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06962">6962</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga2129ffca088794a04d2e333a06ce5354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2129ffca088794a04d2e333a06ce5354">&#9670;&nbsp;</a></span>CAN_TX_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_TX_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add384edef6c435256f7e329705db8aec">USB_HP_CAN_TX_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06949">6949</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gabea1f1810ebeac402164b42ab54bcdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea1f1810ebeac402164b42ab54bcdf9">&#9670;&nbsp;</a></span>CCMDATARAM_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_BASE&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM(core coupled memory) data RAM(64 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00907">907</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gabea1f1810ebeac402164b42ab54bcdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabea1f1810ebeac402164b42ab54bcdf9">&#9670;&nbsp;</a></span>CCMDATARAM_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_BASE&#160;&#160;&#160;((uint32_t)0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM(core coupled memory) data RAM(64 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00932">932</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf98d1f99ecd952ee59e80b345d835bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98d1f99ecd952ee59e80b345d835bb0">&#9670;&nbsp;</a></span>CCMDATARAM_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x12000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00914">914</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf98d1f99ecd952ee59e80b345d835bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf98d1f99ecd952ee59e80b345d835bb0">&#9670;&nbsp;</a></span>CCMDATARAM_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_BB_BASE&#160;&#160;&#160;((uint32_t)0x12000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00939">939</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9fbe263946209e6f09faf93512bd2f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbe263946209e6f09faf93512bd2f9a">&#9670;&nbsp;</a></span>CCMDATARAM_END <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_END&#160;&#160;&#160;((uint32_t)0x1000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM data RAM end address </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00921">921</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9fbe263946209e6f09faf93512bd2f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fbe263946209e6f09faf93512bd2f9a">&#9670;&nbsp;</a></span>CCMDATARAM_END <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCMDATARAM_END&#160;&#160;&#160;((uint32_t)0x1000FFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CCM data RAM end address </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00946">946</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga02ca5dbc8e91e364dea8dda7380b20c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ca5dbc8e91e364dea8dda7380b20c6">&#9670;&nbsp;</a></span>COMP1_2_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP1_2_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7">COMP1_2_3_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06969">6969</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae0ab409238b0451723359ab9578e67c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0ab409238b0451723359ab9578e67c0">&#9670;&nbsp;</a></span>COMP1_2_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP1_2_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06956">6956</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae8fae51ab6ee3a571125c2fe06789dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8fae51ab6ee3a571125c2fe06789dd3">&#9670;&nbsp;</a></span>COMP2_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP2_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7">COMP1_2_3_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06968">6968</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga90c8ab69c3d3daf9a47f3a1939b9d357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c8ab69c3d3daf9a47f3a1939b9d357">&#9670;&nbsp;</a></span>COMP2_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP2_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06955">6955</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga363728d6d507d04b60c7b8e8efbb5a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga363728d6d507d04b60c7b8e8efbb5a34">&#9670;&nbsp;</a></span>COMP4_6_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP4_6_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga14fb16f687236c66ba6e6263ba776135">COMP4_5_6_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06970">6970</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae979ec67de5598212427551fa0e43ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae979ec67de5598212427551fa0e43ebe">&#9670;&nbsp;</a></span>COMP4_6_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP4_6_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b">COMP4_5_6_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06957">6957</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab9669f64f179840f97f9ecc71e8a15ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9669f64f179840f97f9ecc71e8a15ea">&#9670;&nbsp;</a></span>COMP_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga5f844a361c94396f89bed2dae498e2f7">COMP1_2_3_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06967">6967</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaad3631233ea931b4ce287c228648c2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad3631233ea931b4ce287c228648c2c7">&#9670;&nbsp;</a></span>COMP_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06954">6954</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga656a447589e785594cbf2f45c835ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656a447589e785594cbf2f45c835ad7e">&#9670;&nbsp;</a></span>CRC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00990">990</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga656a447589e785594cbf2f45c835ad7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656a447589e785594cbf2f45c835ad7e">&#9670;&nbsp;</a></span>CRC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01015">1015</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga019f3ad3b3212e56b45984efd8b8efef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga019f3ad3b3212e56b45984efd8b8efef">&#9670;&nbsp;</a></span>CRYP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRYP_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01013">1013</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad18d0b914c7f68cecbee1a2d23a67d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18d0b914c7f68cecbee1a2d23a67d38">&#9670;&nbsp;</a></span>DAC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB2 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00961">961</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad18d0b914c7f68cecbee1a2d23a67d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18d0b914c7f68cecbee1a2d23a67d38">&#9670;&nbsp;</a></span>DAC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>APB2 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00986">986</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga4adaf4fd82ccc3a538f1f27a70cdbbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adaf4fd82ccc3a538f1f27a70cdbbef">&#9670;&nbsp;</a></span>DBGMCU_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_BASE&#160;&#160;&#160;((uint32_t )0xE0042000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01025">1025</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4adaf4fd82ccc3a538f1f27a70cdbbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4adaf4fd82ccc3a538f1f27a70cdbbef">&#9670;&nbsp;</a></span>DBGMCU_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU_BASE&#160;&#160;&#160;((uint32_t )0xE0042000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01053">1053</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga55b794507e021135486de57129a2505c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b794507e021135486de57129a2505c">&#9670;&nbsp;</a></span>DCMI_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x50000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01043">1043</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&nbsp;</a></span>DMA1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00993">993</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&nbsp;</a></span>DMA1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01018">1018</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga0d3c52aa35dcc68f78b704dfde57ba95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3c52aa35dcc68f78b704dfde57ba95">&#9670;&nbsp;</a></span>DMA1_Stream0_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream0_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00994">994</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga0d3c52aa35dcc68f78b704dfde57ba95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3c52aa35dcc68f78b704dfde57ba95">&#9670;&nbsp;</a></span>DMA1_Stream0_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream0_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01019">1019</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5b4152cef577e37eccc9311d8bdbf3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4152cef577e37eccc9311d8bdbf3c2">&#9670;&nbsp;</a></span>DMA1_Stream1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00995">995</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5b4152cef577e37eccc9311d8bdbf3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4152cef577e37eccc9311d8bdbf3c2">&#9670;&nbsp;</a></span>DMA1_Stream1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01020">1020</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga48a551ee91d3f07dd74347fdb35c703d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a551ee91d3f07dd74347fdb35c703d">&#9670;&nbsp;</a></span>DMA1_Stream2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00996">996</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga48a551ee91d3f07dd74347fdb35c703d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a551ee91d3f07dd74347fdb35c703d">&#9670;&nbsp;</a></span>DMA1_Stream2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01021">1021</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac51deb54ff7cfe1290dfcf517ae67127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51deb54ff7cfe1290dfcf517ae67127">&#9670;&nbsp;</a></span>DMA1_Stream3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00997">997</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac51deb54ff7cfe1290dfcf517ae67127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51deb54ff7cfe1290dfcf517ae67127">&#9670;&nbsp;</a></span>DMA1_Stream3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01022">1022</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga757a3c0d866c0fe68c6176156065a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga757a3c0d866c0fe68c6176156065a26b">&#9670;&nbsp;</a></span>DMA1_Stream4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x070)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00998">998</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga757a3c0d866c0fe68c6176156065a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga757a3c0d866c0fe68c6176156065a26b">&#9670;&nbsp;</a></span>DMA1_Stream4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x070)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01023">1023</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga0ded7bed8969fe2e2d616e7f90eb7654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ded7bed8969fe2e2d616e7f90eb7654">&#9670;&nbsp;</a></span>DMA1_Stream5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00999">999</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga0ded7bed8969fe2e2d616e7f90eb7654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ded7bed8969fe2e2d616e7f90eb7654">&#9670;&nbsp;</a></span>DMA1_Stream5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01024">1024</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga58998ddc40adb6361704d6c9dad08125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58998ddc40adb6361704d6c9dad08125">&#9670;&nbsp;</a></span>DMA1_Stream6_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01000">1000</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga58998ddc40adb6361704d6c9dad08125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58998ddc40adb6361704d6c9dad08125">&#9670;&nbsp;</a></span>DMA1_Stream6_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01025">1025</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga82186dd6d3f60995d428b34c041919d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82186dd6d3f60995d428b34c041919d7">&#9670;&nbsp;</a></span>DMA1_Stream7_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0B8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01001">1001</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga82186dd6d3f60995d428b34c041919d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82186dd6d3f60995d428b34c041919d7">&#9670;&nbsp;</a></span>DMA1_Stream7_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0B8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01026">1026</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gab72a9ae145053ee13d1d491fb5c1df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72a9ae145053ee13d1d491fb5c1df64">&#9670;&nbsp;</a></span>DMA2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01002">1002</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab72a9ae145053ee13d1d491fb5c1df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72a9ae145053ee13d1d491fb5c1df64">&#9670;&nbsp;</a></span>DMA2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x6400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01027">1027</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac4c67b24726ba6b94d03adb351bcec4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c67b24726ba6b94d03adb351bcec4d">&#9670;&nbsp;</a></span>DMA2_Stream0_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream0_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01003">1003</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac4c67b24726ba6b94d03adb351bcec4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c67b24726ba6b94d03adb351bcec4d">&#9670;&nbsp;</a></span>DMA2_Stream0_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream0_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x010)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01028">1028</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga35512bdc3f5e9df4557c2fbe7935d0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35512bdc3f5e9df4557c2fbe7935d0b1">&#9670;&nbsp;</a></span>DMA2_Stream1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01004">1004</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga35512bdc3f5e9df4557c2fbe7935d0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35512bdc3f5e9df4557c2fbe7935d0b1">&#9670;&nbsp;</a></span>DMA2_Stream1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x028)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01029">1029</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaed33a06f08188466f2ede06160984e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed33a06f08188466f2ede06160984e9a">&#9670;&nbsp;</a></span>DMA2_Stream2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01005">1005</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaed33a06f08188466f2ede06160984e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed33a06f08188466f2ede06160984e9a">&#9670;&nbsp;</a></span>DMA2_Stream2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x040)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01030">1030</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf3a9480e08c6ae94f4482e0cdaebdd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a9480e08c6ae94f4482e0cdaebdd17">&#9670;&nbsp;</a></span>DMA2_Stream3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01006">1006</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf3a9480e08c6ae94f4482e0cdaebdd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a9480e08c6ae94f4482e0cdaebdd17">&#9670;&nbsp;</a></span>DMA2_Stream3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01031">1031</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad1e67740e6301233473f64638145dd1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e67740e6301233473f64638145dd1f">&#9670;&nbsp;</a></span>DMA2_Stream4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x070)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01007">1007</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad1e67740e6301233473f64638145dd1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e67740e6301233473f64638145dd1f">&#9670;&nbsp;</a></span>DMA2_Stream4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x070)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01032">1032</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaed1460fdc407b6decfbffccb0260d0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1460fdc407b6decfbffccb0260d0af">&#9670;&nbsp;</a></span>DMA2_Stream5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01008">1008</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaed1460fdc407b6decfbffccb0260d0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1460fdc407b6decfbffccb0260d0af">&#9670;&nbsp;</a></span>DMA2_Stream5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x088)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01033">1033</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5e81174c96fd204fa7c82c815e85c8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e81174c96fd204fa7c82c815e85c8e6">&#9670;&nbsp;</a></span>DMA2_Stream6_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01009">1009</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5e81174c96fd204fa7c82c815e85c8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e81174c96fd204fa7c82c815e85c8e6">&#9670;&nbsp;</a></span>DMA2_Stream6_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01034">1034</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa9faa708ad2440d24eb1064cba9bb06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9faa708ad2440d24eb1064cba9bb06d">&#9670;&nbsp;</a></span>DMA2_Stream7_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0B8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01010">1010</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa9faa708ad2440d24eb1064cba9bb06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9faa708ad2440d24eb1064cba9bb06d">&#9670;&nbsp;</a></span>DMA2_Stream7_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a> + 0x0B8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01035">1035</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad965a7b1106ece575ed3da10c45c65cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad965a7b1106ece575ed3da10c45c65cc">&#9670;&nbsp;</a></span>ETH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01036">1036</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gace2114e1b37c1ba88d60f3e831b67e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace2114e1b37c1ba88d60f3e831b67e93">&#9670;&nbsp;</a></span>ETH_DMA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_DMA_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB2 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01040">1040</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3cf7005808feb61bff1fee01e50a711a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cf7005808feb61bff1fee01e50a711a">&#9670;&nbsp;</a></span>ETH_MAC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_MAC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01037">1037</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga4946f2b3b03f7998343ac1778fbcf725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4946f2b3b03f7998343ac1778fbcf725">&#9670;&nbsp;</a></span>ETH_MMC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_MMC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x0100)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01038">1038</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa0f60b922aeb7275c785cbaa8f94ecf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f60b922aeb7275c785cbaa8f94ecf0">&#9670;&nbsp;</a></span>ETH_PTP_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH_PTP_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x0700)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01039">1039</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga87371508b3bcdcd98cd1ec629be29061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87371508b3bcdcd98cd1ec629be29061">&#9670;&nbsp;</a></span>EXTI_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00975">975</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga87371508b3bcdcd98cd1ec629be29061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87371508b3bcdcd98cd1ec629be29061">&#9670;&nbsp;</a></span>EXTI_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01000">1000</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral_memory_map. </p>
<p><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH(up to 1 MB)</a> base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00906">906</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga23a9099a5f8fc9c6e253c0eecb2be8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a9099a5f8fc9c6e253c0eecb2be8db">&#9670;&nbsp;</a></span>FLASH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_BASE&#160;&#160;&#160;((uint32_t)0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral_memory_map. </p>
<p><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH(up to 1 MB)</a> base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00931">931</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8be554f354e5aa65370f6db63d4f3ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be554f354e5aa65370f6db63d4f3ee4">&#9670;&nbsp;</a></span>FLASH_END <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_END&#160;&#160;&#160;((uint32_t)0x080FFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH end address </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00920">920</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8be554f354e5aa65370f6db63d4f3ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8be554f354e5aa65370f6db63d4f3ee4">&#9670;&nbsp;</a></span>FLASH_END <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_END&#160;&#160;&#160;((uint32_t)0x080FFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASH end address </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00945">945</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8e21f4845015730c5731763169ec0e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e21f4845015730c5731763169ec0e9b">&#9670;&nbsp;</a></span>FLASH_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_R_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00992">992</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8e21f4845015730c5731763169ec0e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e21f4845015730c5731763169ec0e9b">&#9670;&nbsp;</a></span>FLASH_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_R_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01017">1017</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad196fe6f5e4041b201d14f43508c06d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad196fe6f5e4041b201d14f43508c06d2">&#9670;&nbsp;</a></span>FSMC_Bank1_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01019">1019</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad196fe6f5e4041b201d14f43508c06d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad196fe6f5e4041b201d14f43508c06d2">&#9670;&nbsp;</a></span>FSMC_Bank1_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01047">1047</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaea182589c84aee30b7f735474d8774e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea182589c84aee30b7f735474d8774e2">&#9670;&nbsp;</a></span>FSMC_Bank1E_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1E_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01020">1020</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaea182589c84aee30b7f735474d8774e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea182589c84aee30b7f735474d8774e2">&#9670;&nbsp;</a></span>FSMC_Bank1E_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1E_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0104)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01048">1048</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga851707a200f63e03c336073706fdce1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851707a200f63e03c336073706fdce1d">&#9670;&nbsp;</a></span>FSMC_Bank2_3_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank2_3_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01021">1021</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga851707a200f63e03c336073706fdce1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851707a200f63e03c336073706fdce1d">&#9670;&nbsp;</a></span>FSMC_Bank2_3_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank2_3_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x0060)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01049">1049</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf9e5417133160b0bdd0498d982acec19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e5417133160b0bdd0498d982acec19">&#9670;&nbsp;</a></span>FSMC_Bank4_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank4_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x00A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01022">1022</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf9e5417133160b0bdd0498d982acec19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e5417133160b0bdd0498d982acec19">&#9670;&nbsp;</a></span>FSMC_Bank4_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank4_R_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed">FSMC_R_BASE</a> + 0x00A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01050">1050</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaddf0e199dccba83272b20c9fb4d3aaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf0e199dccba83272b20c9fb4d3aaed">&#9670;&nbsp;</a></span>FSMC_R_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_R_BASE&#160;&#160;&#160;((uint32_t)0xA0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00913">913</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaddf0e199dccba83272b20c9fb4d3aaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddf0e199dccba83272b20c9fb4d3aaed">&#9670;&nbsp;</a></span>FSMC_R_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_R_BASE&#160;&#160;&#160;((uint32_t)0xA0000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00938">938</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7723846cc5db8e43a44d78cf21f6efa">&#9670;&nbsp;</a></span>GPIOA_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00981">981</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7723846cc5db8e43a44d78cf21f6efa">&#9670;&nbsp;</a></span>GPIOA_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01006">1006</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac944a89eb789000ece920c0f89cb6a68">&#9670;&nbsp;</a></span>GPIOB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00982">982</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac944a89eb789000ece920c0f89cb6a68">&#9670;&nbsp;</a></span>GPIOB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01007">1007</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f267dc35338eef219544c51f1e6b3f">&#9670;&nbsp;</a></span>GPIOC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00983">983</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f267dc35338eef219544c51f1e6b3f">&#9670;&nbsp;</a></span>GPIOC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01008">1008</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a93ab27129f04064089616910c296ec">&#9670;&nbsp;</a></span>GPIOD_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00984">984</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a93ab27129f04064089616910c296ec">&#9670;&nbsp;</a></span>GPIOD_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01009">1009</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab487b1983d936c4fee3e9e88b95aad9d">&#9670;&nbsp;</a></span>GPIOE_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00985">985</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab487b1983d936c4fee3e9e88b95aad9d">&#9670;&nbsp;</a></span>GPIOE_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01010">1010</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga7f9a3f4223a1a784af464a114978d26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9a3f4223a1a784af464a114978d26e">&#9670;&nbsp;</a></span>GPIOF_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00986">986</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga7f9a3f4223a1a784af464a114978d26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9a3f4223a1a784af464a114978d26e">&#9670;&nbsp;</a></span>GPIOF_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01011">1011</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5d8ca4020f2e8c00bde974e8e7c13cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8ca4020f2e8c00bde974e8e7c13cfe">&#9670;&nbsp;</a></span>GPIOG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00987">987</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5d8ca4020f2e8c00bde974e8e7c13cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d8ca4020f2e8c00bde974e8e7c13cfe">&#9670;&nbsp;</a></span>GPIOG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01012">1012</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaee4716389f3a1c727495375b76645608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4716389f3a1c727495375b76645608">&#9670;&nbsp;</a></span>GPIOH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00988">988</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaee4716389f3a1c727495375b76645608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee4716389f3a1c727495375b76645608">&#9670;&nbsp;</a></span>GPIOH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x1C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01013">1013</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga50acf918c2e1c4597d5ccfe25eb3ad3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50acf918c2e1c4597d5ccfe25eb3ad3d">&#9670;&nbsp;</a></span>GPIOI_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOI_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00989">989</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga50acf918c2e1c4597d5ccfe25eb3ad3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50acf918c2e1c4597d5ccfe25eb3ad3d">&#9670;&nbsp;</a></span>GPIOI_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOI_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01014">1014</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga398d121ca28c3f0f90a140b62184e242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga398d121ca28c3f0f90a140b62184e242">&#9670;&nbsp;</a></span>HASH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HASH_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01014">1014</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga41efdf0e6db11dad3003d01882ee8bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41efdf0e6db11dad3003d01882ee8bcb">&#9670;&nbsp;</a></span>HASH_DIGEST_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HASH_DIGEST_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60710)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01015">1015</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gacd72dbffb1738ca87c838545c4eb85a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd72dbffb1738ca87c838545c4eb85a3">&#9670;&nbsp;</a></span>I2C1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00955">955</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gacd72dbffb1738ca87c838545c4eb85a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd72dbffb1738ca87c838545c4eb85a3">&#9670;&nbsp;</a></span>I2C1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00980">980</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga04bda70f25c795fb79f163b633ad4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bda70f25c795fb79f163b633ad4a5d">&#9670;&nbsp;</a></span>I2C2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00956">956</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga04bda70f25c795fb79f163b633ad4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bda70f25c795fb79f163b633ad4a5d">&#9670;&nbsp;</a></span>I2C2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00981">981</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga4e8b9198748235a1729e1e8f8f24983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8b9198748235a1729e1e8f8f24983b">&#9670;&nbsp;</a></span>I2C3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00957">957</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4e8b9198748235a1729e1e8f8f24983b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8b9198748235a1729e1e8f8f24983b">&#9670;&nbsp;</a></span>I2C3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00982">982</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa5f7b241ed5b756decd835300c9e7bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5f7b241ed5b756decd835300c9e7bc9">&#9670;&nbsp;</a></span>I2S2ext_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2ext_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00947">947</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa5f7b241ed5b756decd835300c9e7bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5f7b241ed5b756decd835300c9e7bc9">&#9670;&nbsp;</a></span>I2S2ext_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2ext_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00972">972</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga89b61d6e6b09e94f3fccb7bef34e0263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b61d6e6b09e94f3fccb7bef34e0263">&#9670;&nbsp;</a></span>I2S3ext_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3ext_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00950">950</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga89b61d6e6b09e94f3fccb7bef34e0263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b61d6e6b09e94f3fccb7bef34e0263">&#9670;&nbsp;</a></span>I2S3ext_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3ext_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00975">975</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8543ee4997296af5536b007cd4748f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8543ee4997296af5536b007cd4748f55">&#9670;&nbsp;</a></span>IWDG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00946">946</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8543ee4997296af5536b007cd4748f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8543ee4997296af5536b007cd4748f55">&#9670;&nbsp;</a></span>IWDG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00971">971</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00911">911</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9171f49478fa86d932f89e78e73b88b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9171f49478fa86d932f89e78e73b88b0">&#9670;&nbsp;</a></span>PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BASE&#160;&#160;&#160;((uint32_t)0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00936">936</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaed7efc100877000845c236ccdc9e144a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7efc100877000845c236ccdc9e144a">&#9670;&nbsp;</a></span>PERIPH_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BB_BASE&#160;&#160;&#160;((uint32_t)0x42000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00918">918</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaed7efc100877000845c236ccdc9e144a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7efc100877000845c236ccdc9e144a">&#9670;&nbsp;</a></span>PERIPH_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PERIPH_BB_BASE&#160;&#160;&#160;((uint32_t)0x42000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00943">943</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac691ec23dace8b7a649a25acb110217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac691ec23dace8b7a649a25acb110217a">&#9670;&nbsp;</a></span>PWR_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00960">960</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac691ec23dace8b7a649a25acb110217a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac691ec23dace8b7a649a25acb110217a">&#9670;&nbsp;</a></span>PWR_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x7000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00985">985</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga0e681b03f364532055d88f63fec0d99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e681b03f364532055d88f63fec0d99d">&#9670;&nbsp;</a></span>RCC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00991">991</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga0e681b03f364532055d88f63fec0d99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e681b03f364532055d88f63fec0d99d">&#9670;&nbsp;</a></span>RCC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01016">1016</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gab92662976cfe62457141e5b4f83d541c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab92662976cfe62457141e5b4f83d541c">&#9670;&nbsp;</a></span>RNG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC Bankx registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01016">1016</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab92662976cfe62457141e5b4f83d541c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab92662976cfe62457141e5b4f83d541c">&#9670;&nbsp;</a></span>RNG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG_BASE&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x60800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FSMC Bankx registers base address </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01044">1044</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga4265e665d56225412e57a61d87417022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4265e665d56225412e57a61d87417022">&#9670;&nbsp;</a></span>RTC_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00944">944</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4265e665d56225412e57a61d87417022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4265e665d56225412e57a61d87417022">&#9670;&nbsp;</a></span>RTC_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00969">969</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga95dd0abbc6767893b4b02935fa846f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95dd0abbc6767893b4b02935fa846f52">&#9670;&nbsp;</a></span>SDIO_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00972">972</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga95dd0abbc6767893b4b02935fa846f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95dd0abbc6767893b4b02935fa846f52">&#9670;&nbsp;</a></span>SDIO_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x2C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00997">997</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00973">973</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga50cd8b47929f18b05efbd0f41253bf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cd8b47929f18b05efbd0f41253bf8d">&#9670;&nbsp;</a></span>SPI1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00998">998</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00948">948</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac3e357b4c25106ed375fb1affab6bb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e357b4c25106ed375fb1affab6bb86">&#9670;&nbsp;</a></span>SPI2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00973">973</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gae634fe8faa6922690e90fbec2fc86162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae634fe8faa6922690e90fbec2fc86162">&#9670;&nbsp;</a></span>SPI3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00949">949</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gae634fe8faa6922690e90fbec2fc86162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae634fe8faa6922690e90fbec2fc86162">&#9670;&nbsp;</a></span>SPI3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x3C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00974">974</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga7d0fbfb8894012dbbb96754b95e562cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0fbfb8894012dbbb96754b95e562cd">&#9670;&nbsp;</a></span>SRAM1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM1_BASE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM1(112 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00908">908</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga7d0fbfb8894012dbbb96754b95e562cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d0fbfb8894012dbbb96754b95e562cd">&#9670;&nbsp;</a></span>SRAM1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM1_BASE&#160;&#160;&#160;((uint32_t)0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM1(112 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00933">933</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac4c4f61082e4b168f29d9cf97dc3ca5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c4f61082e4b168f29d9cf97dc3ca5c">&#9670;&nbsp;</a></span>SRAM1_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM1_BB_BASE&#160;&#160;&#160;((uint32_t)0x22000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM1(112 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00915">915</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac4c4f61082e4b168f29d9cf97dc3ca5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c4f61082e4b168f29d9cf97dc3ca5c">&#9670;&nbsp;</a></span>SRAM1_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM1_BB_BASE&#160;&#160;&#160;((uint32_t)0x22000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM1(112 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00940">940</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gadbb42a3d0a8a90a79d2146e4014241b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb42a3d0a8a90a79d2146e4014241b1">&#9670;&nbsp;</a></span>SRAM2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM2_BASE&#160;&#160;&#160;((uint32_t)0x2001C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2(16 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00909">909</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gadbb42a3d0a8a90a79d2146e4014241b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbb42a3d0a8a90a79d2146e4014241b1">&#9670;&nbsp;</a></span>SRAM2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM2_BASE&#160;&#160;&#160;((uint32_t)0x2001C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2(16 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00934">934</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac33cb6edadf184ab9860d77089503922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33cb6edadf184ab9860d77089503922">&#9670;&nbsp;</a></span>SRAM2_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM2_BB_BASE&#160;&#160;&#160;((uint32_t)0x2201C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2(16 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00916">916</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac33cb6edadf184ab9860d77089503922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac33cb6edadf184ab9860d77089503922">&#9670;&nbsp;</a></span>SRAM2_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM2_BB_BASE&#160;&#160;&#160;((uint32_t)0x2201C000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM2(16 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00941">941</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gadb41012a2428a526d7ee5ff0f61d2344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb41012a2428a526d7ee5ff0f61d2344">&#9670;&nbsp;</a></span>SRAM3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM3_BASE&#160;&#160;&#160;((uint32_t)0x20020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM3(64 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00910">910</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gadb41012a2428a526d7ee5ff0f61d2344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb41012a2428a526d7ee5ff0f61d2344">&#9670;&nbsp;</a></span>SRAM3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM3_BASE&#160;&#160;&#160;((uint32_t)0x20020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM3(64 KB) base address in the alias region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00935">935</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaebfa4db60f9ac39c7c7f3fed98090410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfa4db60f9ac39c7c7f3fed98090410">&#9670;&nbsp;</a></span>SRAM3_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM3_BB_BASE&#160;&#160;&#160;((uint32_t)0x22020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM3(64 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00917">917</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaebfa4db60f9ac39c7c7f3fed98090410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebfa4db60f9ac39c7c7f3fed98090410">&#9670;&nbsp;</a></span>SRAM3_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM3_BB_BASE&#160;&#160;&#160;((uint32_t)0x22020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAM3(64 KB) base address in the bit-band region </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00942">942</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga05e8f3d2e5868754a7cd88614955aecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e8f3d2e5868754a7cd88614955aecc">&#9670;&nbsp;</a></span>SRAM_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00924">924</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga05e8f3d2e5868754a7cd88614955aecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e8f3d2e5868754a7cd88614955aecc">&#9670;&nbsp;</a></span>SRAM_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00949">949</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad3548b6e2f017f39d399358f3ac98454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3548b6e2f017f39d399358f3ac98454">&#9670;&nbsp;</a></span>SRAM_BB_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BB_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral memory map </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00925">925</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad3548b6e2f017f39d399358f3ac98454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3548b6e2f017f39d399358f3ac98454">&#9670;&nbsp;</a></span>SRAM_BB_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SRAM_BB_BASE&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral memory map </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00950">950</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga62246020bf3b34b6a4d8d0e84ec79d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62246020bf3b34b6a4d8d0e84ec79d3d">&#9670;&nbsp;</a></span>SYSCFG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00974">974</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga62246020bf3b34b6a4d8d0e84ec79d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62246020bf3b34b6a4d8d0e84ec79d3d">&#9670;&nbsp;</a></span>SYSCFG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x3800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00999">999</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3eff32f3801db31fb4b61d5618cad54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eff32f3801db31fb4b61d5618cad54a">&#9670;&nbsp;</a></span>TIM10_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00977">977</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3eff32f3801db31fb4b61d5618cad54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eff32f3801db31fb4b61d5618cad54a">&#9670;&nbsp;</a></span>TIM10_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01002">1002</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3a4a06bb84c703084f0509e105ffaf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4a06bb84c703084f0509e105ffaf1d">&#9670;&nbsp;</a></span>TIM11_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB1 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00978">978</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3a4a06bb84c703084f0509e105ffaf1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4a06bb84c703084f0509e105ffaf1d">&#9670;&nbsp;</a></span>TIM11_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AHB1 peripherals </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01003">1003</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga33dea32fadbaecea161c2ef7927992fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33dea32fadbaecea161c2ef7927992fd">&#9670;&nbsp;</a></span>TIM12_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM12_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00941">941</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga33dea32fadbaecea161c2ef7927992fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33dea32fadbaecea161c2ef7927992fd">&#9670;&nbsp;</a></span>TIM12_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM12_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00966">966</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad20f79948e9359125a40bbf6ed063590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20f79948e9359125a40bbf6ed063590">&#9670;&nbsp;</a></span>TIM13_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM13_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00942">942</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad20f79948e9359125a40bbf6ed063590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20f79948e9359125a40bbf6ed063590">&#9670;&nbsp;</a></span>TIM13_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM13_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00967">967</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga862855347d6e1d92730dfe17ee8e90b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga862855347d6e1d92730dfe17ee8e90b8">&#9670;&nbsp;</a></span>TIM14_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00943">943</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga862855347d6e1d92730dfe17ee8e90b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga862855347d6e1d92730dfe17ee8e90b8">&#9670;&nbsp;</a></span>TIM14_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00968">968</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gae3d0c676be84f49288a1167f5a0d088d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d0c676be84f49288a1167f5a0d088d">&#9670;&nbsp;</a></span>TIM15_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM15_IRQHandler&#160;&#160;&#160;<a class="el" href="group__stm32f103xe.html#gac00abc7e88d4df1985f4431d1b7829ff">TIM1_BRK_TIM15_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06964">6964</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga74d7e816fe0c9401728712508192935c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74d7e816fe0c9401728712508192935c">&#9670;&nbsp;</a></span>TIM15_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM15_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06951">6951</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga45f0f4d0176ba35f1d47eb1bd18ba80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45f0f4d0176ba35f1d47eb1bd18ba80e">&#9670;&nbsp;</a></span>TIM16_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM16_IRQHandler&#160;&#160;&#160;<a class="el" href="group__stm32f103xe.html#ga67ca3d710fcd583880327b0f1e2952ce">TIM1_UP_TIM16_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06965">6965</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga968180d2a84c23611511b405fac55dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga968180d2a84c23611511b405fac55dd7">&#9670;&nbsp;</a></span>TIM16_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM16_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06952">6952</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaecd398236de7305b79e157c09ac838c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd398236de7305b79e157c09ac838c3">&#9670;&nbsp;</a></span>TIM17_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM17_IRQHandler&#160;&#160;&#160;<a class="el" href="group__stm32f103xe.html#ga4ca7d0c2085736b897d6e9dcd1be57b5">TIM1_TRG_COM_TIM17_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06966">6966</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga79bd721fc58fce2c58565ec90940b76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79bd721fc58fce2c58565ec90940b76a">&#9670;&nbsp;</a></span>TIM17_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM17_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06953">6953</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf8aa324ca5011b8173ab16585ed7324a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8aa324ca5011b8173ab16585ed7324a">&#9670;&nbsp;</a></span>TIM1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00964">964</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf8aa324ca5011b8173ab16585ed7324a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8aa324ca5011b8173ab16585ed7324a">&#9670;&nbsp;</a></span>TIM1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00989">989</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga00d0fe6ad532ab32f0f81cafca8d3aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0fe6ad532ab32f0f81cafca8d3aa5">&#9670;&nbsp;</a></span>TIM2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00935">935</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga00d0fe6ad532ab32f0f81cafca8d3aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00d0fe6ad532ab32f0f81cafca8d3aa5">&#9670;&nbsp;</a></span>TIM2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00960">960</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf0c34a518f87e1e505cd2332e989564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c34a518f87e1e505cd2332e989564a">&#9670;&nbsp;</a></span>TIM3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00936">936</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf0c34a518f87e1e505cd2332e989564a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0c34a518f87e1e505cd2332e989564a">&#9670;&nbsp;</a></span>TIM3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00961">961</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga56e2d44b0002f316527b8913866a370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e2d44b0002f316527b8913866a370d">&#9670;&nbsp;</a></span>TIM4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00937">937</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga56e2d44b0002f316527b8913866a370d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e2d44b0002f316527b8913866a370d">&#9670;&nbsp;</a></span>TIM4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00962">962</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3e1671477190d065ba7c944558336d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e1671477190d065ba7c944558336d7e">&#9670;&nbsp;</a></span>TIM5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00938">938</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3e1671477190d065ba7c944558336d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e1671477190d065ba7c944558336d7e">&#9670;&nbsp;</a></span>TIM5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x0C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00963">963</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8268ec947929f192559f28c6bf7d1eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8268ec947929f192559f28c6bf7d1eac">&#9670;&nbsp;</a></span>TIM6_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00939">939</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8268ec947929f192559f28c6bf7d1eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8268ec947929f192559f28c6bf7d1eac">&#9670;&nbsp;</a></span>TIM6_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00964">964</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf01cacdaff1bf5f2bfff2e48072a9b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf01cacdaff1bf5f2bfff2e48072a9b1f">&#9670;&nbsp;</a></span>TIM6_DAC1_IRQHandler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_DAC1_IRQHandler&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga7d58a944f63161f2152026eedc430848">TIM6_DAC_IRQHandler</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06971">6971</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga60b5d8f0bc8572af96aa7db97dde3bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60b5d8f0bc8572af96aa7db97dde3bea">&#9670;&nbsp;</a></span>TIM6_DAC1_IRQn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6_DAC1_IRQn&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l06958">6958</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga0ebf54364c6a2be6eb19ded6b18b6387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebf54364c6a2be6eb19ded6b18b6387">&#9670;&nbsp;</a></span>TIM7_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00940">940</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga0ebf54364c6a2be6eb19ded6b18b6387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ebf54364c6a2be6eb19ded6b18b6387">&#9670;&nbsp;</a></span>TIM7_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00965">965</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5b72f698b7a048a6f9fcfe2efe5bc1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b72f698b7a048a6f9fcfe2efe5bc1db">&#9670;&nbsp;</a></span>TIM8_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM8_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00965">965</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5b72f698b7a048a6f9fcfe2efe5bc1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b72f698b7a048a6f9fcfe2efe5bc1db">&#9670;&nbsp;</a></span>TIM8_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM8_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00990">990</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga92ae902be7902560939223dd765ece08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ae902be7902560939223dd765ece08">&#9670;&nbsp;</a></span>TIM9_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00976">976</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga92ae902be7902560939223dd765ece08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ae902be7902560939223dd765ece08">&#9670;&nbsp;</a></span>TIM9_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x4000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01001">1001</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00953">953</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga94d92270bf587ccdc3a37a5bb5d20467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d92270bf587ccdc3a37a5bb5d20467">&#9670;&nbsp;</a></span>UART4_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00978">978</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00954">954</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa155689c0e206e6994951dc3cf31052a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa155689c0e206e6994951dc3cf31052a">&#9670;&nbsp;</a></span>UART5_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x5000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00979">979</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga86162ab3f740db9026c1320d46938b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86162ab3f740db9026c1320d46938b4d">&#9670;&nbsp;</a></span>USART1_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00966">966</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga86162ab3f740db9026c1320d46938b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86162ab3f740db9026c1320d46938b4d">&#9670;&nbsp;</a></span>USART1_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00991">991</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gade83162a04bca0b15b39018a8e8ec090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade83162a04bca0b15b39018a8e8ec090">&#9670;&nbsp;</a></span>USART2_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00951">951</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gade83162a04bca0b15b39018a8e8ec090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade83162a04bca0b15b39018a8e8ec090">&#9670;&nbsp;</a></span>USART2_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00976">976</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gabe0d6539ac0026d598274ee7f45b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0d6539ac0026d598274ee7f45b0251">&#9670;&nbsp;</a></span>USART3_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00952">952</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gabe0d6539ac0026d598274ee7f45b0251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe0d6539ac0026d598274ee7f45b0251">&#9670;&nbsp;</a></span>USART3_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x4800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00977">977</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gade4d3907fd0387ee832f426f52d568bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4d3907fd0387ee832f426f52d568bb">&#9670;&nbsp;</a></span>USART6_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00967">967</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gade4d3907fd0387ee832f426f52d568bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade4d3907fd0387ee832f426f52d568bb">&#9670;&nbsp;</a></span>USART6_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</a> + 0x1400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00992">992</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga4d74a337597a77b1fca978202b519a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d74a337597a77b1fca978202b519a18">&#9670;&nbsp;</a></span>USB_OTG_DEVICE_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_DEVICE_BASE&#160;&#160;&#160;((uint32_t )0x800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01032">1032</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4d74a337597a77b1fca978202b519a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d74a337597a77b1fca978202b519a18">&#9670;&nbsp;</a></span>USB_OTG_DEVICE_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_DEVICE_BASE&#160;&#160;&#160;((uint32_t )0x800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01060">1060</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga6fdb7429ad88e2d69440d6ecc4f4199e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdb7429ad88e2d69440d6ecc4f4199e">&#9670;&nbsp;</a></span>USB_OTG_EP_REG_SIZE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_EP_REG_SIZE&#160;&#160;&#160;((uint32_t )0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01035">1035</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga6fdb7429ad88e2d69440d6ecc4f4199e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fdb7429ad88e2d69440d6ecc4f4199e">&#9670;&nbsp;</a></span>USB_OTG_EP_REG_SIZE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_EP_REG_SIZE&#160;&#160;&#160;((uint32_t )0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01063">1063</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gace340350802904868673f0e839c4fa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace340350802904868673f0e839c4fa04">&#9670;&nbsp;</a></span>USB_OTG_FIFO_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FIFO_BASE&#160;&#160;&#160;((uint32_t )0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01041">1041</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gace340350802904868673f0e839c4fa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace340350802904868673f0e839c4fa04">&#9670;&nbsp;</a></span>USB_OTG_FIFO_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FIFO_BASE&#160;&#160;&#160;((uint32_t )0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01069">1069</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8781c4b2406c740d9fe540737a6a0188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8781c4b2406c740d9fe540737a6a0188">&#9670;&nbsp;</a></span>USB_OTG_FIFO_SIZE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FIFO_SIZE&#160;&#160;&#160;((uint32_t )0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01042">1042</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8781c4b2406c740d9fe540737a6a0188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8781c4b2406c740d9fe540737a6a0188">&#9670;&nbsp;</a></span>USB_OTG_FIFO_SIZE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FIFO_SIZE&#160;&#160;&#160;((uint32_t )0x1000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01070">1070</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa86d4c80849a74938924e73937b904e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86d4c80849a74938924e73937b904e7">&#9670;&nbsp;</a></span>USB_OTG_FS_PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FS_PERIPH_BASE&#160;&#160;&#160;((uint32_t )0x50000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01029">1029</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa86d4c80849a74938924e73937b904e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86d4c80849a74938924e73937b904e7">&#9670;&nbsp;</a></span>USB_OTG_FS_PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FS_PERIPH_BASE&#160;&#160;&#160;((uint32_t )0x50000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01057">1057</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga044aa4388e72d9d47a03f387fb8926fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga044aa4388e72d9d47a03f387fb8926fb">&#9670;&nbsp;</a></span>USB_OTG_GLOBAL_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_GLOBAL_BASE&#160;&#160;&#160;((uint32_t )0x000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01031">1031</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga044aa4388e72d9d47a03f387fb8926fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga044aa4388e72d9d47a03f387fb8926fb">&#9670;&nbsp;</a></span>USB_OTG_GLOBAL_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_GLOBAL_BASE&#160;&#160;&#160;((uint32_t )0x000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01059">1059</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3bb2dd6c82eefd8587b6146ba36ae071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bb2dd6c82eefd8587b6146ba36ae071">&#9670;&nbsp;</a></span>USB_OTG_HOST_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_BASE&#160;&#160;&#160;((uint32_t )0x400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01036">1036</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3bb2dd6c82eefd8587b6146ba36ae071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bb2dd6c82eefd8587b6146ba36ae071">&#9670;&nbsp;</a></span>USB_OTG_HOST_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_BASE&#160;&#160;&#160;((uint32_t )0x400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01064">1064</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga942c8c5241b80fbcf638fea0fa18bebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942c8c5241b80fbcf638fea0fa18bebd">&#9670;&nbsp;</a></span>USB_OTG_HOST_CHANNEL_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_CHANNEL_BASE&#160;&#160;&#160;((uint32_t )0x500)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01038">1038</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga942c8c5241b80fbcf638fea0fa18bebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga942c8c5241b80fbcf638fea0fa18bebd">&#9670;&nbsp;</a></span>USB_OTG_HOST_CHANNEL_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_CHANNEL_BASE&#160;&#160;&#160;((uint32_t )0x500)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01066">1066</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga266cb1dbb50faf447f9c15d2ee93a522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266cb1dbb50faf447f9c15d2ee93a522">&#9670;&nbsp;</a></span>USB_OTG_HOST_CHANNEL_SIZE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_CHANNEL_SIZE&#160;&#160;&#160;((uint32_t )0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01039">1039</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga266cb1dbb50faf447f9c15d2ee93a522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266cb1dbb50faf447f9c15d2ee93a522">&#9670;&nbsp;</a></span>USB_OTG_HOST_CHANNEL_SIZE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_CHANNEL_SIZE&#160;&#160;&#160;((uint32_t )0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01067">1067</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga42f433cb79ca69f09972e690fda6737a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f433cb79ca69f09972e690fda6737a">&#9670;&nbsp;</a></span>USB_OTG_HOST_PORT_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_PORT_BASE&#160;&#160;&#160;((uint32_t )0x440)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01037">1037</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga42f433cb79ca69f09972e690fda6737a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f433cb79ca69f09972e690fda6737a">&#9670;&nbsp;</a></span>USB_OTG_HOST_PORT_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HOST_PORT_BASE&#160;&#160;&#160;((uint32_t )0x440)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01065">1065</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa405d2ebfd7e9394237b6639f16a5409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa405d2ebfd7e9394237b6639f16a5409">&#9670;&nbsp;</a></span>USB_OTG_HS_PERIPH_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HS_PERIPH_BASE&#160;&#160;&#160;((uint32_t )0x40040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01028">1028</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa405d2ebfd7e9394237b6639f16a5409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa405d2ebfd7e9394237b6639f16a5409">&#9670;&nbsp;</a></span>USB_OTG_HS_PERIPH_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HS_PERIPH_BASE&#160;&#160;&#160;((uint32_t )0x40040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01056">1056</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad8f69041452615aeb3948600e3882246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f69041452615aeb3948600e3882246">&#9670;&nbsp;</a></span>USB_OTG_IN_ENDPOINT_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_IN_ENDPOINT_BASE&#160;&#160;&#160;((uint32_t )0x900)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01033">1033</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad8f69041452615aeb3948600e3882246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f69041452615aeb3948600e3882246">&#9670;&nbsp;</a></span>USB_OTG_IN_ENDPOINT_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_IN_ENDPOINT_BASE&#160;&#160;&#160;((uint32_t )0x900)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01061">1061</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf0e972b8f028ecf44a652029efbd4642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e972b8f028ecf44a652029efbd4642">&#9670;&nbsp;</a></span>USB_OTG_OUT_ENDPOINT_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_OUT_ENDPOINT_BASE&#160;&#160;&#160;((uint32_t )0xB00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01034">1034</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf0e972b8f028ecf44a652029efbd4642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0e972b8f028ecf44a652029efbd4642">&#9670;&nbsp;</a></span>USB_OTG_OUT_ENDPOINT_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_OUT_ENDPOINT_BASE&#160;&#160;&#160;((uint32_t )0xB00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01062">1062</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa9766975aca084c257730879568bc7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9766975aca084c257730879568bc7cf">&#9670;&nbsp;</a></span>USB_OTG_PCGCCTL_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_PCGCCTL_BASE&#160;&#160;&#160;((uint32_t )0xE00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01040">1040</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa9766975aca084c257730879568bc7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9766975aca084c257730879568bc7cf">&#9670;&nbsp;</a></span>USB_OTG_PCGCCTL_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_PCGCCTL_BASE&#160;&#160;&#160;((uint32_t )0xE00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01068">1068</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9a5bf4728ab93dea5b569f5b972cbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5bf4728ab93dea5b569f5b972cbe62">&#9670;&nbsp;</a></span>WWDG_BASE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l00945">945</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9a5bf4728ab93dea5b569f5b972cbe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5bf4728ab93dea5b569f5b972cbe62">&#9670;&nbsp;</a></span>WWDG_BASE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_BASE&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</a> + 0x2C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00970">970</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:14 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
