<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='262' type='void llvm::initializeMachineDominatorTreePass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='62' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='629' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='80' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='65' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='146' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachineDominanceFrontier.cpp' l='27' macro='1' u='c'/>
<def f='llvm/llvm/lib/CodeGen/MachineDominators.cpp' l='38' macro='1' type='void llvm::initializeMachineDominatorTreePass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/CodeGen/MachineDominators.cpp' l='58' u='c' c='_ZN4llvm20MachineDominatorTreeC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='279' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='287' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachineLoopInfo.cpp' l='32' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='172' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegionInfo.cpp' l='132' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='187' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='443' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='147' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='137' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='571' macro='1' u='c'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='253' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp' l='128' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='800' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='1672' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='134' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='400' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='259' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='569' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='253' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1630' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='129' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='368' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='120' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp' l='106' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='124' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='483' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='198' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCTRLoops.cpp' l='103' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='730' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='388' macro='1' u='c'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.cpp' l='29' macro='1' u='c'/>
