#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028a1dec4290 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000028a1df79e60_0 .net "PC", 31 0, v0000028a1defc450_0;  1 drivers
v0000028a1df79f00_0 .var "clk", 0 0;
v0000028a1df78380_0 .net "clkout", 0 0, L_0000028a1df7aee0;  1 drivers
v0000028a1df78740_0 .net "cycles_consumed", 31 0, v0000028a1df76120_0;  1 drivers
v0000028a1df78880_0 .var "rst", 0 0;
S_0000028a1de640c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000028a1dec4290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000028a1dee5b20 .param/l "RType" 0 4 2, C4<000000>;
P_0000028a1dee5b58 .param/l "add" 0 4 5, C4<100000>;
P_0000028a1dee5b90 .param/l "addi" 0 4 8, C4<001000>;
P_0000028a1dee5bc8 .param/l "addu" 0 4 5, C4<100001>;
P_0000028a1dee5c00 .param/l "and_" 0 4 5, C4<100100>;
P_0000028a1dee5c38 .param/l "andi" 0 4 8, C4<001100>;
P_0000028a1dee5c70 .param/l "beq" 0 4 10, C4<000100>;
P_0000028a1dee5ca8 .param/l "bne" 0 4 10, C4<000101>;
P_0000028a1dee5ce0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000028a1dee5d18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028a1dee5d50 .param/l "j" 0 4 12, C4<000010>;
P_0000028a1dee5d88 .param/l "jal" 0 4 12, C4<000011>;
P_0000028a1dee5dc0 .param/l "jr" 0 4 6, C4<001000>;
P_0000028a1dee5df8 .param/l "lw" 0 4 8, C4<100011>;
P_0000028a1dee5e30 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028a1dee5e68 .param/l "or_" 0 4 5, C4<100101>;
P_0000028a1dee5ea0 .param/l "ori" 0 4 8, C4<001101>;
P_0000028a1dee5ed8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028a1dee5f10 .param/l "sll" 0 4 6, C4<000000>;
P_0000028a1dee5f48 .param/l "slt" 0 4 5, C4<101010>;
P_0000028a1dee5f80 .param/l "slti" 0 4 8, C4<101010>;
P_0000028a1dee5fb8 .param/l "srl" 0 4 6, C4<000010>;
P_0000028a1dee5ff0 .param/l "sub" 0 4 5, C4<100010>;
P_0000028a1dee6028 .param/l "subu" 0 4 5, C4<100011>;
P_0000028a1dee6060 .param/l "sw" 0 4 8, C4<101011>;
P_0000028a1dee6098 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028a1dee60d0 .param/l "xori" 0 4 8, C4<001110>;
L_0000028a1df7a690 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7abd0 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7ac40 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7a770 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7aa80 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7ae70 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7a930 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7a850 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7aee0 .functor OR 1, v0000028a1df79f00_0, v0000028a1dec8170_0, C4<0>, C4<0>;
L_0000028a1df7a8c0 .functor OR 1, L_0000028a1df79960, L_0000028a1df78920, C4<0>, C4<0>;
L_0000028a1df7af50 .functor AND 1, L_0000028a1df79140, L_0000028a1df791e0, C4<1>, C4<1>;
L_0000028a1df7a5b0 .functor NOT 1, v0000028a1df78880_0, C4<0>, C4<0>, C4<0>;
L_0000028a1df7a7e0 .functor OR 1, L_0000028a1dfd5510, L_0000028a1dfd6050, C4<0>, C4<0>;
L_0000028a1df7a150 .functor OR 1, L_0000028a1df7a7e0, L_0000028a1dfd6870, C4<0>, C4<0>;
L_0000028a1df7aa10 .functor OR 1, L_0000028a1dfd58d0, L_0000028a1dfd5650, C4<0>, C4<0>;
L_0000028a1df7a1c0 .functor AND 1, L_0000028a1dfd6a50, L_0000028a1df7aa10, C4<1>, C4<1>;
L_0000028a1df7a380 .functor OR 1, L_0000028a1dfd55b0, L_0000028a1dfd5dd0, C4<0>, C4<0>;
L_0000028a1df7a230 .functor AND 1, L_0000028a1dfd5fb0, L_0000028a1df7a380, C4<1>, C4<1>;
L_0000028a1df7a2a0 .functor NOT 1, L_0000028a1df7aee0, C4<0>, C4<0>, C4<0>;
v0000028a1defc4f0_0 .net "ALUOp", 3 0, v0000028a1dec82b0_0;  1 drivers
v0000028a1defda30_0 .net "ALUResult", 31 0, v0000028a1df69b50_0;  1 drivers
v0000028a1defc630_0 .net "ALUSrc", 0 0, v0000028a1dec79f0_0;  1 drivers
v0000028a1defcdb0_0 .net "ALUin2", 31 0, L_0000028a1dfd5c90;  1 drivers
v0000028a1defdcb0_0 .net "MemReadEn", 0 0, v0000028a1dec88f0_0;  1 drivers
v0000028a1defd2b0_0 .net "MemWriteEn", 0 0, v0000028a1dec7b30_0;  1 drivers
v0000028a1defcd10_0 .net "MemtoReg", 0 0, v0000028a1dec7a90_0;  1 drivers
v0000028a1defcf90_0 .net "PC", 31 0, v0000028a1defc450_0;  alias, 1 drivers
v0000028a1defde90_0 .net "PCPlus1", 31 0, L_0000028a1df78600;  1 drivers
v0000028a1defdad0_0 .net "PCsrc", 1 0, v0000028a1df68f70_0;  1 drivers
v0000028a1defd170_0 .net "RegDst", 0 0, v0000028a1dec6c30_0;  1 drivers
v0000028a1defce50_0 .net "RegWriteEn", 0 0, v0000028a1dec7bd0_0;  1 drivers
v0000028a1defd990_0 .net "WriteRegister", 4 0, L_0000028a1dfd5330;  1 drivers
v0000028a1defd210_0 .net *"_ivl_0", 0 0, L_0000028a1df7a690;  1 drivers
L_0000028a1df7b080 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028a1defcef0_0 .net/2u *"_ivl_10", 4 0, L_0000028a1df7b080;  1 drivers
L_0000028a1df7b470 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1defd5d0_0 .net *"_ivl_101", 15 0, L_0000028a1df7b470;  1 drivers
v0000028a1defdfd0_0 .net *"_ivl_102", 31 0, L_0000028a1df78f60;  1 drivers
L_0000028a1df7b4b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1defd530_0 .net *"_ivl_105", 25 0, L_0000028a1df7b4b8;  1 drivers
L_0000028a1df7b500 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1defdc10_0 .net/2u *"_ivl_106", 31 0, L_0000028a1df7b500;  1 drivers
v0000028a1defdf30_0 .net *"_ivl_108", 0 0, L_0000028a1df79140;  1 drivers
L_0000028a1df7b548 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000028a1defc6d0_0 .net/2u *"_ivl_110", 5 0, L_0000028a1df7b548;  1 drivers
v0000028a1defd350_0 .net *"_ivl_112", 0 0, L_0000028a1df791e0;  1 drivers
v0000028a1defd670_0 .net *"_ivl_115", 0 0, L_0000028a1df7af50;  1 drivers
v0000028a1defd850_0 .net *"_ivl_116", 47 0, L_0000028a1df79c80;  1 drivers
L_0000028a1df7b590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1defdb70_0 .net *"_ivl_119", 15 0, L_0000028a1df7b590;  1 drivers
L_0000028a1df7b0c8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028a1defdd50_0 .net/2u *"_ivl_12", 5 0, L_0000028a1df7b0c8;  1 drivers
v0000028a1defd710_0 .net *"_ivl_120", 47 0, L_0000028a1df798c0;  1 drivers
L_0000028a1df7b5d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1defd8f0_0 .net *"_ivl_123", 15 0, L_0000028a1df7b5d8;  1 drivers
v0000028a1defc9f0_0 .net *"_ivl_125", 0 0, L_0000028a1df795a0;  1 drivers
v0000028a1defc810_0 .net *"_ivl_126", 31 0, L_0000028a1df79a00;  1 drivers
v0000028a1defe070_0 .net *"_ivl_128", 47 0, L_0000028a1df79d20;  1 drivers
v0000028a1defd030_0 .net *"_ivl_130", 47 0, L_0000028a1df79280;  1 drivers
v0000028a1defc1d0_0 .net *"_ivl_132", 47 0, L_0000028a1df79320;  1 drivers
v0000028a1defd0d0_0 .net *"_ivl_134", 47 0, L_0000028a1df79640;  1 drivers
L_0000028a1df7b620 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a1defddf0_0 .net/2u *"_ivl_138", 1 0, L_0000028a1df7b620;  1 drivers
v0000028a1defd3f0_0 .net *"_ivl_14", 0 0, L_0000028a1df782e0;  1 drivers
v0000028a1defc270_0 .net *"_ivl_140", 0 0, L_0000028a1df79820;  1 drivers
L_0000028a1df7b668 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028a1defc770_0 .net/2u *"_ivl_142", 1 0, L_0000028a1df7b668;  1 drivers
v0000028a1defc310_0 .net *"_ivl_144", 0 0, L_0000028a1df79dc0;  1 drivers
L_0000028a1df7b6b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028a1defcb30_0 .net/2u *"_ivl_146", 1 0, L_0000028a1df7b6b0;  1 drivers
v0000028a1defc3b0_0 .net *"_ivl_148", 0 0, L_0000028a1dfd50b0;  1 drivers
L_0000028a1df7b6f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000028a1defca90_0 .net/2u *"_ivl_150", 31 0, L_0000028a1df7b6f8;  1 drivers
L_0000028a1df7b740 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000028a1defc8b0_0 .net/2u *"_ivl_152", 31 0, L_0000028a1df7b740;  1 drivers
v0000028a1defc950_0 .net *"_ivl_154", 31 0, L_0000028a1dfd6370;  1 drivers
v0000028a1defcbd0_0 .net *"_ivl_156", 31 0, L_0000028a1dfd5d30;  1 drivers
L_0000028a1df7b110 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c100_0 .net/2u *"_ivl_16", 4 0, L_0000028a1df7b110;  1 drivers
v0000028a1df6b980_0 .net *"_ivl_160", 0 0, L_0000028a1df7a5b0;  1 drivers
L_0000028a1df7b7d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6cc40_0 .net/2u *"_ivl_162", 31 0, L_0000028a1df7b7d0;  1 drivers
L_0000028a1df7b8a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000028a1df6b160_0 .net/2u *"_ivl_166", 5 0, L_0000028a1df7b8a8;  1 drivers
v0000028a1df6bfc0_0 .net *"_ivl_168", 0 0, L_0000028a1dfd5510;  1 drivers
L_0000028a1df7b8f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000028a1df6b5c0_0 .net/2u *"_ivl_170", 5 0, L_0000028a1df7b8f0;  1 drivers
v0000028a1df6cba0_0 .net *"_ivl_172", 0 0, L_0000028a1dfd6050;  1 drivers
v0000028a1df6cce0_0 .net *"_ivl_175", 0 0, L_0000028a1df7a7e0;  1 drivers
L_0000028a1df7b938 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000028a1df6cec0_0 .net/2u *"_ivl_176", 5 0, L_0000028a1df7b938;  1 drivers
v0000028a1df6c4c0_0 .net *"_ivl_178", 0 0, L_0000028a1dfd6870;  1 drivers
v0000028a1df6b200_0 .net *"_ivl_181", 0 0, L_0000028a1df7a150;  1 drivers
L_0000028a1df7b980 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c600_0 .net/2u *"_ivl_182", 15 0, L_0000028a1df7b980;  1 drivers
v0000028a1df6ce20_0 .net *"_ivl_184", 31 0, L_0000028a1dfd5f10;  1 drivers
v0000028a1df6c880_0 .net *"_ivl_187", 0 0, L_0000028a1dfd5470;  1 drivers
v0000028a1df6c240_0 .net *"_ivl_188", 15 0, L_0000028a1dfd69b0;  1 drivers
v0000028a1df6b3e0_0 .net *"_ivl_19", 4 0, L_0000028a1df793c0;  1 drivers
v0000028a1df6bc00_0 .net *"_ivl_190", 31 0, L_0000028a1dfd6910;  1 drivers
v0000028a1df6b2a0_0 .net *"_ivl_194", 31 0, L_0000028a1dfd6550;  1 drivers
L_0000028a1df7b9c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6ba20_0 .net *"_ivl_197", 25 0, L_0000028a1df7b9c8;  1 drivers
L_0000028a1df7ba10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6b840_0 .net/2u *"_ivl_198", 31 0, L_0000028a1df7ba10;  1 drivers
L_0000028a1df7b038 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6bac0_0 .net/2u *"_ivl_2", 5 0, L_0000028a1df7b038;  1 drivers
v0000028a1df6be80_0 .net *"_ivl_20", 4 0, L_0000028a1df79000;  1 drivers
v0000028a1df6b8e0_0 .net *"_ivl_200", 0 0, L_0000028a1dfd6a50;  1 drivers
L_0000028a1df7ba58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c2e0_0 .net/2u *"_ivl_202", 5 0, L_0000028a1df7ba58;  1 drivers
v0000028a1df6bd40_0 .net *"_ivl_204", 0 0, L_0000028a1dfd58d0;  1 drivers
L_0000028a1df7baa0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c1a0_0 .net/2u *"_ivl_206", 5 0, L_0000028a1df7baa0;  1 drivers
v0000028a1df6c380_0 .net *"_ivl_208", 0 0, L_0000028a1dfd5650;  1 drivers
v0000028a1df6c6a0_0 .net *"_ivl_211", 0 0, L_0000028a1df7aa10;  1 drivers
v0000028a1df6b520_0 .net *"_ivl_213", 0 0, L_0000028a1df7a1c0;  1 drivers
L_0000028a1df7bae8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028a1df6bb60_0 .net/2u *"_ivl_214", 5 0, L_0000028a1df7bae8;  1 drivers
v0000028a1df6c7e0_0 .net *"_ivl_216", 0 0, L_0000028a1dfd6af0;  1 drivers
L_0000028a1df7bb30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028a1df6bca0_0 .net/2u *"_ivl_218", 31 0, L_0000028a1df7bb30;  1 drivers
v0000028a1df6cd80_0 .net *"_ivl_220", 31 0, L_0000028a1dfd5970;  1 drivers
v0000028a1df6b340_0 .net *"_ivl_224", 31 0, L_0000028a1dfd5ab0;  1 drivers
L_0000028a1df7bb78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c060_0 .net *"_ivl_227", 25 0, L_0000028a1df7bb78;  1 drivers
L_0000028a1df7bbc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6bde0_0 .net/2u *"_ivl_228", 31 0, L_0000028a1df7bbc0;  1 drivers
v0000028a1df6bf20_0 .net *"_ivl_230", 0 0, L_0000028a1dfd5fb0;  1 drivers
L_0000028a1df7bc08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c420_0 .net/2u *"_ivl_232", 5 0, L_0000028a1df7bc08;  1 drivers
v0000028a1df6b480_0 .net *"_ivl_234", 0 0, L_0000028a1dfd55b0;  1 drivers
L_0000028a1df7bc50 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028a1df6b700_0 .net/2u *"_ivl_236", 5 0, L_0000028a1df7bc50;  1 drivers
v0000028a1df6c740_0 .net *"_ivl_238", 0 0, L_0000028a1dfd5dd0;  1 drivers
v0000028a1df6c560_0 .net *"_ivl_24", 0 0, L_0000028a1df7ac40;  1 drivers
v0000028a1df6c920_0 .net *"_ivl_241", 0 0, L_0000028a1df7a380;  1 drivers
v0000028a1df6b660_0 .net *"_ivl_243", 0 0, L_0000028a1df7a230;  1 drivers
L_0000028a1df7bc98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028a1df6c9c0_0 .net/2u *"_ivl_244", 5 0, L_0000028a1df7bc98;  1 drivers
v0000028a1df6b7a0_0 .net *"_ivl_246", 0 0, L_0000028a1dfd6c30;  1 drivers
v0000028a1df6ca60_0 .net *"_ivl_248", 31 0, L_0000028a1dfd6230;  1 drivers
L_0000028a1df7b158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028a1df6b020_0 .net/2u *"_ivl_26", 4 0, L_0000028a1df7b158;  1 drivers
v0000028a1df6cb00_0 .net *"_ivl_29", 4 0, L_0000028a1df78ce0;  1 drivers
v0000028a1df6b0c0_0 .net *"_ivl_32", 0 0, L_0000028a1df7a770;  1 drivers
L_0000028a1df7b1a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028a1df752c0_0 .net/2u *"_ivl_34", 4 0, L_0000028a1df7b1a0;  1 drivers
v0000028a1df76800_0 .net *"_ivl_37", 4 0, L_0000028a1df79460;  1 drivers
v0000028a1df75b80_0 .net *"_ivl_40", 0 0, L_0000028a1df7aa80;  1 drivers
L_0000028a1df7b1e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df75360_0 .net/2u *"_ivl_42", 15 0, L_0000028a1df7b1e8;  1 drivers
v0000028a1df76da0_0 .net *"_ivl_45", 15 0, L_0000028a1df79aa0;  1 drivers
v0000028a1df75720_0 .net *"_ivl_48", 0 0, L_0000028a1df7ae70;  1 drivers
v0000028a1df75cc0_0 .net *"_ivl_5", 5 0, L_0000028a1df78420;  1 drivers
L_0000028a1df7b230 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df75a40_0 .net/2u *"_ivl_50", 36 0, L_0000028a1df7b230;  1 drivers
L_0000028a1df7b278 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df76c60_0 .net/2u *"_ivl_52", 31 0, L_0000028a1df7b278;  1 drivers
v0000028a1df76d00_0 .net *"_ivl_55", 4 0, L_0000028a1df78ec0;  1 drivers
v0000028a1df761c0_0 .net *"_ivl_56", 36 0, L_0000028a1df79500;  1 drivers
v0000028a1df76940_0 .net *"_ivl_58", 36 0, L_0000028a1df78240;  1 drivers
v0000028a1df75f40_0 .net *"_ivl_62", 0 0, L_0000028a1df7a930;  1 drivers
L_0000028a1df7b2c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df75ea0_0 .net/2u *"_ivl_64", 5 0, L_0000028a1df7b2c0;  1 drivers
v0000028a1df76e40_0 .net *"_ivl_67", 5 0, L_0000028a1df787e0;  1 drivers
v0000028a1df75900_0 .net *"_ivl_70", 0 0, L_0000028a1df7a850;  1 drivers
L_0000028a1df7b308 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df75860_0 .net/2u *"_ivl_72", 57 0, L_0000028a1df7b308;  1 drivers
L_0000028a1df7b350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df764e0_0 .net/2u *"_ivl_74", 31 0, L_0000028a1df7b350;  1 drivers
v0000028a1df769e0_0 .net *"_ivl_77", 25 0, L_0000028a1df78e20;  1 drivers
v0000028a1df76300_0 .net *"_ivl_78", 57 0, L_0000028a1df78b00;  1 drivers
v0000028a1df76440_0 .net *"_ivl_8", 0 0, L_0000028a1df7abd0;  1 drivers
v0000028a1df76b20_0 .net *"_ivl_80", 57 0, L_0000028a1df79780;  1 drivers
L_0000028a1df7b398 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028a1df76a80_0 .net/2u *"_ivl_84", 31 0, L_0000028a1df7b398;  1 drivers
L_0000028a1df7b3e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028a1df763a0_0 .net/2u *"_ivl_88", 5 0, L_0000028a1df7b3e0;  1 drivers
v0000028a1df75680_0 .net *"_ivl_90", 0 0, L_0000028a1df79960;  1 drivers
L_0000028a1df7b428 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028a1df75400_0 .net/2u *"_ivl_92", 5 0, L_0000028a1df7b428;  1 drivers
v0000028a1df757c0_0 .net *"_ivl_94", 0 0, L_0000028a1df78920;  1 drivers
v0000028a1df75220_0 .net *"_ivl_97", 0 0, L_0000028a1df7a8c0;  1 drivers
v0000028a1df754a0_0 .net *"_ivl_98", 47 0, L_0000028a1df78ba0;  1 drivers
v0000028a1df75c20_0 .net "adderResult", 31 0, L_0000028a1df796e0;  1 drivers
v0000028a1df76260_0 .net "address", 31 0, L_0000028a1df790a0;  1 drivers
v0000028a1df75d60_0 .net "clk", 0 0, L_0000028a1df7aee0;  alias, 1 drivers
v0000028a1df76120_0 .var "cycles_consumed", 31 0;
o0000028a1df31048 .functor BUFZ 1, C4<z>; HiZ drive
v0000028a1df759a0_0 .net "excep_flag", 0 0, o0000028a1df31048;  0 drivers
v0000028a1df76ee0_0 .net "extImm", 31 0, L_0000028a1dfd6190;  1 drivers
v0000028a1df768a0_0 .net "funct", 5 0, L_0000028a1df78560;  1 drivers
v0000028a1df76bc0_0 .net "hlt", 0 0, v0000028a1dec8170_0;  1 drivers
v0000028a1df75040_0 .net "imm", 15 0, L_0000028a1df79b40;  1 drivers
v0000028a1df75e00_0 .net "immediate", 31 0, L_0000028a1dfd6b90;  1 drivers
v0000028a1df76580_0 .net "input_clk", 0 0, v0000028a1df79f00_0;  1 drivers
v0000028a1df750e0_0 .net "instruction", 31 0, L_0000028a1dfd6d70;  1 drivers
v0000028a1df76620_0 .net "memoryReadData", 31 0, v0000028a1df69470_0;  1 drivers
v0000028a1df766c0_0 .net "nextPC", 31 0, L_0000028a1dfd51f0;  1 drivers
v0000028a1df76760_0 .net "opcode", 5 0, L_0000028a1df784c0;  1 drivers
v0000028a1df75180_0 .net "rd", 4 0, L_0000028a1df78c40;  1 drivers
v0000028a1df75540_0 .net "readData1", 31 0, L_0000028a1df7a620;  1 drivers
v0000028a1df755e0_0 .net "readData1_w", 31 0, L_0000028a1dfd60f0;  1 drivers
v0000028a1df75fe0_0 .net "readData2", 31 0, L_0000028a1df7a700;  1 drivers
v0000028a1df75ae0_0 .net "rs", 4 0, L_0000028a1df781a0;  1 drivers
v0000028a1df76080_0 .net "rst", 0 0, v0000028a1df78880_0;  1 drivers
v0000028a1df78060_0 .net "rt", 4 0, L_0000028a1df78d80;  1 drivers
v0000028a1df79be0_0 .net "shamt", 31 0, L_0000028a1df786a0;  1 drivers
v0000028a1df78100_0 .net "wire_instruction", 31 0, L_0000028a1df7a0e0;  1 drivers
v0000028a1df789c0_0 .net "writeData", 31 0, L_0000028a1dfd64b0;  1 drivers
v0000028a1df78a60_0 .net "zero", 0 0, L_0000028a1dfd56f0;  1 drivers
L_0000028a1df78420 .part L_0000028a1dfd6d70, 26, 6;
L_0000028a1df784c0 .functor MUXZ 6, L_0000028a1df78420, L_0000028a1df7b038, L_0000028a1df7a690, C4<>;
L_0000028a1df782e0 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7b0c8;
L_0000028a1df793c0 .part L_0000028a1dfd6d70, 11, 5;
L_0000028a1df79000 .functor MUXZ 5, L_0000028a1df793c0, L_0000028a1df7b110, L_0000028a1df782e0, C4<>;
L_0000028a1df78c40 .functor MUXZ 5, L_0000028a1df79000, L_0000028a1df7b080, L_0000028a1df7abd0, C4<>;
L_0000028a1df78ce0 .part L_0000028a1dfd6d70, 21, 5;
L_0000028a1df781a0 .functor MUXZ 5, L_0000028a1df78ce0, L_0000028a1df7b158, L_0000028a1df7ac40, C4<>;
L_0000028a1df79460 .part L_0000028a1dfd6d70, 16, 5;
L_0000028a1df78d80 .functor MUXZ 5, L_0000028a1df79460, L_0000028a1df7b1a0, L_0000028a1df7a770, C4<>;
L_0000028a1df79aa0 .part L_0000028a1dfd6d70, 0, 16;
L_0000028a1df79b40 .functor MUXZ 16, L_0000028a1df79aa0, L_0000028a1df7b1e8, L_0000028a1df7aa80, C4<>;
L_0000028a1df78ec0 .part L_0000028a1dfd6d70, 6, 5;
L_0000028a1df79500 .concat [ 5 32 0 0], L_0000028a1df78ec0, L_0000028a1df7b278;
L_0000028a1df78240 .functor MUXZ 37, L_0000028a1df79500, L_0000028a1df7b230, L_0000028a1df7ae70, C4<>;
L_0000028a1df786a0 .part L_0000028a1df78240, 0, 32;
L_0000028a1df787e0 .part L_0000028a1dfd6d70, 0, 6;
L_0000028a1df78560 .functor MUXZ 6, L_0000028a1df787e0, L_0000028a1df7b2c0, L_0000028a1df7a930, C4<>;
L_0000028a1df78e20 .part L_0000028a1dfd6d70, 0, 26;
L_0000028a1df78b00 .concat [ 26 32 0 0], L_0000028a1df78e20, L_0000028a1df7b350;
L_0000028a1df79780 .functor MUXZ 58, L_0000028a1df78b00, L_0000028a1df7b308, L_0000028a1df7a850, C4<>;
L_0000028a1df790a0 .part L_0000028a1df79780, 0, 32;
L_0000028a1df78600 .arith/sum 32, v0000028a1defc450_0, L_0000028a1df7b398;
L_0000028a1df79960 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7b3e0;
L_0000028a1df78920 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7b428;
L_0000028a1df78ba0 .concat [ 32 16 0 0], L_0000028a1df790a0, L_0000028a1df7b470;
L_0000028a1df78f60 .concat [ 6 26 0 0], L_0000028a1df784c0, L_0000028a1df7b4b8;
L_0000028a1df79140 .cmp/eq 32, L_0000028a1df78f60, L_0000028a1df7b500;
L_0000028a1df791e0 .cmp/eq 6, L_0000028a1df78560, L_0000028a1df7b548;
L_0000028a1df79c80 .concat [ 32 16 0 0], L_0000028a1df7a620, L_0000028a1df7b590;
L_0000028a1df798c0 .concat [ 32 16 0 0], v0000028a1defc450_0, L_0000028a1df7b5d8;
L_0000028a1df795a0 .part L_0000028a1df79b40, 15, 1;
LS_0000028a1df79a00_0_0 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_4 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_8 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_12 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_16 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_20 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_24 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_0_28 .concat [ 1 1 1 1], L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0, L_0000028a1df795a0;
LS_0000028a1df79a00_1_0 .concat [ 4 4 4 4], LS_0000028a1df79a00_0_0, LS_0000028a1df79a00_0_4, LS_0000028a1df79a00_0_8, LS_0000028a1df79a00_0_12;
LS_0000028a1df79a00_1_4 .concat [ 4 4 4 4], LS_0000028a1df79a00_0_16, LS_0000028a1df79a00_0_20, LS_0000028a1df79a00_0_24, LS_0000028a1df79a00_0_28;
L_0000028a1df79a00 .concat [ 16 16 0 0], LS_0000028a1df79a00_1_0, LS_0000028a1df79a00_1_4;
L_0000028a1df79d20 .concat [ 16 32 0 0], L_0000028a1df79b40, L_0000028a1df79a00;
L_0000028a1df79280 .arith/sum 48, L_0000028a1df798c0, L_0000028a1df79d20;
L_0000028a1df79320 .functor MUXZ 48, L_0000028a1df79280, L_0000028a1df79c80, L_0000028a1df7af50, C4<>;
L_0000028a1df79640 .functor MUXZ 48, L_0000028a1df79320, L_0000028a1df78ba0, L_0000028a1df7a8c0, C4<>;
L_0000028a1df796e0 .part L_0000028a1df79640, 0, 32;
L_0000028a1df79820 .cmp/eq 2, v0000028a1df68f70_0, L_0000028a1df7b620;
L_0000028a1df79dc0 .cmp/eq 2, v0000028a1df68f70_0, L_0000028a1df7b668;
L_0000028a1dfd50b0 .cmp/eq 2, v0000028a1df68f70_0, L_0000028a1df7b6b0;
L_0000028a1dfd6370 .functor MUXZ 32, L_0000028a1df7b740, L_0000028a1df7b6f8, L_0000028a1dfd50b0, C4<>;
L_0000028a1dfd5d30 .functor MUXZ 32, L_0000028a1dfd6370, L_0000028a1df796e0, L_0000028a1df79dc0, C4<>;
L_0000028a1dfd51f0 .functor MUXZ 32, L_0000028a1dfd5d30, L_0000028a1df78600, L_0000028a1df79820, C4<>;
L_0000028a1dfd6d70 .functor MUXZ 32, L_0000028a1df7a0e0, L_0000028a1df7b7d0, L_0000028a1df7a5b0, C4<>;
L_0000028a1dfd5510 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7b8a8;
L_0000028a1dfd6050 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7b8f0;
L_0000028a1dfd6870 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7b938;
L_0000028a1dfd5f10 .concat [ 16 16 0 0], L_0000028a1df79b40, L_0000028a1df7b980;
L_0000028a1dfd5470 .part L_0000028a1df79b40, 15, 1;
LS_0000028a1dfd69b0_0_0 .concat [ 1 1 1 1], L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470;
LS_0000028a1dfd69b0_0_4 .concat [ 1 1 1 1], L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470;
LS_0000028a1dfd69b0_0_8 .concat [ 1 1 1 1], L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470;
LS_0000028a1dfd69b0_0_12 .concat [ 1 1 1 1], L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470, L_0000028a1dfd5470;
L_0000028a1dfd69b0 .concat [ 4 4 4 4], LS_0000028a1dfd69b0_0_0, LS_0000028a1dfd69b0_0_4, LS_0000028a1dfd69b0_0_8, LS_0000028a1dfd69b0_0_12;
L_0000028a1dfd6910 .concat [ 16 16 0 0], L_0000028a1df79b40, L_0000028a1dfd69b0;
L_0000028a1dfd6190 .functor MUXZ 32, L_0000028a1dfd6910, L_0000028a1dfd5f10, L_0000028a1df7a150, C4<>;
L_0000028a1dfd6550 .concat [ 6 26 0 0], L_0000028a1df784c0, L_0000028a1df7b9c8;
L_0000028a1dfd6a50 .cmp/eq 32, L_0000028a1dfd6550, L_0000028a1df7ba10;
L_0000028a1dfd58d0 .cmp/eq 6, L_0000028a1df78560, L_0000028a1df7ba58;
L_0000028a1dfd5650 .cmp/eq 6, L_0000028a1df78560, L_0000028a1df7baa0;
L_0000028a1dfd6af0 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7bae8;
L_0000028a1dfd5970 .functor MUXZ 32, L_0000028a1dfd6190, L_0000028a1df7bb30, L_0000028a1dfd6af0, C4<>;
L_0000028a1dfd6b90 .functor MUXZ 32, L_0000028a1dfd5970, L_0000028a1df786a0, L_0000028a1df7a1c0, C4<>;
L_0000028a1dfd5ab0 .concat [ 6 26 0 0], L_0000028a1df784c0, L_0000028a1df7bb78;
L_0000028a1dfd5fb0 .cmp/eq 32, L_0000028a1dfd5ab0, L_0000028a1df7bbc0;
L_0000028a1dfd55b0 .cmp/eq 6, L_0000028a1df78560, L_0000028a1df7bc08;
L_0000028a1dfd5dd0 .cmp/eq 6, L_0000028a1df78560, L_0000028a1df7bc50;
L_0000028a1dfd6c30 .cmp/eq 6, L_0000028a1df784c0, L_0000028a1df7bc98;
L_0000028a1dfd6230 .functor MUXZ 32, L_0000028a1df7a620, v0000028a1defc450_0, L_0000028a1dfd6c30, C4<>;
L_0000028a1dfd60f0 .functor MUXZ 32, L_0000028a1dfd6230, L_0000028a1df7a700, L_0000028a1df7a230, C4<>;
S_0000028a1de64250 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028a1ded6900 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028a1df7a540 .functor NOT 1, v0000028a1dec79f0_0, C4<0>, C4<0>, C4<0>;
v0000028a1dec7e50_0 .net *"_ivl_0", 0 0, L_0000028a1df7a540;  1 drivers
v0000028a1dec73b0_0 .net "in1", 31 0, L_0000028a1df7a700;  alias, 1 drivers
v0000028a1dec76d0_0 .net "in2", 31 0, L_0000028a1dfd6b90;  alias, 1 drivers
v0000028a1dec83f0_0 .net "out", 31 0, L_0000028a1dfd5c90;  alias, 1 drivers
v0000028a1dec7ef0_0 .net "s", 0 0, v0000028a1dec79f0_0;  alias, 1 drivers
L_0000028a1dfd5c90 .functor MUXZ 32, L_0000028a1dfd6b90, L_0000028a1df7a700, L_0000028a1df7a540, C4<>;
S_0000028a1de129c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000028a1df680a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000028a1df680d8 .param/l "add" 0 4 5, C4<100000>;
P_0000028a1df68110 .param/l "addi" 0 4 8, C4<001000>;
P_0000028a1df68148 .param/l "addu" 0 4 5, C4<100001>;
P_0000028a1df68180 .param/l "and_" 0 4 5, C4<100100>;
P_0000028a1df681b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000028a1df681f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000028a1df68228 .param/l "bne" 0 4 10, C4<000101>;
P_0000028a1df68260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028a1df68298 .param/l "j" 0 4 12, C4<000010>;
P_0000028a1df682d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000028a1df68308 .param/l "jr" 0 4 6, C4<001000>;
P_0000028a1df68340 .param/l "lw" 0 4 8, C4<100011>;
P_0000028a1df68378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028a1df683b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000028a1df683e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000028a1df68420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028a1df68458 .param/l "sll" 0 4 6, C4<000000>;
P_0000028a1df68490 .param/l "slt" 0 4 5, C4<101010>;
P_0000028a1df684c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000028a1df68500 .param/l "srl" 0 4 6, C4<000010>;
P_0000028a1df68538 .param/l "sub" 0 4 5, C4<100010>;
P_0000028a1df68570 .param/l "subu" 0 4 5, C4<100011>;
P_0000028a1df685a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000028a1df685e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028a1df68618 .param/l "xori" 0 4 8, C4<001110>;
v0000028a1dec82b0_0 .var "ALUOp", 3 0;
v0000028a1dec79f0_0 .var "ALUSrc", 0 0;
v0000028a1dec88f0_0 .var "MemReadEn", 0 0;
v0000028a1dec7b30_0 .var "MemWriteEn", 0 0;
v0000028a1dec7a90_0 .var "MemtoReg", 0 0;
v0000028a1dec6c30_0 .var "RegDst", 0 0;
v0000028a1dec7bd0_0 .var "RegWriteEn", 0 0;
v0000028a1dec7db0_0 .net "funct", 5 0, L_0000028a1df78560;  alias, 1 drivers
v0000028a1dec8170_0 .var "hlt", 0 0;
v0000028a1dec8350_0 .net "opcode", 5 0, L_0000028a1df784c0;  alias, 1 drivers
v0000028a1dec8530_0 .net "rst", 0 0, v0000028a1df78880_0;  alias, 1 drivers
E_0000028a1ded6540 .event anyedge, v0000028a1dec8530_0, v0000028a1dec8350_0, v0000028a1dec7db0_0;
S_0000028a1de12b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000028a1ded6700 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000028a1df7a0e0 .functor BUFZ 32, L_0000028a1dfd53d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028a1dec8670_0 .net "Data_Out", 31 0, L_0000028a1df7a0e0;  alias, 1 drivers
v0000028a1dec8850 .array "InstMem", 0 1023, 31 0;
v0000028a1dec8990_0 .net *"_ivl_0", 31 0, L_0000028a1dfd53d0;  1 drivers
v0000028a1dec8a30_0 .net *"_ivl_3", 9 0, L_0000028a1dfd6730;  1 drivers
v0000028a1dec6cd0_0 .net *"_ivl_4", 11 0, L_0000028a1dfd6f50;  1 drivers
L_0000028a1df7b788 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a1dea67e0_0 .net *"_ivl_7", 1 0, L_0000028a1df7b788;  1 drivers
v0000028a1dea4b20_0 .net "addr", 31 0, v0000028a1defc450_0;  alias, 1 drivers
v0000028a1df69f10_0 .var/i "i", 31 0;
L_0000028a1dfd53d0 .array/port v0000028a1dec8850, L_0000028a1dfd6f50;
L_0000028a1dfd6730 .part v0000028a1defc450_0, 0, 10;
L_0000028a1dfd6f50 .concat [ 10 2 0 0], L_0000028a1dfd6730, L_0000028a1df7b788;
S_0000028a1de61760 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000028a1df7a620 .functor BUFZ 32, L_0000028a1dfd5a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028a1df7a700 .functor BUFZ 32, L_0000028a1dfd5290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028a1df695b0_0 .net *"_ivl_0", 31 0, L_0000028a1dfd5a10;  1 drivers
v0000028a1df69e70_0 .net *"_ivl_10", 6 0, L_0000028a1dfd6410;  1 drivers
L_0000028a1df7b860 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a1df6a0f0_0 .net *"_ivl_13", 1 0, L_0000028a1df7b860;  1 drivers
v0000028a1df69650_0 .net *"_ivl_2", 6 0, L_0000028a1dfd5bf0;  1 drivers
L_0000028a1df7b818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028a1df69010_0 .net *"_ivl_5", 1 0, L_0000028a1df7b818;  1 drivers
v0000028a1df6a050_0 .net *"_ivl_8", 31 0, L_0000028a1dfd5290;  1 drivers
v0000028a1df696f0_0 .net "clk", 0 0, L_0000028a1df7aee0;  alias, 1 drivers
v0000028a1df698d0_0 .var/i "i", 31 0;
v0000028a1df68a70_0 .net "readData1", 31 0, L_0000028a1df7a620;  alias, 1 drivers
v0000028a1df6a4b0_0 .net "readData2", 31 0, L_0000028a1df7a700;  alias, 1 drivers
v0000028a1df691f0_0 .net "readRegister1", 4 0, L_0000028a1df781a0;  alias, 1 drivers
v0000028a1df6a190_0 .net "readRegister2", 4 0, L_0000028a1df78d80;  alias, 1 drivers
v0000028a1df69790 .array "registers", 31 0, 31 0;
v0000028a1df69150_0 .net "rst", 0 0, v0000028a1df78880_0;  alias, 1 drivers
v0000028a1df68890_0 .net "we", 0 0, v0000028a1dec7bd0_0;  alias, 1 drivers
v0000028a1df68c50_0 .net "writeData", 31 0, L_0000028a1dfd64b0;  alias, 1 drivers
v0000028a1df68e30_0 .net "writeRegister", 4 0, L_0000028a1dfd5330;  alias, 1 drivers
E_0000028a1ded61c0/0 .event negedge, v0000028a1dec8530_0;
E_0000028a1ded61c0/1 .event posedge, v0000028a1df696f0_0;
E_0000028a1ded61c0 .event/or E_0000028a1ded61c0/0, E_0000028a1ded61c0/1;
L_0000028a1dfd5a10 .array/port v0000028a1df69790, L_0000028a1dfd5bf0;
L_0000028a1dfd5bf0 .concat [ 5 2 0 0], L_0000028a1df781a0, L_0000028a1df7b818;
L_0000028a1dfd5290 .array/port v0000028a1df69790, L_0000028a1dfd6410;
L_0000028a1dfd6410 .concat [ 5 2 0 0], L_0000028a1df78d80, L_0000028a1df7b860;
S_0000028a1de618f0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000028a1de61760;
 .timescale 0 0;
v0000028a1df69fb0_0 .var/i "i", 31 0;
S_0000028a1de4d9e0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000028a1ded6100 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000028a1df7a070 .functor NOT 1, v0000028a1dec6c30_0, C4<0>, C4<0>, C4<0>;
v0000028a1df69a10_0 .net *"_ivl_0", 0 0, L_0000028a1df7a070;  1 drivers
v0000028a1df69290_0 .net "in1", 4 0, L_0000028a1df78d80;  alias, 1 drivers
v0000028a1df69830_0 .net "in2", 4 0, L_0000028a1df78c40;  alias, 1 drivers
v0000028a1df69970_0 .net "out", 4 0, L_0000028a1dfd5330;  alias, 1 drivers
v0000028a1df6a2d0_0 .net "s", 0 0, v0000028a1dec6c30_0;  alias, 1 drivers
L_0000028a1dfd5330 .functor MUXZ 5, L_0000028a1df78c40, L_0000028a1df78d80, L_0000028a1df7a070, C4<>;
S_0000028a1de4db70 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028a1ded6800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028a1df7a9a0 .functor NOT 1, v0000028a1dec7a90_0, C4<0>, C4<0>, C4<0>;
v0000028a1df6a230_0 .net *"_ivl_0", 0 0, L_0000028a1df7a9a0;  1 drivers
v0000028a1df69dd0_0 .net "in1", 31 0, v0000028a1df69b50_0;  alias, 1 drivers
v0000028a1df68cf0_0 .net "in2", 31 0, v0000028a1df69470_0;  alias, 1 drivers
v0000028a1df6a370_0 .net "out", 31 0, L_0000028a1dfd64b0;  alias, 1 drivers
v0000028a1df68750_0 .net "s", 0 0, v0000028a1dec7a90_0;  alias, 1 drivers
L_0000028a1dfd64b0 .functor MUXZ 32, v0000028a1df69470_0, v0000028a1df69b50_0, L_0000028a1df7a9a0, C4<>;
S_0000028a1de95dd0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028a1de95f60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000028a1de95f98 .param/l "AND" 0 9 12, C4<0010>;
P_0000028a1de95fd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000028a1de96008 .param/l "OR" 0 9 12, C4<0011>;
P_0000028a1de96040 .param/l "SGT" 0 9 12, C4<0111>;
P_0000028a1de96078 .param/l "SLL" 0 9 12, C4<1000>;
P_0000028a1de960b0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000028a1de960e8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000028a1de96120 .param/l "SUB" 0 9 12, C4<0001>;
P_0000028a1de96158 .param/l "XOR" 0 9 12, C4<0100>;
P_0000028a1de96190 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000028a1de961c8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000028a1df7bce0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028a1df68d90_0 .net/2u *"_ivl_0", 31 0, L_0000028a1df7bce0;  1 drivers
v0000028a1df68ed0_0 .net "opSel", 3 0, v0000028a1dec82b0_0;  alias, 1 drivers
v0000028a1df6a550_0 .net "operand1", 31 0, L_0000028a1dfd60f0;  alias, 1 drivers
v0000028a1df69ab0_0 .net "operand2", 31 0, L_0000028a1dfd5c90;  alias, 1 drivers
v0000028a1df69b50_0 .var "result", 31 0;
v0000028a1df6a410_0 .net "zero", 0 0, L_0000028a1dfd56f0;  alias, 1 drivers
E_0000028a1ded6580 .event anyedge, v0000028a1dec82b0_0, v0000028a1df6a550_0, v0000028a1dec83f0_0;
L_0000028a1dfd56f0 .cmp/eq 32, v0000028a1df69b50_0, L_0000028a1df7bce0;
S_0000028a1de7f7f0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000028a1df6a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000028a1df6a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000028a1df6a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000028a1df6a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000028a1df6a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000028a1df6a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000028a1df6a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000028a1df6a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000028a1df6a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028a1df6a868 .param/l "j" 0 4 12, C4<000010>;
P_0000028a1df6a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000028a1df6a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000028a1df6a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000028a1df6a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028a1df6a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000028a1df6a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000028a1df6a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028a1df6aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000028a1df6aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000028a1df6aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000028a1df6aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000028a1df6ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000028a1df6ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000028a1df6ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000028a1df6abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028a1df6abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000028a1df68f70_0 .var "PCsrc", 1 0;
v0000028a1df686b0_0 .net "excep_flag", 0 0, o0000028a1df31048;  alias, 0 drivers
v0000028a1df69510_0 .net "funct", 5 0, L_0000028a1df78560;  alias, 1 drivers
v0000028a1df687f0_0 .net "opcode", 5 0, L_0000028a1df784c0;  alias, 1 drivers
v0000028a1df69d30_0 .net "operand1", 31 0, L_0000028a1df7a620;  alias, 1 drivers
v0000028a1df69bf0_0 .net "operand2", 31 0, L_0000028a1dfd5c90;  alias, 1 drivers
v0000028a1df69330_0 .net "rst", 0 0, v0000028a1df78880_0;  alias, 1 drivers
E_0000028a1ded6180/0 .event anyedge, v0000028a1dec8530_0, v0000028a1df686b0_0, v0000028a1dec8350_0, v0000028a1df68a70_0;
E_0000028a1ded6180/1 .event anyedge, v0000028a1dec83f0_0, v0000028a1dec7db0_0;
E_0000028a1ded6180 .event/or E_0000028a1ded6180/0, E_0000028a1ded6180/1;
S_0000028a1de7f980 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000028a1df68930 .array "DataMem", 0 1023, 31 0;
v0000028a1df689d0_0 .net "address", 31 0, v0000028a1df69b50_0;  alias, 1 drivers
v0000028a1df68b10_0 .net "clock", 0 0, L_0000028a1df7a2a0;  1 drivers
v0000028a1df68bb0_0 .net "data", 31 0, L_0000028a1df7a700;  alias, 1 drivers
v0000028a1df693d0_0 .var/i "i", 31 0;
v0000028a1df69470_0 .var "q", 31 0;
v0000028a1df69c90_0 .net "rden", 0 0, v0000028a1dec88f0_0;  alias, 1 drivers
v0000028a1defcc70_0 .net "wren", 0 0, v0000028a1dec7b30_0;  alias, 1 drivers
E_0000028a1ded5cc0 .event posedge, v0000028a1df68b10_0;
S_0000028a1df6ac30 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000028a1de640c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000028a1ded6740 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000028a1defd490_0 .net "PCin", 31 0, L_0000028a1dfd51f0;  alias, 1 drivers
v0000028a1defc450_0 .var "PCout", 31 0;
v0000028a1defd7b0_0 .net "clk", 0 0, L_0000028a1df7aee0;  alias, 1 drivers
v0000028a1defc590_0 .net "rst", 0 0, v0000028a1df78880_0;  alias, 1 drivers
    .scope S_0000028a1de7f7f0;
T_0 ;
    %wait E_0000028a1ded6180;
    %load/vec4 v0000028a1df69330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028a1df68f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028a1df686b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028a1df68f70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000028a1df687f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000028a1df69d30_0;
    %load/vec4 v0000028a1df69bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000028a1df687f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000028a1df69d30_0;
    %load/vec4 v0000028a1df69bf0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000028a1df687f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000028a1df687f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000028a1df687f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000028a1df69510_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028a1df68f70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028a1df68f70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028a1df6ac30;
T_1 ;
    %wait E_0000028a1ded61c0;
    %load/vec4 v0000028a1defc590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028a1defc450_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028a1defd490_0;
    %assign/vec4 v0000028a1defc450_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028a1de12b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a1df69f10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028a1df69f10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028a1df69f10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %load/vec4 v0000028a1df69f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028a1df69f10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1dec8850, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000028a1de129c0;
T_3 ;
    %wait E_0000028a1ded6540;
    %load/vec4 v0000028a1dec8530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000028a1dec8170_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028a1dec7b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028a1dec7a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028a1dec88f0_0, 0;
    %assign/vec4 v0000028a1dec6c30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000028a1dec8170_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000028a1dec82b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000028a1dec79f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028a1dec7bd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028a1dec7b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028a1dec7a90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028a1dec88f0_0, 0, 1;
    %store/vec4 v0000028a1dec6c30_0, 0, 1;
    %load/vec4 v0000028a1dec8350_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec8170_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %load/vec4 v0000028a1dec7db0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028a1dec6c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec88f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7a90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec7b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028a1dec79f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028a1dec82b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028a1de61760;
T_4 ;
    %wait E_0000028a1ded61c0;
    %fork t_1, S_0000028a1de618f0;
    %jmp t_0;
    .scope S_0000028a1de618f0;
t_1 ;
    %load/vec4 v0000028a1df69150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a1df69fb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028a1df69fb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028a1df69fb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df69790, 0, 4;
    %load/vec4 v0000028a1df69fb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028a1df69fb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028a1df68890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000028a1df68c50_0;
    %load/vec4 v0000028a1df68e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df69790, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df69790, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000028a1de61760;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028a1de61760;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a1df698d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028a1df698d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000028a1df698d0_0;
    %ix/getv/s 4, v0000028a1df698d0_0;
    %load/vec4a v0000028a1df69790, 4;
    %ix/getv/s 4, v0000028a1df698d0_0;
    %load/vec4a v0000028a1df69790, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028a1df698d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028a1df698d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028a1de95dd0;
T_6 ;
    %wait E_0000028a1ded6580;
    %load/vec4 v0000028a1df68ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %add;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %sub;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %and;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %or;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %xor;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %or;
    %inv;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000028a1df6a550_0;
    %load/vec4 v0000028a1df69ab0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000028a1df69ab0_0;
    %load/vec4 v0000028a1df6a550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000028a1df6a550_0;
    %ix/getv 4, v0000028a1df69ab0_0;
    %shiftl 4;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000028a1df6a550_0;
    %ix/getv 4, v0000028a1df69ab0_0;
    %shiftr 4;
    %assign/vec4 v0000028a1df69b50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028a1de7f980;
T_7 ;
    %wait E_0000028a1ded5cc0;
    %load/vec4 v0000028a1df69c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028a1df689d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028a1df68930, 4;
    %assign/vec4 v0000028a1df69470_0, 0;
T_7.0 ;
    %load/vec4 v0000028a1defcc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000028a1df68bb0_0;
    %ix/getv 3, v0000028a1df689d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028a1de7f980;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028a1df68930, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000028a1de7f980;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028a1df693d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000028a1df693d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000028a1df693d0_0;
    %load/vec4a v0000028a1df68930, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000028a1df693d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028a1df693d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028a1df693d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000028a1de640c0;
T_10 ;
    %wait E_0000028a1ded61c0;
    %load/vec4 v0000028a1df76080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028a1df76120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028a1df76120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028a1df76120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028a1dec4290;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a1df79f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a1df78880_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000028a1dec4290;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000028a1df79f00_0;
    %inv;
    %assign/vec4 v0000028a1df79f00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028a1dec4290;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028a1df78880_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028a1df78880_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000028a1df78740_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
