# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../cv6_btn_care.srcs/sources_1/imports/SOURCES/TB_TOP.vhd" \

# Do not sort compile order
nosort
