
MCU_assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000500c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08005118  08005118  00015118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051ec  080051ec  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  080051ec  080051ec  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051ec  080051ec  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051ec  080051ec  000151ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051f0  080051f0  000151f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080051f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  20000094  08005288  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08005288  000204bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   000165b1  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e92  00000000  00000000  0003666e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e48  00000000  00000000  00039500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cf8  00000000  00000000  0003a348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198de  00000000  00000000  0003b040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011ac6  00000000  00000000  0005491e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b3e1  00000000  00000000  000663e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f17c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c84  00000000  00000000  000f1818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000094 	.word	0x20000094
 8000128:	00000000 	.word	0x00000000
 800012c:	08005100 	.word	0x08005100

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000098 	.word	0x20000098
 8000148:	08005100 	.word	0x08005100

0800014c <iKeyInput>:
static int flagForButtonPressed[NO_OF_BUTTONS] = 		{0,0,0,0};
static int flagForButtonPressed1s[NO_OF_BUTTONS]= 		{0,0,0,0};
static int counterForButtonPressed1s[NO_OF_BUTTONS]= 	{0,0,0,0};


GPIO_PinState iKeyInput(int index){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	2b03      	cmp	r3, #3
 8000158:	d822      	bhi.n	80001a0 <iKeyInput+0x54>
 800015a:	a201      	add	r2, pc, #4	; (adr r2, 8000160 <iKeyInput+0x14>)
 800015c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000160:	08000171 	.word	0x08000171
 8000164:	0800017d 	.word	0x0800017d
 8000168:	08000189 	.word	0x08000189
 800016c:	08000195 	.word	0x08000195
	switch(index){
	case 0:
		return HAL_GPIO_ReadPin(A0_GPIO_Port,A0_Pin);
 8000170:	2101      	movs	r1, #1
 8000172:	480e      	ldr	r0, [pc, #56]	; (80001ac <iKeyInput+0x60>)
 8000174:	f002 fad8 	bl	8002728 <HAL_GPIO_ReadPin>
 8000178:	4603      	mov	r3, r0
 800017a:	e012      	b.n	80001a2 <iKeyInput+0x56>
	case 1:
		return HAL_GPIO_ReadPin(A1_MAN_GPIO_Port,A1_MAN_Pin);
 800017c:	2102      	movs	r1, #2
 800017e:	480b      	ldr	r0, [pc, #44]	; (80001ac <iKeyInput+0x60>)
 8000180:	f002 fad2 	bl	8002728 <HAL_GPIO_ReadPin>
 8000184:	4603      	mov	r3, r0
 8000186:	e00c      	b.n	80001a2 <iKeyInput+0x56>
	case 2:
		return HAL_GPIO_ReadPin(A2_TUNING_GPIO_Port,A2_TUNING_Pin);
 8000188:	2110      	movs	r1, #16
 800018a:	4808      	ldr	r0, [pc, #32]	; (80001ac <iKeyInput+0x60>)
 800018c:	f002 facc 	bl	8002728 <HAL_GPIO_ReadPin>
 8000190:	4603      	mov	r3, r0
 8000192:	e006      	b.n	80001a2 <iKeyInput+0x56>
	case 3:
		return HAL_GPIO_ReadPin(A3_SET_GPIO_Port, A3_SET_Pin);
 8000194:	2101      	movs	r1, #1
 8000196:	4806      	ldr	r0, [pc, #24]	; (80001b0 <iKeyInput+0x64>)
 8000198:	f002 fac6 	bl	8002728 <HAL_GPIO_ReadPin>
 800019c:	4603      	mov	r3, r0
 800019e:	e000      	b.n	80001a2 <iKeyInput+0x56>
	default:
		return NORMAL_STATE;
 80001a0:	2301      	movs	r3, #1
	}
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	3708      	adds	r7, #8
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	40010800 	.word	0x40010800
 80001b0:	40010c00 	.word	0x40010c00

080001b4 <subKeyProcess1>:

void subKeyProcess1(int index){
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
	flagForButtonPressed[index] = 1;
 80001bc:	4a04      	ldr	r2, [pc, #16]	; (80001d0 <subKeyProcess1+0x1c>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	2101      	movs	r1, #1
 80001c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80001c6:	bf00      	nop
 80001c8:	370c      	adds	r7, #12
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bc80      	pop	{r7}
 80001ce:	4770      	bx	lr
 80001d0:	200000bc 	.word	0x200000bc

080001d4 <subKeyProcess2>:

void subKeyProcess2(int index){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	flagForButtonPressed1s[index] = 1;
 80001dc:	4a04      	ldr	r2, [pc, #16]	; (80001f0 <subKeyProcess2+0x1c>)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	2101      	movs	r1, #1
 80001e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80001e6:	bf00      	nop
 80001e8:	370c      	adds	r7, #12
 80001ea:	46bd      	mov	sp, r7
 80001ec:	bc80      	pop	{r7}
 80001ee:	4770      	bx	lr
 80001f0:	200000cc 	.word	0x200000cc

080001f4 <getKeyInput>:

void getKeyInput(){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_BUTTONS; ++i){
 80001fa:	2300      	movs	r3, #0
 80001fc:	607b      	str	r3, [r7, #4]
 80001fe:	e071      	b.n	80002e4 <getKeyInput+0xf0>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000200:	4a3c      	ldr	r2, [pc, #240]	; (80002f4 <getKeyInput+0x100>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	4413      	add	r3, r2
 8000206:	7819      	ldrb	r1, [r3, #0]
 8000208:	4a3b      	ldr	r2, [pc, #236]	; (80002f8 <getKeyInput+0x104>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	4413      	add	r3, r2
 800020e:	460a      	mov	r2, r1
 8000210:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = debounceButtonBuffer0[i];
 8000212:	4a3a      	ldr	r2, [pc, #232]	; (80002fc <getKeyInput+0x108>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	4413      	add	r3, r2
 8000218:	7819      	ldrb	r1, [r3, #0]
 800021a:	4a36      	ldr	r2, [pc, #216]	; (80002f4 <getKeyInput+0x100>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4413      	add	r3, r2
 8000220:	460a      	mov	r2, r1
 8000222:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer0[i] = iKeyInput(i);
 8000224:	6878      	ldr	r0, [r7, #4]
 8000226:	f7ff ff91 	bl	800014c <iKeyInput>
 800022a:	4603      	mov	r3, r0
 800022c:	4619      	mov	r1, r3
 800022e:	4a33      	ldr	r2, [pc, #204]	; (80002fc <getKeyInput+0x108>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	4413      	add	r3, r2
 8000234:	460a      	mov	r2, r1
 8000236:	701a      	strb	r2, [r3, #0]

		if(debounceButtonBuffer2[i] == debounceButtonBuffer1[i] &&
 8000238:	4a2f      	ldr	r2, [pc, #188]	; (80002f8 <getKeyInput+0x104>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	4413      	add	r3, r2
 800023e:	781a      	ldrb	r2, [r3, #0]
 8000240:	492c      	ldr	r1, [pc, #176]	; (80002f4 <getKeyInput+0x100>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	440b      	add	r3, r1
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	429a      	cmp	r2, r3
 800024a:	d148      	bne.n	80002de <getKeyInput+0xea>
		   debounceButtonBuffer0[i] == debounceButtonBuffer1[i])
 800024c:	4a2b      	ldr	r2, [pc, #172]	; (80002fc <getKeyInput+0x108>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	4413      	add	r3, r2
 8000252:	781a      	ldrb	r2, [r3, #0]
 8000254:	4927      	ldr	r1, [pc, #156]	; (80002f4 <getKeyInput+0x100>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	440b      	add	r3, r1
 800025a:	781b      	ldrb	r3, [r3, #0]
		if(debounceButtonBuffer2[i] == debounceButtonBuffer1[i] &&
 800025c:	429a      	cmp	r2, r3
 800025e:	d13e      	bne.n	80002de <getKeyInput+0xea>
		{
			if(buttonBuffer[i] != debounceButtonBuffer2[i]){
 8000260:	4a27      	ldr	r2, [pc, #156]	; (8000300 <getKeyInput+0x10c>)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	4413      	add	r3, r2
 8000266:	781a      	ldrb	r2, [r3, #0]
 8000268:	4923      	ldr	r1, [pc, #140]	; (80002f8 <getKeyInput+0x104>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	440b      	add	r3, r1
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	429a      	cmp	r2, r3
 8000272:	d017      	beq.n	80002a4 <getKeyInput+0xb0>
				buttonBuffer[i] = debounceButtonBuffer2[i];
 8000274:	4a20      	ldr	r2, [pc, #128]	; (80002f8 <getKeyInput+0x104>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	4413      	add	r3, r2
 800027a:	7819      	ldrb	r1, [r3, #0]
 800027c:	4a20      	ldr	r2, [pc, #128]	; (8000300 <getKeyInput+0x10c>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	4413      	add	r3, r2
 8000282:	460a      	mov	r2, r1
 8000284:	701a      	strb	r2, [r3, #0]
				if(debounceButtonBuffer2[i]==PRESSED_STATE){
 8000286:	4a1c      	ldr	r2, [pc, #112]	; (80002f8 <getKeyInput+0x104>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	4413      	add	r3, r2
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d125      	bne.n	80002de <getKeyInput+0xea>
					subKeyProcess1(i);
 8000292:	6878      	ldr	r0, [r7, #4]
 8000294:	f7ff ff8e 	bl	80001b4 <subKeyProcess1>
					counterForButtonPressed1s[i] = DURATION_FOR_AUTO_INCREASING;
 8000298:	4a1a      	ldr	r2, [pc, #104]	; (8000304 <getKeyInput+0x110>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	2164      	movs	r1, #100	; 0x64
 800029e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002a2:	e01c      	b.n	80002de <getKeyInput+0xea>
				}
			}else{
				counterForButtonPressed1s[i]--;
 80002a4:	4a17      	ldr	r2, [pc, #92]	; (8000304 <getKeyInput+0x110>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ac:	1e5a      	subs	r2, r3, #1
 80002ae:	4915      	ldr	r1, [pc, #84]	; (8000304 <getKeyInput+0x110>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(counterForButtonPressed1s[i] <= 0){
 80002b6:	4a13      	ldr	r2, [pc, #76]	; (8000304 <getKeyInput+0x110>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002be:	2b00      	cmp	r3, #0
 80002c0:	dc0d      	bgt.n	80002de <getKeyInput+0xea>
					if(debounceButtonBuffer2[i]==PRESSED_STATE){
 80002c2:	4a0d      	ldr	r2, [pc, #52]	; (80002f8 <getKeyInput+0x104>)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	4413      	add	r3, r2
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d102      	bne.n	80002d4 <getKeyInput+0xe0>
						subKeyProcess2(i);
 80002ce:	6878      	ldr	r0, [r7, #4]
 80002d0:	f7ff ff80 	bl	80001d4 <subKeyProcess2>
					}
				counterForButtonPressed1s[i] = DURATION_FOR_AUTO_INCREASING;
 80002d4:	4a0b      	ldr	r2, [pc, #44]	; (8000304 <getKeyInput+0x110>)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	2164      	movs	r1, #100	; 0x64
 80002da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NO_OF_BUTTONS; ++i){
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	3301      	adds	r3, #1
 80002e2:	607b      	str	r3, [r7, #4]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	2b03      	cmp	r3, #3
 80002e8:	dd8a      	ble.n	8000200 <getKeyInput+0xc>
				}
			}
		}
	}
}
 80002ea:	bf00      	nop
 80002ec:	bf00      	nop
 80002ee:	3708      	adds	r7, #8
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bd80      	pop	{r7, pc}
 80002f4:	200000b0 	.word	0x200000b0
 80002f8:	200000b4 	.word	0x200000b4
 80002fc:	200000b8 	.word	0x200000b8
 8000300:	20000000 	.word	0x20000000
 8000304:	200000dc 	.word	0x200000dc

08000308 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char button_number){
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	4603      	mov	r3, r0
 8000310:	71fb      	strb	r3, [r7, #7]
	if(button_number >= NO_OF_BUTTONS) return 0;
 8000312:	79fb      	ldrb	r3, [r7, #7]
 8000314:	2b03      	cmp	r3, #3
 8000316:	d901      	bls.n	800031c <is_button_pressed+0x14>
 8000318:	2300      	movs	r3, #0
 800031a:	e00d      	b.n	8000338 <is_button_pressed+0x30>
	else {
		if(flagForButtonPressed[button_number] == 1){
 800031c:	79fb      	ldrb	r3, [r7, #7]
 800031e:	4a09      	ldr	r2, [pc, #36]	; (8000344 <is_button_pressed+0x3c>)
 8000320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000324:	2b01      	cmp	r3, #1
 8000326:	d106      	bne.n	8000336 <is_button_pressed+0x2e>
			flagForButtonPressed[button_number] = 0;
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	4a06      	ldr	r2, [pc, #24]	; (8000344 <is_button_pressed+0x3c>)
 800032c:	2100      	movs	r1, #0
 800032e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 8000332:	2301      	movs	r3, #1
 8000334:	e000      	b.n	8000338 <is_button_pressed+0x30>
		}
		return 0;
 8000336:	2300      	movs	r3, #0
	}
}
 8000338:	4618      	mov	r0, r3
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	bc80      	pop	{r7}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	200000bc 	.word	0x200000bc

08000348 <is_button_pressed_1s>:
unsigned char is_button_pressed_1s(unsigned char button_number){
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	4603      	mov	r3, r0
 8000350:	71fb      	strb	r3, [r7, #7]
	if(button_number >= NO_OF_BUTTONS) return 0xff;
 8000352:	79fb      	ldrb	r3, [r7, #7]
 8000354:	2b03      	cmp	r3, #3
 8000356:	d901      	bls.n	800035c <is_button_pressed_1s+0x14>
 8000358:	23ff      	movs	r3, #255	; 0xff
 800035a:	e00d      	b.n	8000378 <is_button_pressed_1s+0x30>
	else {
		if(flagForButtonPressed1s[button_number] == 1){
 800035c:	79fb      	ldrb	r3, [r7, #7]
 800035e:	4a09      	ldr	r2, [pc, #36]	; (8000384 <is_button_pressed_1s+0x3c>)
 8000360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000364:	2b01      	cmp	r3, #1
 8000366:	d106      	bne.n	8000376 <is_button_pressed_1s+0x2e>
			flagForButtonPressed1s[button_number] = 0;
 8000368:	79fb      	ldrb	r3, [r7, #7]
 800036a:	4a06      	ldr	r2, [pc, #24]	; (8000384 <is_button_pressed_1s+0x3c>)
 800036c:	2100      	movs	r1, #0
 800036e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return 1;
 8000372:	2301      	movs	r3, #1
 8000374:	e000      	b.n	8000378 <is_button_pressed_1s+0x30>
		}
		return 0;
 8000376:	2300      	movs	r3, #0
	}
}
 8000378:	4618      	mov	r0, r3
 800037a:	370c      	adds	r7, #12
 800037c:	46bd      	mov	sp, r7
 800037e:	bc80      	pop	{r7}
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	200000cc 	.word	0x200000cc

08000388 <fsm_automatic_run>:
 *      Author: phucd, ngocvy
 */

#include "fsm_automatic.h"

void fsm_automatic_run(){
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
	switch(status){
 800038c:	4bc3      	ldr	r3, [pc, #780]	; (800069c <fsm_automatic_run+0x314>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	2b0c      	cmp	r3, #12
 8000392:	dc21      	bgt.n	80003d8 <fsm_automatic_run+0x50>
 8000394:	2b00      	cmp	r3, #0
 8000396:	f340 8176 	ble.w	8000686 <fsm_automatic_run+0x2fe>
 800039a:	3b01      	subs	r3, #1
 800039c:	2b0b      	cmp	r3, #11
 800039e:	f200 8172 	bhi.w	8000686 <fsm_automatic_run+0x2fe>
 80003a2:	a201      	add	r2, pc, #4	; (adr r2, 80003a8 <fsm_automatic_run+0x20>)
 80003a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003a8:	08000407 	.word	0x08000407
 80003ac:	0800049b 	.word	0x0800049b
 80003b0:	08000687 	.word	0x08000687
 80003b4:	08000687 	.word	0x08000687
 80003b8:	08000687 	.word	0x08000687
 80003bc:	08000687 	.word	0x08000687
 80003c0:	08000687 	.word	0x08000687
 80003c4:	08000687 	.word	0x08000687
 80003c8:	08000687 	.word	0x08000687
 80003cc:	08000687 	.word	0x08000687
 80003d0:	08000541 	.word	0x08000541
 80003d4:	080005db 	.word	0x080005db
 80003d8:	2bff      	cmp	r3, #255	; 0xff
 80003da:	f040 8154 	bne.w	8000686 <fsm_automatic_run+0x2fe>
		case AUTO_INIT:
			// TODO:
			clearLED(3);	// clear 2 traffic Lights
 80003de:	2003      	movs	r0, #3
 80003e0:	f000 fd5a 	bl	8000e98 <clearLED>

			//SWITCH CASE
			setTimer3(green_time);		// set green1 time
 80003e4:	4bae      	ldr	r3, [pc, #696]	; (80006a0 <fsm_automatic_run+0x318>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f001 fb41 	bl	8001a70 <setTimer3>
			setTimer4(red_time_2);		// set red2 time
 80003ee:	4bad      	ldr	r3, [pc, #692]	; (80006a4 <fsm_automatic_run+0x31c>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f001 fb58 	bl	8001aa8 <setTimer4>
			setTimer2(10);
 80003f8:	200a      	movs	r0, #10
 80003fa:	f001 fb1d 	bl	8001a38 <setTimer2>
			status = AUTO_GREEN1;
 80003fe:	4ba7      	ldr	r3, [pc, #668]	; (800069c <fsm_automatic_run+0x314>)
 8000400:	2201      	movs	r2, #1
 8000402:	601a      	str	r2, [r3, #0]

			break;
 8000404:	e148      	b.n	8000698 <fsm_automatic_run+0x310>
		case AUTO_GREEN1:
			// TODO:
				// RED2 on, GREEN1 on
			setRed(1);
 8000406:	2001      	movs	r0, #1
 8000408:	f000 fc4c 	bl	8000ca4 <setRed>
			setGreen(0);
 800040c:	2000      	movs	r0, #0
 800040e:	f000 fcc9 	bl	8000da4 <setGreen>

				// display value by UART
			sendingUART_RUN();
 8000412:	f000 ff7f 	bl	8001314 <sendingUART_RUN>

				// if PEDESTRIAN PRESSED:
			if(is_button_pressed(0)){
 8000416:	2000      	movs	r0, #0
 8000418:	f7ff ff76 	bl	8000308 <is_button_pressed>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d00d      	beq.n	800043e <fsm_automatic_run+0xb6>
				status_pedestrian = STOP_LIGHT;
 8000422:	4ba1      	ldr	r3, [pc, #644]	; (80006a8 <fsm_automatic_run+0x320>)
 8000424:	222d      	movs	r2, #45	; 0x2d
 8000426:	601a      	str	r2, [r3, #0]
				setTimer1(PEDESTRIAN_TIME);
 8000428:	f644 6020 	movw	r0, #20000	; 0x4e20
 800042c:	f001 fae8 	bl	8001a00 <setTimer1>

				buzzer_freq = BUZZER_FREQ_START;
 8000430:	4b9e      	ldr	r3, [pc, #632]	; (80006ac <fsm_automatic_run+0x324>)
 8000432:	2232      	movs	r2, #50	; 0x32
 8000434:	601a      	str	r2, [r3, #0]
				buzzer_time = BUZZER_CYCLE;
 8000436:	4b9e      	ldr	r3, [pc, #632]	; (80006b0 <fsm_automatic_run+0x328>)
 8000438:	f240 5214 	movw	r2, #1300	; 0x514
 800043c:	601a      	str	r2, [r3, #0]
			}

			//SWITCH CASE
			if(timer3_flag){
 800043e:	4b9d      	ldr	r3, [pc, #628]	; (80006b4 <fsm_automatic_run+0x32c>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b00      	cmp	r3, #0
 8000444:	d007      	beq.n	8000456 <fsm_automatic_run+0xce>
				setTimer3(yellow_time);
 8000446:	4b9c      	ldr	r3, [pc, #624]	; (80006b8 <fsm_automatic_run+0x330>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4618      	mov	r0, r3
 800044c:	f001 fb10 	bl	8001a70 <setTimer3>
				status = AUTO_YELLOW1;
 8000450:	4b92      	ldr	r3, [pc, #584]	; (800069c <fsm_automatic_run+0x314>)
 8000452:	2202      	movs	r2, #2
 8000454:	601a      	str	r2, [r3, #0]
			}

			if (is_button_pressed(1)) {
 8000456:	2001      	movs	r0, #1
 8000458:	f7ff ff56 	bl	8000308 <is_button_pressed>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d009      	beq.n	8000476 <fsm_automatic_run+0xee>
				status = MAN_GREEN1;
 8000462:	4b8e      	ldr	r3, [pc, #568]	; (800069c <fsm_automatic_run+0x314>)
 8000464:	2215      	movs	r2, #21
 8000466:	601a      	str	r2, [r3, #0]
				setTimer3(MANUAL_TIME);
 8000468:	f242 7010 	movw	r0, #10000	; 0x2710
 800046c:	f001 fb00 	bl	8001a70 <setTimer3>
				setTimer2(10);
 8000470:	200a      	movs	r0, #10
 8000472:	f001 fae1 	bl	8001a38 <setTimer2>
			}

			if (is_button_pressed(2)) {
 8000476:	2002      	movs	r0, #2
 8000478:	f7ff ff46 	bl	8000308 <is_button_pressed>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	f000 8103 	beq.w	800068a <fsm_automatic_run+0x302>
				status = TUNING_RED;
 8000484:	4b85      	ldr	r3, [pc, #532]	; (800069c <fsm_automatic_run+0x314>)
 8000486:	221f      	movs	r2, #31
 8000488:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 800048a:	f242 7010 	movw	r0, #10000	; 0x2710
 800048e:	f001 faef 	bl	8001a70 <setTimer3>
				setTimer9(10);
 8000492:	200a      	movs	r0, #10
 8000494:	f001 fb5c 	bl	8001b50 <setTimer9>
			}


			break;
 8000498:	e0f7      	b.n	800068a <fsm_automatic_run+0x302>
		case AUTO_YELLOW1:
			// TODO:
				// RED2 still on, YELLOW1 on
			setRed(1);
 800049a:	2001      	movs	r0, #1
 800049c:	f000 fc02 	bl	8000ca4 <setRed>
			setYellow(0);
 80004a0:	2000      	movs	r0, #0
 80004a2:	f000 fc3f 	bl	8000d24 <setYellow>

				// display value by UART
			sendingUART_RUN();
 80004a6:	f000 ff35 	bl	8001314 <sendingUART_RUN>

				// if PEDESTRIAN PRESSED:
			if(is_button_pressed(0)){
 80004aa:	2000      	movs	r0, #0
 80004ac:	f7ff ff2c 	bl	8000308 <is_button_pressed>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d00d      	beq.n	80004d2 <fsm_automatic_run+0x14a>
				status_pedestrian =	STOP_LIGHT;
 80004b6:	4b7c      	ldr	r3, [pc, #496]	; (80006a8 <fsm_automatic_run+0x320>)
 80004b8:	222d      	movs	r2, #45	; 0x2d
 80004ba:	601a      	str	r2, [r3, #0]
				setTimer1(PEDESTRIAN_TIME);
 80004bc:	f644 6020 	movw	r0, #20000	; 0x4e20
 80004c0:	f001 fa9e 	bl	8001a00 <setTimer1>
				buzzer_freq = BUZZER_FREQ_START;
 80004c4:	4b79      	ldr	r3, [pc, #484]	; (80006ac <fsm_automatic_run+0x324>)
 80004c6:	2232      	movs	r2, #50	; 0x32
 80004c8:	601a      	str	r2, [r3, #0]
				buzzer_time = BUZZER_CYCLE;
 80004ca:	4b79      	ldr	r3, [pc, #484]	; (80006b0 <fsm_automatic_run+0x328>)
 80004cc:	f240 5214 	movw	r2, #1300	; 0x514
 80004d0:	601a      	str	r2, [r3, #0]
			}

			//SWITCH CASE
			if(timer3_flag && timer4_flag){
 80004d2:	4b78      	ldr	r3, [pc, #480]	; (80006b4 <fsm_automatic_run+0x32c>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d010      	beq.n	80004fc <fsm_automatic_run+0x174>
 80004da:	4b78      	ldr	r3, [pc, #480]	; (80006bc <fsm_automatic_run+0x334>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d00c      	beq.n	80004fc <fsm_automatic_run+0x174>
				setTimer3(red_time);
 80004e2:	4b77      	ldr	r3, [pc, #476]	; (80006c0 <fsm_automatic_run+0x338>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4618      	mov	r0, r3
 80004e8:	f001 fac2 	bl	8001a70 <setTimer3>
				setTimer4(green_time_2);
 80004ec:	4b75      	ldr	r3, [pc, #468]	; (80006c4 <fsm_automatic_run+0x33c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4618      	mov	r0, r3
 80004f2:	f001 fad9 	bl	8001aa8 <setTimer4>
				status = AUTO_GREEN2;
 80004f6:	4b69      	ldr	r3, [pc, #420]	; (800069c <fsm_automatic_run+0x314>)
 80004f8:	220b      	movs	r2, #11
 80004fa:	601a      	str	r2, [r3, #0]
			}

			if (is_button_pressed(1)) {
 80004fc:	2001      	movs	r0, #1
 80004fe:	f7ff ff03 	bl	8000308 <is_button_pressed>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d009      	beq.n	800051c <fsm_automatic_run+0x194>
				status = MAN_YELLOW1;
 8000508:	4b64      	ldr	r3, [pc, #400]	; (800069c <fsm_automatic_run+0x314>)
 800050a:	2216      	movs	r2, #22
 800050c:	601a      	str	r2, [r3, #0]
				setTimer3(MANUAL_TIME);
 800050e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000512:	f001 faad 	bl	8001a70 <setTimer3>
				setTimer2(10);
 8000516:	200a      	movs	r0, #10
 8000518:	f001 fa8e 	bl	8001a38 <setTimer2>
			}

			if (is_button_pressed(2)) {
 800051c:	2002      	movs	r0, #2
 800051e:	f7ff fef3 	bl	8000308 <is_button_pressed>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	f000 80b2 	beq.w	800068e <fsm_automatic_run+0x306>
				status = TUNING_RED;
 800052a:	4b5c      	ldr	r3, [pc, #368]	; (800069c <fsm_automatic_run+0x314>)
 800052c:	221f      	movs	r2, #31
 800052e:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 8000530:	f242 7010 	movw	r0, #10000	; 0x2710
 8000534:	f001 fa9c 	bl	8001a70 <setTimer3>
				setTimer9(10);
 8000538:	200a      	movs	r0, #10
 800053a:	f001 fb09 	bl	8001b50 <setTimer9>
			}


			break;
 800053e:	e0a6      	b.n	800068e <fsm_automatic_run+0x306>
		case AUTO_GREEN2:
			// TODO:
				// RED2 off, GREEN2 on, RED1 on
			setRed(0);
 8000540:	2000      	movs	r0, #0
 8000542:	f000 fbaf 	bl	8000ca4 <setRed>
			setGreen(1);
 8000546:	2001      	movs	r0, #1
 8000548:	f000 fc2c 	bl	8000da4 <setGreen>

				// display value by UART
			sendingUART_RUN();
 800054c:	f000 fee2 	bl	8001314 <sendingUART_RUN>

				// if PEDESTRIAN PRESSED:
			if(is_button_pressed(0)){
 8000550:	2000      	movs	r0, #0
 8000552:	f7ff fed9 	bl	8000308 <is_button_pressed>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d011      	beq.n	8000580 <fsm_automatic_run+0x1f8>
				setTimer5(BUZZER_CYCLE);
 800055c:	f240 5014 	movw	r0, #1300	; 0x514
 8000560:	f001 fabe 	bl	8001ae0 <setTimer5>
				status_pedestrian = WALK_LIGHT;
 8000564:	4b50      	ldr	r3, [pc, #320]	; (80006a8 <fsm_automatic_run+0x320>)
 8000566:	222e      	movs	r2, #46	; 0x2e
 8000568:	601a      	str	r2, [r3, #0]
				setTimer1(PEDESTRIAN_TIME);
 800056a:	f644 6020 	movw	r0, #20000	; 0x4e20
 800056e:	f001 fa47 	bl	8001a00 <setTimer1>
				buzzer_freq = BUZZER_FREQ_START;
 8000572:	4b4e      	ldr	r3, [pc, #312]	; (80006ac <fsm_automatic_run+0x324>)
 8000574:	2232      	movs	r2, #50	; 0x32
 8000576:	601a      	str	r2, [r3, #0]
				buzzer_time = BUZZER_CYCLE;
 8000578:	4b4d      	ldr	r3, [pc, #308]	; (80006b0 <fsm_automatic_run+0x328>)
 800057a:	f240 5214 	movw	r2, #1300	; 0x514
 800057e:	601a      	str	r2, [r3, #0]
			}

			//SWITCH CASE
			if(timer4_flag){
 8000580:	4b4e      	ldr	r3, [pc, #312]	; (80006bc <fsm_automatic_run+0x334>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d007      	beq.n	8000598 <fsm_automatic_run+0x210>
				setTimer4(yellow_time_2);
 8000588:	4b4f      	ldr	r3, [pc, #316]	; (80006c8 <fsm_automatic_run+0x340>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4618      	mov	r0, r3
 800058e:	f001 fa8b 	bl	8001aa8 <setTimer4>
				status = AUTO_YELLOW2;
 8000592:	4b42      	ldr	r3, [pc, #264]	; (800069c <fsm_automatic_run+0x314>)
 8000594:	220c      	movs	r2, #12
 8000596:	601a      	str	r2, [r3, #0]
			}

			if (is_button_pressed(1)) {
 8000598:	2001      	movs	r0, #1
 800059a:	f7ff feb5 	bl	8000308 <is_button_pressed>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d009      	beq.n	80005b8 <fsm_automatic_run+0x230>
				status = MAN_GREEN2;
 80005a4:	4b3d      	ldr	r3, [pc, #244]	; (800069c <fsm_automatic_run+0x314>)
 80005a6:	2217      	movs	r2, #23
 80005a8:	601a      	str	r2, [r3, #0]
				setTimer3(MANUAL_TIME);
 80005aa:	f242 7010 	movw	r0, #10000	; 0x2710
 80005ae:	f001 fa5f 	bl	8001a70 <setTimer3>
				setTimer2(10);
 80005b2:	200a      	movs	r0, #10
 80005b4:	f001 fa40 	bl	8001a38 <setTimer2>
			}

			if (is_button_pressed(2)) {
 80005b8:	2002      	movs	r0, #2
 80005ba:	f7ff fea5 	bl	8000308 <is_button_pressed>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d066      	beq.n	8000692 <fsm_automatic_run+0x30a>
				status = TUNING_RED;
 80005c4:	4b35      	ldr	r3, [pc, #212]	; (800069c <fsm_automatic_run+0x314>)
 80005c6:	221f      	movs	r2, #31
 80005c8:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 80005ca:	f242 7010 	movw	r0, #10000	; 0x2710
 80005ce:	f001 fa4f 	bl	8001a70 <setTimer3>
				setTimer9(10);
 80005d2:	200a      	movs	r0, #10
 80005d4:	f001 fabc 	bl	8001b50 <setTimer9>
			}



			break;
 80005d8:	e05b      	b.n	8000692 <fsm_automatic_run+0x30a>
		case AUTO_YELLOW2:
			// TODO:
				// RED1 still on, YELLOW2 on
			setRed(0);
 80005da:	2000      	movs	r0, #0
 80005dc:	f000 fb62 	bl	8000ca4 <setRed>
			setYellow(1);
 80005e0:	2001      	movs	r0, #1
 80005e2:	f000 fb9f 	bl	8000d24 <setYellow>

				// display value by UART
			sendingUART_RUN();
 80005e6:	f000 fe95 	bl	8001314 <sendingUART_RUN>

				// if PEDESTRIAN PRESSED:
			if(is_button_pressed(0)){
 80005ea:	2000      	movs	r0, #0
 80005ec:	f7ff fe8c 	bl	8000308 <is_button_pressed>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d011      	beq.n	800061a <fsm_automatic_run+0x292>
				setTimer5(BUZZER_CYCLE);
 80005f6:	f240 5014 	movw	r0, #1300	; 0x514
 80005fa:	f001 fa71 	bl	8001ae0 <setTimer5>
				status_pedestrian = WALK_LIGHT;
 80005fe:	4b2a      	ldr	r3, [pc, #168]	; (80006a8 <fsm_automatic_run+0x320>)
 8000600:	222e      	movs	r2, #46	; 0x2e
 8000602:	601a      	str	r2, [r3, #0]
				setTimer1(PEDESTRIAN_TIME);
 8000604:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000608:	f001 f9fa 	bl	8001a00 <setTimer1>
				buzzer_freq = BUZZER_FREQ_START;
 800060c:	4b27      	ldr	r3, [pc, #156]	; (80006ac <fsm_automatic_run+0x324>)
 800060e:	2232      	movs	r2, #50	; 0x32
 8000610:	601a      	str	r2, [r3, #0]
				buzzer_time = BUZZER_CYCLE;
 8000612:	4b27      	ldr	r3, [pc, #156]	; (80006b0 <fsm_automatic_run+0x328>)
 8000614:	f240 5214 	movw	r2, #1300	; 0x514
 8000618:	601a      	str	r2, [r3, #0]
			}

			//SWITCH CASE
			if(timer4_flag && timer3_flag){
 800061a:	4b28      	ldr	r3, [pc, #160]	; (80006bc <fsm_automatic_run+0x334>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d010      	beq.n	8000644 <fsm_automatic_run+0x2bc>
 8000622:	4b24      	ldr	r3, [pc, #144]	; (80006b4 <fsm_automatic_run+0x32c>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d00c      	beq.n	8000644 <fsm_automatic_run+0x2bc>
				setTimer3(green_time);
 800062a:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <fsm_automatic_run+0x318>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4618      	mov	r0, r3
 8000630:	f001 fa1e 	bl	8001a70 <setTimer3>
				setTimer4(red_time_2);
 8000634:	4b1b      	ldr	r3, [pc, #108]	; (80006a4 <fsm_automatic_run+0x31c>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fa35 	bl	8001aa8 <setTimer4>
				status = AUTO_GREEN1;
 800063e:	4b17      	ldr	r3, [pc, #92]	; (800069c <fsm_automatic_run+0x314>)
 8000640:	2201      	movs	r2, #1
 8000642:	601a      	str	r2, [r3, #0]
			}

			if (is_button_pressed(1)) {
 8000644:	2001      	movs	r0, #1
 8000646:	f7ff fe5f 	bl	8000308 <is_button_pressed>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d009      	beq.n	8000664 <fsm_automatic_run+0x2dc>
				status = MAN_YELLOW2;
 8000650:	4b12      	ldr	r3, [pc, #72]	; (800069c <fsm_automatic_run+0x314>)
 8000652:	2218      	movs	r2, #24
 8000654:	601a      	str	r2, [r3, #0]
				setTimer3(MANUAL_TIME);
 8000656:	f242 7010 	movw	r0, #10000	; 0x2710
 800065a:	f001 fa09 	bl	8001a70 <setTimer3>
				setTimer2(10);
 800065e:	200a      	movs	r0, #10
 8000660:	f001 f9ea 	bl	8001a38 <setTimer2>
			}

			if (is_button_pressed(2)) {
 8000664:	2002      	movs	r0, #2
 8000666:	f7ff fe4f 	bl	8000308 <is_button_pressed>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d012      	beq.n	8000696 <fsm_automatic_run+0x30e>
				status = TUNING_RED;
 8000670:	4b0a      	ldr	r3, [pc, #40]	; (800069c <fsm_automatic_run+0x314>)
 8000672:	221f      	movs	r2, #31
 8000674:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 8000676:	f242 7010 	movw	r0, #10000	; 0x2710
 800067a:	f001 f9f9 	bl	8001a70 <setTimer3>
				setTimer9(10);
 800067e:	200a      	movs	r0, #10
 8000680:	f001 fa66 	bl	8001b50 <setTimer9>
			}

			break;
 8000684:	e007      	b.n	8000696 <fsm_automatic_run+0x30e>
		default:
			break;
 8000686:	bf00      	nop
 8000688:	e006      	b.n	8000698 <fsm_automatic_run+0x310>
			break;
 800068a:	bf00      	nop
 800068c:	e004      	b.n	8000698 <fsm_automatic_run+0x310>
			break;
 800068e:	bf00      	nop
 8000690:	e002      	b.n	8000698 <fsm_automatic_run+0x310>
			break;
 8000692:	bf00      	nop
 8000694:	e000      	b.n	8000698 <fsm_automatic_run+0x310>
			break;
 8000696:	bf00      	nop
	}
}
 8000698:	bf00      	nop
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000004 	.word	0x20000004
 80006a0:	20000014 	.word	0x20000014
 80006a4:	20000018 	.word	0x20000018
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000114 	.word	0x20000114
 80006b0:	20000110 	.word	0x20000110
 80006b4:	20000128 	.word	0x20000128
 80006b8:	20000010 	.word	0x20000010
 80006bc:	20000130 	.word	0x20000130
 80006c0:	2000000c 	.word	0x2000000c
 80006c4:	20000020 	.word	0x20000020
 80006c8:	2000001c 	.word	0x2000001c

080006cc <fsm_manual_run>:
 *      Author: phucd
 */

#include "fsm_manual.h"

void fsm_manual_run(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	switch(status){
 80006d0:	4ba5      	ldr	r3, [pc, #660]	; (8000968 <fsm_manual_run+0x29c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	3b15      	subs	r3, #21
 80006d6:	2b03      	cmp	r3, #3
 80006d8:	f200 813a 	bhi.w	8000950 <fsm_manual_run+0x284>
 80006dc:	a201      	add	r2, pc, #4	; (adr r2, 80006e4 <fsm_manual_run+0x18>)
 80006de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006e2:	bf00      	nop
 80006e4:	080006f5 	.word	0x080006f5
 80006e8:	0800078d 	.word	0x0800078d
 80006ec:	08000825 	.word	0x08000825
 80006f0:	080008bb 	.word	0x080008bb
	case MAN_GREEN1:
		// TODO:
			// RED2 on, GREEN1 on
		setRed(1);
 80006f4:	2001      	movs	r0, #1
 80006f6:	f000 fad5 	bl	8000ca4 <setRed>
		setGreen(0);
 80006fa:	2000      	movs	r0, #0
 80006fc:	f000 fb52 	bl	8000da4 <setGreen>

			// display value by UART
		sendingUART_RUN();
 8000700:	f000 fe08 	bl	8001314 <sendingUART_RUN>


			// if PEDESTRIAN PRESSED:
		if(is_button_pressed(0)){
 8000704:	2000      	movs	r0, #0
 8000706:	f7ff fdff 	bl	8000308 <is_button_pressed>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d00d      	beq.n	800072c <fsm_manual_run+0x60>
			status_pedestrian = STOP_LIGHT;
 8000710:	4b96      	ldr	r3, [pc, #600]	; (800096c <fsm_manual_run+0x2a0>)
 8000712:	222d      	movs	r2, #45	; 0x2d
 8000714:	601a      	str	r2, [r3, #0]
			setTimer1(PEDESTRIAN_TIME);
 8000716:	f644 6020 	movw	r0, #20000	; 0x4e20
 800071a:	f001 f971 	bl	8001a00 <setTimer1>
			buzzer_freq = BUZZER_FREQ_START;
 800071e:	4b94      	ldr	r3, [pc, #592]	; (8000970 <fsm_manual_run+0x2a4>)
 8000720:	2232      	movs	r2, #50	; 0x32
 8000722:	601a      	str	r2, [r3, #0]
			buzzer_time = BUZZER_CYCLE;
 8000724:	4b93      	ldr	r3, [pc, #588]	; (8000974 <fsm_manual_run+0x2a8>)
 8000726:	f240 5214 	movw	r2, #1300	; 0x514
 800072a:	601a      	str	r2, [r3, #0]
		}

		//SWITCH CASE
		if(is_button_pressed(1)){
 800072c:	2001      	movs	r0, #1
 800072e:	f7ff fdeb 	bl	8000308 <is_button_pressed>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d006      	beq.n	8000746 <fsm_manual_run+0x7a>
			setTimer3(MANUAL_TIME);
 8000738:	f242 7010 	movw	r0, #10000	; 0x2710
 800073c:	f001 f998 	bl	8001a70 <setTimer3>
			status = MAN_YELLOW1;
 8000740:	4b89      	ldr	r3, [pc, #548]	; (8000968 <fsm_manual_run+0x29c>)
 8000742:	2216      	movs	r2, #22
 8000744:	601a      	str	r2, [r3, #0]
		}

		if (timer3_flag) {
 8000746:	4b8c      	ldr	r3, [pc, #560]	; (8000978 <fsm_manual_run+0x2ac>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d00c      	beq.n	8000768 <fsm_manual_run+0x9c>
			status = AUTO_YELLOW1;
 800074e:	4b86      	ldr	r3, [pc, #536]	; (8000968 <fsm_manual_run+0x29c>)
 8000750:	2202      	movs	r2, #2
 8000752:	601a      	str	r2, [r3, #0]
			setTimer3(yellow_time);
 8000754:	4b89      	ldr	r3, [pc, #548]	; (800097c <fsm_manual_run+0x2b0>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4618      	mov	r0, r3
 800075a:	f001 f989 	bl	8001a70 <setTimer3>
			setTimer4(yellow_time);
 800075e:	4b87      	ldr	r3, [pc, #540]	; (800097c <fsm_manual_run+0x2b0>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4618      	mov	r0, r3
 8000764:	f001 f9a0 	bl	8001aa8 <setTimer4>
		}

		if (is_button_pressed(2)) {
 8000768:	2002      	movs	r0, #2
 800076a:	f7ff fdcd 	bl	8000308 <is_button_pressed>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	f000 80ef 	beq.w	8000954 <fsm_manual_run+0x288>
			status = TUNING_RED;
 8000776:	4b7c      	ldr	r3, [pc, #496]	; (8000968 <fsm_manual_run+0x29c>)
 8000778:	221f      	movs	r2, #31
 800077a:	601a      	str	r2, [r3, #0]
			setTimer3(TUNING_TIME);
 800077c:	f242 7010 	movw	r0, #10000	; 0x2710
 8000780:	f001 f976 	bl	8001a70 <setTimer3>
			setTimer9(10);
 8000784:	200a      	movs	r0, #10
 8000786:	f001 f9e3 	bl	8001b50 <setTimer9>
		}

		break;
 800078a:	e0e3      	b.n	8000954 <fsm_manual_run+0x288>
	case MAN_YELLOW1:
		// TODO:
			// RED2 still on, YELLOW1 on
		setRed(1);
 800078c:	2001      	movs	r0, #1
 800078e:	f000 fa89 	bl	8000ca4 <setRed>
		setYellow(0);
 8000792:	2000      	movs	r0, #0
 8000794:	f000 fac6 	bl	8000d24 <setYellow>

			// display value by UART
		sendingUART_RUN();
 8000798:	f000 fdbc 	bl	8001314 <sendingUART_RUN>

			// if PEDESTRIAN PRESSED:
		if(is_button_pressed(0)){
 800079c:	2000      	movs	r0, #0
 800079e:	f7ff fdb3 	bl	8000308 <is_button_pressed>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d00d      	beq.n	80007c4 <fsm_manual_run+0xf8>
			status_pedestrian =	STOP_LIGHT;
 80007a8:	4b70      	ldr	r3, [pc, #448]	; (800096c <fsm_manual_run+0x2a0>)
 80007aa:	222d      	movs	r2, #45	; 0x2d
 80007ac:	601a      	str	r2, [r3, #0]
			setTimer1(PEDESTRIAN_TIME);
 80007ae:	f644 6020 	movw	r0, #20000	; 0x4e20
 80007b2:	f001 f925 	bl	8001a00 <setTimer1>
			buzzer_freq = BUZZER_FREQ_START;
 80007b6:	4b6e      	ldr	r3, [pc, #440]	; (8000970 <fsm_manual_run+0x2a4>)
 80007b8:	2232      	movs	r2, #50	; 0x32
 80007ba:	601a      	str	r2, [r3, #0]
			buzzer_time = BUZZER_CYCLE;
 80007bc:	4b6d      	ldr	r3, [pc, #436]	; (8000974 <fsm_manual_run+0x2a8>)
 80007be:	f240 5214 	movw	r2, #1300	; 0x514
 80007c2:	601a      	str	r2, [r3, #0]
		}
		//SWITCH CASE
		if(is_button_pressed(1)){
 80007c4:	2001      	movs	r0, #1
 80007c6:	f7ff fd9f 	bl	8000308 <is_button_pressed>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d006      	beq.n	80007de <fsm_manual_run+0x112>
			setTimer3(MANUAL_TIME);
 80007d0:	f242 7010 	movw	r0, #10000	; 0x2710
 80007d4:	f001 f94c 	bl	8001a70 <setTimer3>
			status = MAN_GREEN2;
 80007d8:	4b63      	ldr	r3, [pc, #396]	; (8000968 <fsm_manual_run+0x29c>)
 80007da:	2217      	movs	r2, #23
 80007dc:	601a      	str	r2, [r3, #0]
		}

		if (timer3_flag) {
 80007de:	4b66      	ldr	r3, [pc, #408]	; (8000978 <fsm_manual_run+0x2ac>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d00c      	beq.n	8000800 <fsm_manual_run+0x134>
			status = AUTO_GREEN2;
 80007e6:	4b60      	ldr	r3, [pc, #384]	; (8000968 <fsm_manual_run+0x29c>)
 80007e8:	220b      	movs	r2, #11
 80007ea:	601a      	str	r2, [r3, #0]
			setTimer3(red_time);
 80007ec:	4b64      	ldr	r3, [pc, #400]	; (8000980 <fsm_manual_run+0x2b4>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f001 f93d 	bl	8001a70 <setTimer3>
			setTimer4(green_time_2);
 80007f6:	4b63      	ldr	r3, [pc, #396]	; (8000984 <fsm_manual_run+0x2b8>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4618      	mov	r0, r3
 80007fc:	f001 f954 	bl	8001aa8 <setTimer4>
		}

		if (is_button_pressed(2)) {
 8000800:	2002      	movs	r0, #2
 8000802:	f7ff fd81 	bl	8000308 <is_button_pressed>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	f000 80a5 	beq.w	8000958 <fsm_manual_run+0x28c>
			status = TUNING_RED;
 800080e:	4b56      	ldr	r3, [pc, #344]	; (8000968 <fsm_manual_run+0x29c>)
 8000810:	221f      	movs	r2, #31
 8000812:	601a      	str	r2, [r3, #0]
			setTimer3(TUNING_TIME);
 8000814:	f242 7010 	movw	r0, #10000	; 0x2710
 8000818:	f001 f92a 	bl	8001a70 <setTimer3>
			setTimer9(10);
 800081c:	200a      	movs	r0, #10
 800081e:	f001 f997 	bl	8001b50 <setTimer9>
		}

		break;
 8000822:	e099      	b.n	8000958 <fsm_manual_run+0x28c>
	case MAN_GREEN2:
		// TODO:
			// RED2 off, GREEN2 on, RED1 on
		setRed(0);
 8000824:	2000      	movs	r0, #0
 8000826:	f000 fa3d 	bl	8000ca4 <setRed>
		setGreen(1);
 800082a:	2001      	movs	r0, #1
 800082c:	f000 faba 	bl	8000da4 <setGreen>

			// display value by UART
		sendingUART_RUN();
 8000830:	f000 fd70 	bl	8001314 <sendingUART_RUN>

			// if PEDESTRIAN PRESSED:
		if(is_button_pressed(0)){
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff fd67 	bl	8000308 <is_button_pressed>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d00d      	beq.n	800085c <fsm_manual_run+0x190>
			status_pedestrian = WALK_LIGHT;
 8000840:	4b4a      	ldr	r3, [pc, #296]	; (800096c <fsm_manual_run+0x2a0>)
 8000842:	222e      	movs	r2, #46	; 0x2e
 8000844:	601a      	str	r2, [r3, #0]
			setTimer1(PEDESTRIAN_TIME);
 8000846:	f644 6020 	movw	r0, #20000	; 0x4e20
 800084a:	f001 f8d9 	bl	8001a00 <setTimer1>
			buzzer_freq = BUZZER_FREQ_START;
 800084e:	4b48      	ldr	r3, [pc, #288]	; (8000970 <fsm_manual_run+0x2a4>)
 8000850:	2232      	movs	r2, #50	; 0x32
 8000852:	601a      	str	r2, [r3, #0]
			buzzer_time = BUZZER_CYCLE;
 8000854:	4b47      	ldr	r3, [pc, #284]	; (8000974 <fsm_manual_run+0x2a8>)
 8000856:	f240 5214 	movw	r2, #1300	; 0x514
 800085a:	601a      	str	r2, [r3, #0]
		}

		//SWITCH CASE
		if(is_button_pressed(1)){
 800085c:	2001      	movs	r0, #1
 800085e:	f7ff fd53 	bl	8000308 <is_button_pressed>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d006      	beq.n	8000876 <fsm_manual_run+0x1aa>
			setTimer3(MANUAL_TIME);
 8000868:	f242 7010 	movw	r0, #10000	; 0x2710
 800086c:	f001 f900 	bl	8001a70 <setTimer3>
			status = MAN_YELLOW2;
 8000870:	4b3d      	ldr	r3, [pc, #244]	; (8000968 <fsm_manual_run+0x29c>)
 8000872:	2218      	movs	r2, #24
 8000874:	601a      	str	r2, [r3, #0]
		}

		if (timer3_flag) {
 8000876:	4b40      	ldr	r3, [pc, #256]	; (8000978 <fsm_manual_run+0x2ac>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d00c      	beq.n	8000898 <fsm_manual_run+0x1cc>
			status = AUTO_YELLOW2;
 800087e:	4b3a      	ldr	r3, [pc, #232]	; (8000968 <fsm_manual_run+0x29c>)
 8000880:	220c      	movs	r2, #12
 8000882:	601a      	str	r2, [r3, #0]
			setTimer4(yellow_time_2);
 8000884:	4b40      	ldr	r3, [pc, #256]	; (8000988 <fsm_manual_run+0x2bc>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4618      	mov	r0, r3
 800088a:	f001 f90d 	bl	8001aa8 <setTimer4>
			setTimer3(yellow_time_2);
 800088e:	4b3e      	ldr	r3, [pc, #248]	; (8000988 <fsm_manual_run+0x2bc>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4618      	mov	r0, r3
 8000894:	f001 f8ec 	bl	8001a70 <setTimer3>
		}

		if (is_button_pressed(2)) {
 8000898:	2002      	movs	r0, #2
 800089a:	f7ff fd35 	bl	8000308 <is_button_pressed>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d05b      	beq.n	800095c <fsm_manual_run+0x290>
			status = TUNING_RED;
 80008a4:	4b30      	ldr	r3, [pc, #192]	; (8000968 <fsm_manual_run+0x29c>)
 80008a6:	221f      	movs	r2, #31
 80008a8:	601a      	str	r2, [r3, #0]
			setTimer3(TUNING_TIME);
 80008aa:	f242 7010 	movw	r0, #10000	; 0x2710
 80008ae:	f001 f8df 	bl	8001a70 <setTimer3>
			setTimer9(10);
 80008b2:	200a      	movs	r0, #10
 80008b4:	f001 f94c 	bl	8001b50 <setTimer9>
		}

		break;
 80008b8:	e050      	b.n	800095c <fsm_manual_run+0x290>
	case MAN_YELLOW2:
		// TODO:
			// RED1 still on, YELLOW2 on
		setRed(0);
 80008ba:	2000      	movs	r0, #0
 80008bc:	f000 f9f2 	bl	8000ca4 <setRed>
		setYellow(1);
 80008c0:	2001      	movs	r0, #1
 80008c2:	f000 fa2f 	bl	8000d24 <setYellow>

			// display value by UART
		sendingUART_RUN();
 80008c6:	f000 fd25 	bl	8001314 <sendingUART_RUN>

			// if PEDESTRIAN PRESSED:
		if(is_button_pressed(0)){
 80008ca:	2000      	movs	r0, #0
 80008cc:	f7ff fd1c 	bl	8000308 <is_button_pressed>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d00d      	beq.n	80008f2 <fsm_manual_run+0x226>
			status_pedestrian = WALK_LIGHT;
 80008d6:	4b25      	ldr	r3, [pc, #148]	; (800096c <fsm_manual_run+0x2a0>)
 80008d8:	222e      	movs	r2, #46	; 0x2e
 80008da:	601a      	str	r2, [r3, #0]
			setTimer1(PEDESTRIAN_TIME);
 80008dc:	f644 6020 	movw	r0, #20000	; 0x4e20
 80008e0:	f001 f88e 	bl	8001a00 <setTimer1>
			buzzer_freq = BUZZER_FREQ_START;
 80008e4:	4b22      	ldr	r3, [pc, #136]	; (8000970 <fsm_manual_run+0x2a4>)
 80008e6:	2232      	movs	r2, #50	; 0x32
 80008e8:	601a      	str	r2, [r3, #0]
			buzzer_time = BUZZER_CYCLE;
 80008ea:	4b22      	ldr	r3, [pc, #136]	; (8000974 <fsm_manual_run+0x2a8>)
 80008ec:	f240 5214 	movw	r2, #1300	; 0x514
 80008f0:	601a      	str	r2, [r3, #0]
		}

		//SWITCH CASE
		if(is_button_pressed(1)){
 80008f2:	2001      	movs	r0, #1
 80008f4:	f7ff fd08 	bl	8000308 <is_button_pressed>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d006      	beq.n	800090c <fsm_manual_run+0x240>
			setTimer3(MANUAL_TIME);
 80008fe:	f242 7010 	movw	r0, #10000	; 0x2710
 8000902:	f001 f8b5 	bl	8001a70 <setTimer3>
			status = MAN_GREEN1;
 8000906:	4b18      	ldr	r3, [pc, #96]	; (8000968 <fsm_manual_run+0x29c>)
 8000908:	2215      	movs	r2, #21
 800090a:	601a      	str	r2, [r3, #0]
		}

		if (timer3_flag) {
 800090c:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <fsm_manual_run+0x2ac>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d00c      	beq.n	800092e <fsm_manual_run+0x262>
			setTimer3(green_time);
 8000914:	4b1d      	ldr	r3, [pc, #116]	; (800098c <fsm_manual_run+0x2c0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4618      	mov	r0, r3
 800091a:	f001 f8a9 	bl	8001a70 <setTimer3>
			setTimer4(red_time_2);
 800091e:	4b1c      	ldr	r3, [pc, #112]	; (8000990 <fsm_manual_run+0x2c4>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4618      	mov	r0, r3
 8000924:	f001 f8c0 	bl	8001aa8 <setTimer4>
			status = AUTO_GREEN1;
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <fsm_manual_run+0x29c>)
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]
		}

		if (is_button_pressed(2)) {
 800092e:	2002      	movs	r0, #2
 8000930:	f7ff fcea 	bl	8000308 <is_button_pressed>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d012      	beq.n	8000960 <fsm_manual_run+0x294>
			status = TUNING_RED;
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <fsm_manual_run+0x29c>)
 800093c:	221f      	movs	r2, #31
 800093e:	601a      	str	r2, [r3, #0]
			setTimer3(TUNING_TIME);
 8000940:	f242 7010 	movw	r0, #10000	; 0x2710
 8000944:	f001 f894 	bl	8001a70 <setTimer3>
			setTimer9(10);
 8000948:	200a      	movs	r0, #10
 800094a:	f001 f901 	bl	8001b50 <setTimer9>
		}

		break;
 800094e:	e007      	b.n	8000960 <fsm_manual_run+0x294>
	default:
		break;
 8000950:	bf00      	nop
 8000952:	e006      	b.n	8000962 <fsm_manual_run+0x296>
		break;
 8000954:	bf00      	nop
 8000956:	e004      	b.n	8000962 <fsm_manual_run+0x296>
		break;
 8000958:	bf00      	nop
 800095a:	e002      	b.n	8000962 <fsm_manual_run+0x296>
		break;
 800095c:	bf00      	nop
 800095e:	e000      	b.n	8000962 <fsm_manual_run+0x296>
		break;
 8000960:	bf00      	nop
	}
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000004 	.word	0x20000004
 800096c:	20000008 	.word	0x20000008
 8000970:	20000114 	.word	0x20000114
 8000974:	20000110 	.word	0x20000110
 8000978:	20000128 	.word	0x20000128
 800097c:	20000010 	.word	0x20000010
 8000980:	2000000c 	.word	0x2000000c
 8000984:	20000020 	.word	0x20000020
 8000988:	2000001c 	.word	0x2000001c
 800098c:	20000014 	.word	0x20000014
 8000990:	20000018 	.word	0x20000018

08000994 <fsm_pedestrian_run>:
 *  Created on: Dec 5, 2022
 *      Author: phucd, ngocvy
 */
#include "fsm_pedestrian.h"

void fsm_pedestrian_run(){
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
	switch(status_pedestrian){
 8000998:	4b2e      	ldr	r3, [pc, #184]	; (8000a54 <fsm_pedestrian_run+0xc0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b2d      	cmp	r3, #45	; 0x2d
 800099e:	d002      	beq.n	80009a6 <fsm_pedestrian_run+0x12>
 80009a0:	2b2e      	cmp	r3, #46	; 0x2e
 80009a2:	d028      	beq.n	80009f6 <fsm_pedestrian_run+0x62>
			}

			break;
		default:

			break;
 80009a4:	e054      	b.n	8000a50 <fsm_pedestrian_run+0xbc>
			setPedestrian(0);
 80009a6:	2000      	movs	r0, #0
 80009a8:	f000 fa3c 	bl	8000e24 <setPedestrian>
			if(timer1_flag){
 80009ac:	4b2a      	ldr	r3, [pc, #168]	; (8000a58 <fsm_pedestrian_run+0xc4>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d010      	beq.n	80009d6 <fsm_pedestrian_run+0x42>
				status_pedestrian = -1;
 80009b4:	4b27      	ldr	r3, [pc, #156]	; (8000a54 <fsm_pedestrian_run+0xc0>)
 80009b6:	f04f 32ff 	mov.w	r2, #4294967295
 80009ba:	601a      	str	r2, [r3, #0]
				setPedestrian(3); // turn off light
 80009bc:	2003      	movs	r0, #3
 80009be:	f000 fa31 	bl	8000e24 <setPedestrian>
				buzzer_freq = 0;
 80009c2:	4b26      	ldr	r3, [pc, #152]	; (8000a5c <fsm_pedestrian_run+0xc8>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
				buzzer_time = 0;
 80009c8:	4b25      	ldr	r3, [pc, #148]	; (8000a60 <fsm_pedestrian_run+0xcc>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80009ce:	4b25      	ldr	r3, [pc, #148]	; (8000a64 <fsm_pedestrian_run+0xd0>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2200      	movs	r2, #0
 80009d4:	635a      	str	r2, [r3, #52]	; 0x34
			if(status == AUTO_GREEN2 || status == AUTO_YELLOW2){
 80009d6:	4b24      	ldr	r3, [pc, #144]	; (8000a68 <fsm_pedestrian_run+0xd4>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2b0b      	cmp	r3, #11
 80009dc:	d003      	beq.n	80009e6 <fsm_pedestrian_run+0x52>
 80009de:	4b22      	ldr	r3, [pc, #136]	; (8000a68 <fsm_pedestrian_run+0xd4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	2b0c      	cmp	r3, #12
 80009e4:	d131      	bne.n	8000a4a <fsm_pedestrian_run+0xb6>
				status_pedestrian = WALK_LIGHT;
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <fsm_pedestrian_run+0xc0>)
 80009e8:	222e      	movs	r2, #46	; 0x2e
 80009ea:	601a      	str	r2, [r3, #0]
				setTimer5(BUZZER_CYCLE);
 80009ec:	f240 5014 	movw	r0, #1300	; 0x514
 80009f0:	f001 f876 	bl	8001ae0 <setTimer5>
			break;
 80009f4:	e029      	b.n	8000a4a <fsm_pedestrian_run+0xb6>
			setPedestrian(1);
 80009f6:	2001      	movs	r0, #1
 80009f8:	f000 fa14 	bl	8000e24 <setPedestrian>
			Buzzer();
 80009fc:	f000 fd36 	bl	800146c <Buzzer>
			if(timer1_flag){
 8000a00:	4b15      	ldr	r3, [pc, #84]	; (8000a58 <fsm_pedestrian_run+0xc4>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d010      	beq.n	8000a2a <fsm_pedestrian_run+0x96>
				status_pedestrian = -1;
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <fsm_pedestrian_run+0xc0>)
 8000a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0e:	601a      	str	r2, [r3, #0]
				setPedestrian(3); // turn off light
 8000a10:	2003      	movs	r0, #3
 8000a12:	f000 fa07 	bl	8000e24 <setPedestrian>
				buzzer_freq = 0;
 8000a16:	4b11      	ldr	r3, [pc, #68]	; (8000a5c <fsm_pedestrian_run+0xc8>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
				buzzer_time = 0;
 8000a1c:	4b10      	ldr	r3, [pc, #64]	; (8000a60 <fsm_pedestrian_run+0xcc>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <fsm_pedestrian_run+0xd0>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	2200      	movs	r2, #0
 8000a28:	635a      	str	r2, [r3, #52]	; 0x34
			if(status == AUTO_GREEN1 || status == AUTO_YELLOW1){
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <fsm_pedestrian_run+0xd4>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	2b01      	cmp	r3, #1
 8000a30:	d003      	beq.n	8000a3a <fsm_pedestrian_run+0xa6>
 8000a32:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <fsm_pedestrian_run+0xd4>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d109      	bne.n	8000a4e <fsm_pedestrian_run+0xba>
				status_pedestrian = STOP_LIGHT;
 8000a3a:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <fsm_pedestrian_run+0xc0>)
 8000a3c:	222d      	movs	r2, #45	; 0x2d
 8000a3e:	601a      	str	r2, [r3, #0]
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 8000a40:	4b08      	ldr	r3, [pc, #32]	; (8000a64 <fsm_pedestrian_run+0xd0>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2200      	movs	r2, #0
 8000a46:	635a      	str	r2, [r3, #52]	; 0x34
			break;
 8000a48:	e001      	b.n	8000a4e <fsm_pedestrian_run+0xba>
			break;
 8000a4a:	bf00      	nop
 8000a4c:	e000      	b.n	8000a50 <fsm_pedestrian_run+0xbc>
			break;
 8000a4e:	bf00      	nop
	}
}
 8000a50:	bf00      	nop
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	20000008 	.word	0x20000008
 8000a58:	20000118 	.word	0x20000118
 8000a5c:	20000114 	.word	0x20000114
 8000a60:	20000110 	.word	0x20000110
 8000a64:	2000016c 	.word	0x2000016c
 8000a68:	20000004 	.word	0x20000004

08000a6c <fsm_tuning_run>:


#include "fsm_tuning.h"


void fsm_tuning_run(){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	switch(status){
 8000a70:	4b83      	ldr	r3, [pc, #524]	; (8000c80 <fsm_tuning_run+0x214>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b21      	cmp	r3, #33	; 0x21
 8000a76:	d059      	beq.n	8000b2c <fsm_tuning_run+0xc0>
 8000a78:	2b21      	cmp	r3, #33	; 0x21
 8000a7a:	f300 80f7 	bgt.w	8000c6c <fsm_tuning_run+0x200>
 8000a7e:	2b1f      	cmp	r3, #31
 8000a80:	d003      	beq.n	8000a8a <fsm_tuning_run+0x1e>
 8000a82:	2b20      	cmp	r3, #32
 8000a84:	f000 80a2 	beq.w	8000bcc <fsm_tuning_run+0x160>
				status = AUTO_INIT;
			}

			break;
		default:
			break;
 8000a88:	e0f0      	b.n	8000c6c <fsm_tuning_run+0x200>
			if(is_button_pressed(3)){
 8000a8a:	2003      	movs	r0, #3
 8000a8c:	f7ff fc3c 	bl	8000308 <is_button_pressed>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d005      	beq.n	8000aa2 <fsm_tuning_run+0x36>
				red_time += 500;
 8000a96:	4b7b      	ldr	r3, [pc, #492]	; (8000c84 <fsm_tuning_run+0x218>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000a9e:	4a79      	ldr	r2, [pc, #484]	; (8000c84 <fsm_tuning_run+0x218>)
 8000aa0:	6013      	str	r3, [r2, #0]
			if(is_button_pressed_1s(3)){
 8000aa2:	2003      	movs	r0, #3
 8000aa4:	f7ff fc50 	bl	8000348 <is_button_pressed_1s>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d005      	beq.n	8000aba <fsm_tuning_run+0x4e>
				red_time -= 500;
 8000aae:	4b75      	ldr	r3, [pc, #468]	; (8000c84 <fsm_tuning_run+0x218>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000ab6:	4a73      	ldr	r2, [pc, #460]	; (8000c84 <fsm_tuning_run+0x218>)
 8000ab8:	6013      	str	r3, [r2, #0]
			red_time_2 = red_time;
 8000aba:	4b72      	ldr	r3, [pc, #456]	; (8000c84 <fsm_tuning_run+0x218>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a72      	ldr	r2, [pc, #456]	; (8000c88 <fsm_tuning_run+0x21c>)
 8000ac0:	6013      	str	r3, [r2, #0]
			if(timer9_flag){
 8000ac2:	4b72      	ldr	r3, [pc, #456]	; (8000c8c <fsm_tuning_run+0x220>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d00b      	beq.n	8000ae2 <fsm_tuning_run+0x76>
				setRed(0);
 8000aca:	2000      	movs	r0, #0
 8000acc:	f000 f8ea 	bl	8000ca4 <setRed>
				setRed(1);
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	f000 f8e7 	bl	8000ca4 <setRed>
				sendingUART_SETTING();
 8000ad6:	f000 fc8d 	bl	80013f4 <sendingUART_SETTING>
				setTimer9(1000);
 8000ada:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ade:	f001 f837 	bl	8001b50 <setTimer9>
			if(timer3_flag){
 8000ae2:	4b6b      	ldr	r3, [pc, #428]	; (8000c90 <fsm_tuning_run+0x224>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d003      	beq.n	8000af2 <fsm_tuning_run+0x86>
				status = AUTO_INIT;
 8000aea:	4b65      	ldr	r3, [pc, #404]	; (8000c80 <fsm_tuning_run+0x214>)
 8000aec:	22ff      	movs	r2, #255	; 0xff
 8000aee:	601a      	str	r2, [r3, #0]
			break;
 8000af0:	e0be      	b.n	8000c70 <fsm_tuning_run+0x204>
			else if(is_button_pressed(2)){
 8000af2:	2002      	movs	r0, #2
 8000af4:	f7ff fc08 	bl	8000308 <is_button_pressed>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d00b      	beq.n	8000b16 <fsm_tuning_run+0xaa>
				status = TUNING_YELLOW;
 8000afe:	4b60      	ldr	r3, [pc, #384]	; (8000c80 <fsm_tuning_run+0x214>)
 8000b00:	2221      	movs	r2, #33	; 0x21
 8000b02:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 8000b04:	f242 7010 	movw	r0, #10000	; 0x2710
 8000b08:	f000 ffb2 	bl	8001a70 <setTimer3>
				setTimer9(1000);
 8000b0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b10:	f001 f81e 	bl	8001b50 <setTimer9>
			break;
 8000b14:	e0ac      	b.n	8000c70 <fsm_tuning_run+0x204>
			else if(is_button_pressed(1)){
 8000b16:	2001      	movs	r0, #1
 8000b18:	f7ff fbf6 	bl	8000308 <is_button_pressed>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f000 80a6 	beq.w	8000c70 <fsm_tuning_run+0x204>
				status = AUTO_INIT;
 8000b24:	4b56      	ldr	r3, [pc, #344]	; (8000c80 <fsm_tuning_run+0x214>)
 8000b26:	22ff      	movs	r2, #255	; 0xff
 8000b28:	601a      	str	r2, [r3, #0]
			break;
 8000b2a:	e0a1      	b.n	8000c70 <fsm_tuning_run+0x204>
			if(is_button_pressed(3)){
 8000b2c:	2003      	movs	r0, #3
 8000b2e:	f7ff fbeb 	bl	8000308 <is_button_pressed>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d005      	beq.n	8000b44 <fsm_tuning_run+0xd8>
				yellow_time += 500;
 8000b38:	4b56      	ldr	r3, [pc, #344]	; (8000c94 <fsm_tuning_run+0x228>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000b40:	4a54      	ldr	r2, [pc, #336]	; (8000c94 <fsm_tuning_run+0x228>)
 8000b42:	6013      	str	r3, [r2, #0]
			if(is_button_pressed_1s(3)){
 8000b44:	2003      	movs	r0, #3
 8000b46:	f7ff fbff 	bl	8000348 <is_button_pressed_1s>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d005      	beq.n	8000b5c <fsm_tuning_run+0xf0>
				yellow_time -= 500;
 8000b50:	4b50      	ldr	r3, [pc, #320]	; (8000c94 <fsm_tuning_run+0x228>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000b58:	4a4e      	ldr	r2, [pc, #312]	; (8000c94 <fsm_tuning_run+0x228>)
 8000b5a:	6013      	str	r3, [r2, #0]
			yellow_time_2 = yellow_time;
 8000b5c:	4b4d      	ldr	r3, [pc, #308]	; (8000c94 <fsm_tuning_run+0x228>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a4d      	ldr	r2, [pc, #308]	; (8000c98 <fsm_tuning_run+0x22c>)
 8000b62:	6013      	str	r3, [r2, #0]
			if(timer9_flag){
 8000b64:	4b49      	ldr	r3, [pc, #292]	; (8000c8c <fsm_tuning_run+0x220>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d00b      	beq.n	8000b84 <fsm_tuning_run+0x118>
				setYellow(0);
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f000 f8d9 	bl	8000d24 <setYellow>
				setYellow(1);
 8000b72:	2001      	movs	r0, #1
 8000b74:	f000 f8d6 	bl	8000d24 <setYellow>
				sendingUART_SETTING();
 8000b78:	f000 fc3c 	bl	80013f4 <sendingUART_SETTING>
				setTimer9(1000);
 8000b7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b80:	f000 ffe6 	bl	8001b50 <setTimer9>
			if(timer3_flag){
 8000b84:	4b42      	ldr	r3, [pc, #264]	; (8000c90 <fsm_tuning_run+0x224>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d003      	beq.n	8000b94 <fsm_tuning_run+0x128>
				status = AUTO_INIT;
 8000b8c:	4b3c      	ldr	r3, [pc, #240]	; (8000c80 <fsm_tuning_run+0x214>)
 8000b8e:	22ff      	movs	r2, #255	; 0xff
 8000b90:	601a      	str	r2, [r3, #0]
			break;
 8000b92:	e06f      	b.n	8000c74 <fsm_tuning_run+0x208>
			else if(is_button_pressed(2)){
 8000b94:	2002      	movs	r0, #2
 8000b96:	f7ff fbb7 	bl	8000308 <is_button_pressed>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d00b      	beq.n	8000bb8 <fsm_tuning_run+0x14c>
				status = TUNING_GREEN;
 8000ba0:	4b37      	ldr	r3, [pc, #220]	; (8000c80 <fsm_tuning_run+0x214>)
 8000ba2:	2220      	movs	r2, #32
 8000ba4:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 8000ba6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000baa:	f000 ff61 	bl	8001a70 <setTimer3>
				setTimer9(1000);
 8000bae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bb2:	f000 ffcd 	bl	8001b50 <setTimer9>
			break;
 8000bb6:	e05d      	b.n	8000c74 <fsm_tuning_run+0x208>
			else if(is_button_pressed(1)){
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f7ff fba5 	bl	8000308 <is_button_pressed>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d057      	beq.n	8000c74 <fsm_tuning_run+0x208>
				status = AUTO_INIT;
 8000bc4:	4b2e      	ldr	r3, [pc, #184]	; (8000c80 <fsm_tuning_run+0x214>)
 8000bc6:	22ff      	movs	r2, #255	; 0xff
 8000bc8:	601a      	str	r2, [r3, #0]
			break;
 8000bca:	e053      	b.n	8000c74 <fsm_tuning_run+0x208>
			if(is_button_pressed(3)){
 8000bcc:	2003      	movs	r0, #3
 8000bce:	f7ff fb9b 	bl	8000308 <is_button_pressed>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d005      	beq.n	8000be4 <fsm_tuning_run+0x178>
				green_time += 500;
 8000bd8:	4b30      	ldr	r3, [pc, #192]	; (8000c9c <fsm_tuning_run+0x230>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000be0:	4a2e      	ldr	r2, [pc, #184]	; (8000c9c <fsm_tuning_run+0x230>)
 8000be2:	6013      	str	r3, [r2, #0]
			if(is_button_pressed_1s(3)){
 8000be4:	2003      	movs	r0, #3
 8000be6:	f7ff fbaf 	bl	8000348 <is_button_pressed_1s>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d005      	beq.n	8000bfc <fsm_tuning_run+0x190>
				green_time -= 500;
 8000bf0:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <fsm_tuning_run+0x230>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8000bf8:	4a28      	ldr	r2, [pc, #160]	; (8000c9c <fsm_tuning_run+0x230>)
 8000bfa:	6013      	str	r3, [r2, #0]
			green_time_2 = green_time;
 8000bfc:	4b27      	ldr	r3, [pc, #156]	; (8000c9c <fsm_tuning_run+0x230>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a27      	ldr	r2, [pc, #156]	; (8000ca0 <fsm_tuning_run+0x234>)
 8000c02:	6013      	str	r3, [r2, #0]
			if(timer9_flag){
 8000c04:	4b21      	ldr	r3, [pc, #132]	; (8000c8c <fsm_tuning_run+0x220>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d00b      	beq.n	8000c24 <fsm_tuning_run+0x1b8>
				setGreen(0);
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	f000 f8c9 	bl	8000da4 <setGreen>
				setGreen(1);
 8000c12:	2001      	movs	r0, #1
 8000c14:	f000 f8c6 	bl	8000da4 <setGreen>
				sendingUART_SETTING();
 8000c18:	f000 fbec 	bl	80013f4 <sendingUART_SETTING>
				setTimer9(1000);
 8000c1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c20:	f000 ff96 	bl	8001b50 <setTimer9>
			if(timer3_flag){
 8000c24:	4b1a      	ldr	r3, [pc, #104]	; (8000c90 <fsm_tuning_run+0x224>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d003      	beq.n	8000c34 <fsm_tuning_run+0x1c8>
				status = AUTO_INIT;
 8000c2c:	4b14      	ldr	r3, [pc, #80]	; (8000c80 <fsm_tuning_run+0x214>)
 8000c2e:	22ff      	movs	r2, #255	; 0xff
 8000c30:	601a      	str	r2, [r3, #0]
			break;
 8000c32:	e021      	b.n	8000c78 <fsm_tuning_run+0x20c>
			else if(is_button_pressed(2)){
 8000c34:	2002      	movs	r0, #2
 8000c36:	f7ff fb67 	bl	8000308 <is_button_pressed>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d00b      	beq.n	8000c58 <fsm_tuning_run+0x1ec>
				status = TUNING_RED;
 8000c40:	4b0f      	ldr	r3, [pc, #60]	; (8000c80 <fsm_tuning_run+0x214>)
 8000c42:	221f      	movs	r2, #31
 8000c44:	601a      	str	r2, [r3, #0]
				setTimer3(TUNING_TIME);
 8000c46:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c4a:	f000 ff11 	bl	8001a70 <setTimer3>
				setTimer9(1000);
 8000c4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c52:	f000 ff7d 	bl	8001b50 <setTimer9>
			break;
 8000c56:	e00f      	b.n	8000c78 <fsm_tuning_run+0x20c>
			else if(is_button_pressed(1)){
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f7ff fb55 	bl	8000308 <is_button_pressed>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d009      	beq.n	8000c78 <fsm_tuning_run+0x20c>
				status = AUTO_INIT;
 8000c64:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <fsm_tuning_run+0x214>)
 8000c66:	22ff      	movs	r2, #255	; 0xff
 8000c68:	601a      	str	r2, [r3, #0]
			break;
 8000c6a:	e005      	b.n	8000c78 <fsm_tuning_run+0x20c>
			break;
 8000c6c:	bf00      	nop
 8000c6e:	e004      	b.n	8000c7a <fsm_tuning_run+0x20e>
			break;
 8000c70:	bf00      	nop
 8000c72:	e002      	b.n	8000c7a <fsm_tuning_run+0x20e>
			break;
 8000c74:	bf00      	nop
 8000c76:	e000      	b.n	8000c7a <fsm_tuning_run+0x20e>
			break;
 8000c78:	bf00      	nop
	}
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000004 	.word	0x20000004
 8000c84:	2000000c 	.word	0x2000000c
 8000c88:	20000018 	.word	0x20000018
 8000c8c:	20000158 	.word	0x20000158
 8000c90:	20000128 	.word	0x20000128
 8000c94:	20000010 	.word	0x20000010
 8000c98:	2000001c 	.word	0x2000001c
 8000c9c:	20000014 	.word	0x20000014
 8000ca0:	20000020 	.word	0x20000020

08000ca4 <setRed>:
 * Traffic light 2:
 *		Pin 1: D4  PB5
 *		Pin 2: D5  PB4
 */

void setRed(int index){
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	switch(index){
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d003      	beq.n	8000cba <setRed+0x16>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d00c      	beq.n	8000cd2 <setRed+0x2e>
 8000cb8:	e016      	b.n	8000ce8 <setRed+0x44>
		case 0:
			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_SET);
 8000cba:	2201      	movs	r2, #1
 8000cbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cc0:	4816      	ldr	r0, [pc, #88]	; (8000d1c <setRed+0x78>)
 8000cc2:	f001 fd48 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	2108      	movs	r1, #8
 8000cca:	4815      	ldr	r0, [pc, #84]	; (8000d20 <setRed+0x7c>)
 8000ccc:	f001 fd43 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000cd0:	e020      	b.n	8000d14 <setRed+0x70>
		case 1:
			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_SET);
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	2120      	movs	r1, #32
 8000cd6:	4812      	ldr	r0, [pc, #72]	; (8000d20 <setRed+0x7c>)
 8000cd8:	f001 fd3d 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000cdc:	2200      	movs	r2, #0
 8000cde:	2110      	movs	r1, #16
 8000ce0:	480f      	ldr	r0, [pc, #60]	; (8000d20 <setRed+0x7c>)
 8000ce2:	f001 fd38 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000ce6:	e015      	b.n	8000d14 <setRed+0x70>
		default:

			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cee:	480b      	ldr	r0, [pc, #44]	; (8000d1c <setRed+0x78>)
 8000cf0:	f001 fd31 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2108      	movs	r1, #8
 8000cf8:	4809      	ldr	r0, [pc, #36]	; (8000d20 <setRed+0x7c>)
 8000cfa:	f001 fd2c 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2120      	movs	r1, #32
 8000d02:	4807      	ldr	r0, [pc, #28]	; (8000d20 <setRed+0x7c>)
 8000d04:	f001 fd27 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2110      	movs	r1, #16
 8000d0c:	4804      	ldr	r0, [pc, #16]	; (8000d20 <setRed+0x7c>)
 8000d0e:	f001 fd22 	bl	8002756 <HAL_GPIO_WritePin>

			break;
 8000d12:	bf00      	nop
	}
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40010800 	.word	0x40010800
 8000d20:	40010c00 	.word	0x40010c00

08000d24 <setYellow>:

void setYellow(int index){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
	switch(index){
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d003      	beq.n	8000d3a <setYellow+0x16>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d00c      	beq.n	8000d52 <setYellow+0x2e>
 8000d38:	e016      	b.n	8000d68 <setYellow+0x44>
		case 0:
			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_SET);
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d40:	4816      	ldr	r0, [pc, #88]	; (8000d9c <setYellow+0x78>)
 8000d42:	f001 fd08 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2108      	movs	r1, #8
 8000d4a:	4815      	ldr	r0, [pc, #84]	; (8000da0 <setYellow+0x7c>)
 8000d4c:	f001 fd03 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000d50:	e020      	b.n	8000d94 <setYellow+0x70>
		case 1:
			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_SET);
 8000d52:	2201      	movs	r2, #1
 8000d54:	2120      	movs	r1, #32
 8000d56:	4812      	ldr	r0, [pc, #72]	; (8000da0 <setYellow+0x7c>)
 8000d58:	f001 fcfd 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_SET);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	2110      	movs	r1, #16
 8000d60:	480f      	ldr	r0, [pc, #60]	; (8000da0 <setYellow+0x7c>)
 8000d62:	f001 fcf8 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000d66:	e015      	b.n	8000d94 <setYellow+0x70>
		default:

			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d6e:	480b      	ldr	r0, [pc, #44]	; (8000d9c <setYellow+0x78>)
 8000d70:	f001 fcf1 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2108      	movs	r1, #8
 8000d78:	4809      	ldr	r0, [pc, #36]	; (8000da0 <setYellow+0x7c>)
 8000d7a:	f001 fcec 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2120      	movs	r1, #32
 8000d82:	4807      	ldr	r0, [pc, #28]	; (8000da0 <setYellow+0x7c>)
 8000d84:	f001 fce7 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2110      	movs	r1, #16
 8000d8c:	4804      	ldr	r0, [pc, #16]	; (8000da0 <setYellow+0x7c>)
 8000d8e:	f001 fce2 	bl	8002756 <HAL_GPIO_WritePin>

			break;
 8000d92:	bf00      	nop
	}
}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	40010800 	.word	0x40010800
 8000da0:	40010c00 	.word	0x40010c00

08000da4 <setGreen>:

void setGreen(int index){
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	switch(index){
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d003      	beq.n	8000dba <setGreen+0x16>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d00c      	beq.n	8000dd2 <setGreen+0x2e>
 8000db8:	e016      	b.n	8000de8 <setGreen+0x44>
		case 0:
			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dc0:	4816      	ldr	r0, [pc, #88]	; (8000e1c <setGreen+0x78>)
 8000dc2:	f001 fcc8 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_SET);
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	2108      	movs	r1, #8
 8000dca:	4815      	ldr	r0, [pc, #84]	; (8000e20 <setGreen+0x7c>)
 8000dcc:	f001 fcc3 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000dd0:	e020      	b.n	8000e14 <setGreen+0x70>
		case 1:
			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2120      	movs	r1, #32
 8000dd6:	4812      	ldr	r0, [pc, #72]	; (8000e20 <setGreen+0x7c>)
 8000dd8:	f001 fcbd 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_SET);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	2110      	movs	r1, #16
 8000de0:	480f      	ldr	r0, [pc, #60]	; (8000e20 <setGreen+0x7c>)
 8000de2:	f001 fcb8 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000de6:	e015      	b.n	8000e14 <setGreen+0x70>
		default:

			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	480b      	ldr	r0, [pc, #44]	; (8000e1c <setGreen+0x78>)
 8000df0:	f001 fcb1 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000df4:	2200      	movs	r2, #0
 8000df6:	2108      	movs	r1, #8
 8000df8:	4809      	ldr	r0, [pc, #36]	; (8000e20 <setGreen+0x7c>)
 8000dfa:	f001 fcac 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2120      	movs	r1, #32
 8000e02:	4807      	ldr	r0, [pc, #28]	; (8000e20 <setGreen+0x7c>)
 8000e04:	f001 fca7 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	4804      	ldr	r0, [pc, #16]	; (8000e20 <setGreen+0x7c>)
 8000e0e:	f001 fca2 	bl	8002756 <HAL_GPIO_WritePin>

			break;
 8000e12:	bf00      	nop
	}
}
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40010800 	.word	0x40010800
 8000e20:	40010c00 	.word	0x40010c00

08000e24 <setPedestrian>:
/*
 * @param: value
 * 			0:	RED
 * 			1: 	GREEN
 */
void setPedestrian(int value){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
	switch(value){
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d003      	beq.n	8000e3a <setPedestrian+0x16>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d00d      	beq.n	8000e54 <setPedestrian+0x30>
 8000e38:	e019      	b.n	8000e6e <setPedestrian+0x4a>
		case 0:
			HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, GPIO_PIN_SET);
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e40:	4813      	ldr	r0, [pc, #76]	; (8000e90 <setPedestrian+0x6c>)
 8000e42:	f001 fc88 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e4c:	4811      	ldr	r0, [pc, #68]	; (8000e94 <setPedestrian+0x70>)
 8000e4e:	f001 fc82 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000e52:	e019      	b.n	8000e88 <setPedestrian+0x64>
		case 1:
			HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e5a:	480d      	ldr	r0, [pc, #52]	; (8000e90 <setPedestrian+0x6c>)
 8000e5c:	f001 fc7b 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e66:	480b      	ldr	r0, [pc, #44]	; (8000e94 <setPedestrian+0x70>)
 8000e68:	f001 fc75 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000e6c:	e00c      	b.n	8000e88 <setPedestrian+0x64>
		default:
			HAL_GPIO_WritePin(D6_PEDESTRIAN_GPIO_Port, D6_PEDESTRIAN_Pin, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e74:	4806      	ldr	r0, [pc, #24]	; (8000e90 <setPedestrian+0x6c>)
 8000e76:	f001 fc6e 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D7_PEDESTRIAN_GPIO_Port, D7_PEDESTRIAN_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e80:	4804      	ldr	r0, [pc, #16]	; (8000e94 <setPedestrian+0x70>)
 8000e82:	f001 fc68 	bl	8002756 <HAL_GPIO_WritePin>

			break;
 8000e86:	bf00      	nop
	}
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40010c00 	.word	0x40010c00
 8000e94:	40010800 	.word	0x40010800

08000e98 <clearLED>:

void clearLED(int index){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
	switch(index){
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d003      	beq.n	8000eae <clearLED+0x16>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d00c      	beq.n	8000ec6 <clearLED+0x2e>
 8000eac:	e016      	b.n	8000edc <clearLED+0x44>
		case 0:
			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eb4:	4816      	ldr	r0, [pc, #88]	; (8000f10 <clearLED+0x78>)
 8000eb6:	f001 fc4e 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2108      	movs	r1, #8
 8000ebe:	4815      	ldr	r0, [pc, #84]	; (8000f14 <clearLED+0x7c>)
 8000ec0:	f001 fc49 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000ec4:	e020      	b.n	8000f08 <clearLED+0x70>
		case 1:
			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2120      	movs	r1, #32
 8000eca:	4812      	ldr	r0, [pc, #72]	; (8000f14 <clearLED+0x7c>)
 8000ecc:	f001 fc43 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2110      	movs	r1, #16
 8000ed4:	480f      	ldr	r0, [pc, #60]	; (8000f14 <clearLED+0x7c>)
 8000ed6:	f001 fc3e 	bl	8002756 <HAL_GPIO_WritePin>
			break;
 8000eda:	e015      	b.n	8000f08 <clearLED+0x70>
		default:

			HAL_GPIO_WritePin(D2_LED_RED1_GPIO_Port, D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ee2:	480b      	ldr	r0, [pc, #44]	; (8000f10 <clearLED+0x78>)
 8000ee4:	f001 fc37 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D3_LED_GREEN1_GPIO_Port, D3_LED_GREEN1_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2108      	movs	r1, #8
 8000eec:	4809      	ldr	r0, [pc, #36]	; (8000f14 <clearLED+0x7c>)
 8000eee:	f001 fc32 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D4_LED_RED2_GPIO_Port, D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2120      	movs	r1, #32
 8000ef6:	4807      	ldr	r0, [pc, #28]	; (8000f14 <clearLED+0x7c>)
 8000ef8:	f001 fc2d 	bl	8002756 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(D5_LED_GREEN2_GPIO_Port, D5_LED_GREEN2_Pin, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2110      	movs	r1, #16
 8000f00:	4804      	ldr	r0, [pc, #16]	; (8000f14 <clearLED+0x7c>)
 8000f02:	f001 fc28 	bl	8002756 <HAL_GPIO_WritePin>


			break;
 8000f06:	bf00      	nop
	}
}
 8000f08:	bf00      	nop
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40010800 	.word	0x40010800
 8000f14:	40010c00 	.word	0x40010c00

08000f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1c:	f001 f860 	bl	8001fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f20:	f000 f840 	bl	8000fa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f24:	f000 f96c 	bl	8001200 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f28:	f000 f87e 	bl	8001028 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000f2c:	f000 f8c8 	bl	80010c0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000f30:	f000 f93c 	bl	80011ac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f34:	4813      	ldr	r0, [pc, #76]	; (8000f84 <main+0x6c>)
 8000f36:	f002 f891 	bl	800305c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4812      	ldr	r0, [pc, #72]	; (8000f88 <main+0x70>)
 8000f3e:	f002 f937 	bl	80031b0 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SCH_Add_Task(TimerRun,0,10);
 8000f42:	220a      	movs	r2, #10
 8000f44:	2100      	movs	r1, #0
 8000f46:	4811      	ldr	r0, [pc, #68]	; (8000f8c <main+0x74>)
 8000f48:	f000 faea 	bl	8001520 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 10);
 8000f4c:	220a      	movs	r2, #10
 8000f4e:	2100      	movs	r1, #0
 8000f50:	480f      	ldr	r0, [pc, #60]	; (8000f90 <main+0x78>)
 8000f52:	f000 fae5 	bl	8001520 <SCH_Add_Task>

  SCH_Add_Task(fsm_automatic_run, 0, 10);
 8000f56:	220a      	movs	r2, #10
 8000f58:	2100      	movs	r1, #0
 8000f5a:	480e      	ldr	r0, [pc, #56]	; (8000f94 <main+0x7c>)
 8000f5c:	f000 fae0 	bl	8001520 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 0, 10);
 8000f60:	220a      	movs	r2, #10
 8000f62:	2100      	movs	r1, #0
 8000f64:	480c      	ldr	r0, [pc, #48]	; (8000f98 <main+0x80>)
 8000f66:	f000 fadb 	bl	8001520 <SCH_Add_Task>
  SCH_Add_Task(fsm_tuning_run, 0, 10);
 8000f6a:	220a      	movs	r2, #10
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	480b      	ldr	r0, [pc, #44]	; (8000f9c <main+0x84>)
 8000f70:	f000 fad6 	bl	8001520 <SCH_Add_Task>

  SCH_Add_Task(fsm_pedestrian_run, 0, 10);
 8000f74:	220a      	movs	r2, #10
 8000f76:	2100      	movs	r1, #0
 8000f78:	4809      	ldr	r0, [pc, #36]	; (8000fa0 <main+0x88>)
 8000f7a:	f000 fad1 	bl	8001520 <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Tasks();
 8000f7e:	f000 fd29 	bl	80019d4 <SCH_Dispatch_Tasks>
 8000f82:	e7fc      	b.n	8000f7e <main+0x66>
 8000f84:	200001b4 	.word	0x200001b4
 8000f88:	2000016c 	.word	0x2000016c
 8000f8c:	08001b89 	.word	0x08001b89
 8000f90:	080001f5 	.word	0x080001f5
 8000f94:	08000389 	.word	0x08000389
 8000f98:	080006cd 	.word	0x080006cd
 8000f9c:	08000a6d 	.word	0x08000a6d
 8000fa0:	08000995 	.word	0x08000995

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b090      	sub	sp, #64	; 0x40
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0318 	add.w	r3, r7, #24
 8000fae:	2228      	movs	r2, #40	; 0x28
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f003 fc62 	bl	800487c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fce:	2310      	movs	r3, #16
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000fda:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe0:	f107 0318 	add.w	r3, r7, #24
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f001 fbcf 	bl	8002788 <HAL_RCC_OscConfig>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ff0:	f000 f98a 	bl	8001308 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001004:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2102      	movs	r1, #2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fe3a 	bl	8002c88 <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800101a:	f000 f975 	bl	8001308 <Error_Handler>
  }
}
 800101e:	bf00      	nop
 8001020:	3740      	adds	r7, #64	; 0x40
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800102e:	f107 0308 	add.w	r3, r7, #8
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800103c:	463b      	mov	r3, r7
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001044:	4b1d      	ldr	r3, [pc, #116]	; (80010bc <MX_TIM2_Init+0x94>)
 8001046:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800104a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800104c:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <MX_TIM2_Init+0x94>)
 800104e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001052:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001054:	4b19      	ldr	r3, [pc, #100]	; (80010bc <MX_TIM2_Init+0x94>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 79;
 800105a:	4b18      	ldr	r3, [pc, #96]	; (80010bc <MX_TIM2_Init+0x94>)
 800105c:	224f      	movs	r2, #79	; 0x4f
 800105e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001060:	4b16      	ldr	r3, [pc, #88]	; (80010bc <MX_TIM2_Init+0x94>)
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001066:	4b15      	ldr	r3, [pc, #84]	; (80010bc <MX_TIM2_Init+0x94>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800106c:	4813      	ldr	r0, [pc, #76]	; (80010bc <MX_TIM2_Init+0x94>)
 800106e:	f001 ffa5 	bl	8002fbc <HAL_TIM_Base_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001078:	f000 f946 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800107c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001080:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001082:	f107 0308 	add.w	r3, r7, #8
 8001086:	4619      	mov	r1, r3
 8001088:	480c      	ldr	r0, [pc, #48]	; (80010bc <MX_TIM2_Init+0x94>)
 800108a:	f002 faf9 	bl	8003680 <HAL_TIM_ConfigClockSource>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001094:	f000 f938 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001098:	2300      	movs	r3, #0
 800109a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800109c:	2300      	movs	r3, #0
 800109e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010a0:	463b      	mov	r3, r7
 80010a2:	4619      	mov	r1, r3
 80010a4:	4805      	ldr	r0, [pc, #20]	; (80010bc <MX_TIM2_Init+0x94>)
 80010a6:	f002 fe77 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010b0:	f000 f92a 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200001b4 	.word	0x200001b4

080010c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08e      	sub	sp, #56	; 0x38
 80010c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	605a      	str	r2, [r3, #4]
 80010d0:	609a      	str	r2, [r3, #8]
 80010d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d4:	f107 0320 	add.w	r3, r7, #32
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
 80010ec:	615a      	str	r2, [r3, #20]
 80010ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010f0:	4b2c      	ldr	r3, [pc, #176]	; (80011a4 <MX_TIM3_Init+0xe4>)
 80010f2:	4a2d      	ldr	r2, [pc, #180]	; (80011a8 <MX_TIM3_Init+0xe8>)
 80010f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80010f6:	4b2b      	ldr	r3, [pc, #172]	; (80011a4 <MX_TIM3_Init+0xe4>)
 80010f8:	223f      	movs	r2, #63	; 0x3f
 80010fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fc:	4b29      	ldr	r3, [pc, #164]	; (80011a4 <MX_TIM3_Init+0xe4>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001102:	4b28      	ldr	r3, [pc, #160]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001104:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001108:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110a:	4b26      	ldr	r3, [pc, #152]	; (80011a4 <MX_TIM3_Init+0xe4>)
 800110c:	2200      	movs	r2, #0
 800110e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001110:	4b24      	ldr	r3, [pc, #144]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001116:	4823      	ldr	r0, [pc, #140]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001118:	f001 ff50 	bl	8002fbc <HAL_TIM_Base_Init>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001122:	f000 f8f1 	bl	8001308 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001126:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800112a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800112c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001130:	4619      	mov	r1, r3
 8001132:	481c      	ldr	r0, [pc, #112]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001134:	f002 faa4 	bl	8003680 <HAL_TIM_ConfigClockSource>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800113e:	f000 f8e3 	bl	8001308 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001142:	4818      	ldr	r0, [pc, #96]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001144:	f001 ffdc 	bl	8003100 <HAL_TIM_PWM_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800114e:	f000 f8db 	bl	8001308 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001156:	2300      	movs	r3, #0
 8001158:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	4619      	mov	r1, r3
 8001160:	4810      	ldr	r0, [pc, #64]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001162:	f002 fe19 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800116c:	f000 f8cc 	bl	8001308 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001170:	2360      	movs	r3, #96	; 0x60
 8001172:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001178:	2300      	movs	r3, #0
 800117a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001180:	1d3b      	adds	r3, r7, #4
 8001182:	2200      	movs	r2, #0
 8001184:	4619      	mov	r1, r3
 8001186:	4807      	ldr	r0, [pc, #28]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001188:	f002 f9bc 	bl	8003504 <HAL_TIM_PWM_ConfigChannel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001192:	f000 f8b9 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001196:	4803      	ldr	r0, [pc, #12]	; (80011a4 <MX_TIM3_Init+0xe4>)
 8001198:	f000 fe00 	bl	8001d9c <HAL_TIM_MspPostInit>

}
 800119c:	bf00      	nop
 800119e:	3738      	adds	r7, #56	; 0x38
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000016c 	.word	0x2000016c
 80011a8:	40000400 	.word	0x40000400

080011ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <MX_USART2_UART_Init+0x50>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011e4:	f002 fe48 	bl	8003e78 <HAL_UART_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011ee:	f000 f88b 	bl	8001308 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200001fc 	.word	0x200001fc
 80011fc:	40004400 	.word	0x40004400

08001200 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001206:	f107 0308 	add.w	r3, r7, #8
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001214:	4b34      	ldr	r3, [pc, #208]	; (80012e8 <MX_GPIO_Init+0xe8>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	4a33      	ldr	r2, [pc, #204]	; (80012e8 <MX_GPIO_Init+0xe8>)
 800121a:	f043 0304 	orr.w	r3, r3, #4
 800121e:	6193      	str	r3, [r2, #24]
 8001220:	4b31      	ldr	r3, [pc, #196]	; (80012e8 <MX_GPIO_Init+0xe8>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f003 0304 	and.w	r3, r3, #4
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122c:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <MX_GPIO_Init+0xe8>)
 800122e:	699b      	ldr	r3, [r3, #24]
 8001230:	4a2d      	ldr	r2, [pc, #180]	; (80012e8 <MX_GPIO_Init+0xe8>)
 8001232:	f043 0308 	orr.w	r3, r3, #8
 8001236:	6193      	str	r3, [r2, #24]
 8001238:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <MX_GPIO_Init+0xe8>)
 800123a:	699b      	ldr	r3, [r3, #24]
 800123c:	f003 0308 	and.w	r3, r3, #8
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_PEDESTRIAN_Pin|D3_LED_GREEN1_Pin|D5_LED_GREEN2_Pin|D4_LED_RED2_Pin, GPIO_PIN_RESET);
 8001244:	2200      	movs	r2, #0
 8001246:	f44f 6187 	mov.w	r1, #1080	; 0x438
 800124a:	4828      	ldr	r0, [pc, #160]	; (80012ec <MX_GPIO_Init+0xec>)
 800124c:	f001 fa83 	bl	8002756 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_PEDESTRIAN_Pin|D2_LED_RED1_Pin, GPIO_PIN_RESET);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8001256:	4826      	ldr	r0, [pc, #152]	; (80012f0 <MX_GPIO_Init+0xf0>)
 8001258:	f001 fa7d 	bl	8002756 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_MAN_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_MAN_Pin;
 800125c:	2303      	movs	r3, #3
 800125e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001264:	2301      	movs	r3, #1
 8001266:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	f107 0308 	add.w	r3, r7, #8
 800126c:	4619      	mov	r1, r3
 800126e:	4820      	ldr	r0, [pc, #128]	; (80012f0 <MX_GPIO_Init+0xf0>)
 8001270:	f001 f8d6 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pin : A2_TUNING_Pin */
  GPIO_InitStruct.Pin = A2_TUNING_Pin;
 8001274:	2310      	movs	r3, #16
 8001276:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A2_TUNING_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 0308 	add.w	r3, r7, #8
 8001284:	4619      	mov	r1, r3
 8001286:	481a      	ldr	r0, [pc, #104]	; (80012f0 <MX_GPIO_Init+0xf0>)
 8001288:	f001 f8ca 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_SET_Pin */
  GPIO_InitStruct.Pin = A3_SET_Pin;
 800128c:	2301      	movs	r3, #1
 800128e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001294:	2301      	movs	r3, #1
 8001296:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_SET_GPIO_Port, &GPIO_InitStruct);
 8001298:	f107 0308 	add.w	r3, r7, #8
 800129c:	4619      	mov	r1, r3
 800129e:	4813      	ldr	r0, [pc, #76]	; (80012ec <MX_GPIO_Init+0xec>)
 80012a0:	f001 f8be 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_PEDESTRIAN_Pin D3_LED_GREEN1_Pin D5_LED_GREEN2_Pin D4_LED_RED2_Pin */
  GPIO_InitStruct.Pin = D6_PEDESTRIAN_Pin|D3_LED_GREEN1_Pin|D5_LED_GREEN2_Pin|D4_LED_RED2_Pin;
 80012a4:	f44f 6387 	mov.w	r3, #1080	; 0x438
 80012a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012aa:	2301      	movs	r3, #1
 80012ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b2:	2302      	movs	r3, #2
 80012b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	4619      	mov	r1, r3
 80012bc:	480b      	ldr	r0, [pc, #44]	; (80012ec <MX_GPIO_Init+0xec>)
 80012be:	f001 f8af 	bl	8002420 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_PEDESTRIAN_Pin D2_LED_RED1_Pin */
  GPIO_InitStruct.Pin = D7_PEDESTRIAN_Pin|D2_LED_RED1_Pin;
 80012c2:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80012c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2302      	movs	r3, #2
 80012d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d4:	f107 0308 	add.w	r3, r7, #8
 80012d8:	4619      	mov	r1, r3
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_GPIO_Init+0xf0>)
 80012dc:	f001 f8a0 	bl	8002420 <HAL_GPIO_Init>

}
 80012e0:	bf00      	nop
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40010c00 	.word	0x40010c00
 80012f0:	40010800 	.word	0x40010800

080012f4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80012fc:	f000 fb32 	bl	8001964 <SCH_Update>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800130c:	b672      	cpsid	i
}
 800130e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001310:	e7fe      	b.n	8001310 <Error_Handler+0x8>
	...

08001314 <sendingUART_RUN>:
 *      Author: PC
 */

#include "perihersal.h"

void sendingUART_RUN(){
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	if(timer2_flag){
 8001318:	4b2a      	ldr	r3, [pc, #168]	; (80013c4 <sendingUART_RUN+0xb0>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d04f      	beq.n	80013c0 <sendingUART_RUN+0xac>
		if(!timer3_flag){
 8001320:	4b29      	ldr	r3, [pc, #164]	; (80013c8 <sendingUART_RUN+0xb4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d115      	bne.n	8001354 <sendingUART_RUN+0x40>
			HAL_UART_Transmit(&huart2, (void *)buffer_tx, sprintf (buffer_tx,"!7SEG:%d:LIGHT1#\r\n", timer3_counter/100), 1000);
 8001328:	4b28      	ldr	r3, [pc, #160]	; (80013cc <sendingUART_RUN+0xb8>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a28      	ldr	r2, [pc, #160]	; (80013d0 <sendingUART_RUN+0xbc>)
 800132e:	fb82 1203 	smull	r1, r2, r2, r3
 8001332:	1152      	asrs	r2, r2, #5
 8001334:	17db      	asrs	r3, r3, #31
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	461a      	mov	r2, r3
 800133a:	4926      	ldr	r1, [pc, #152]	; (80013d4 <sendingUART_RUN+0xc0>)
 800133c:	4826      	ldr	r0, [pc, #152]	; (80013d8 <sendingUART_RUN+0xc4>)
 800133e:	f003 faa5 	bl	800488c <siprintf>
 8001342:	4603      	mov	r3, r0
 8001344:	b29a      	uxth	r2, r3
 8001346:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134a:	4923      	ldr	r1, [pc, #140]	; (80013d8 <sendingUART_RUN+0xc4>)
 800134c:	4823      	ldr	r0, [pc, #140]	; (80013dc <sendingUART_RUN+0xc8>)
 800134e:	f002 fde0 	bl	8003f12 <HAL_UART_Transmit>
 8001352:	e00b      	b.n	800136c <sendingUART_RUN+0x58>
		}else{
			HAL_UART_Transmit(&huart2, (void *)buffer_tx, sprintf (buffer_tx,"!7SEG:DELAY:LIGHT1#\r\n"), 1000);
 8001354:	4922      	ldr	r1, [pc, #136]	; (80013e0 <sendingUART_RUN+0xcc>)
 8001356:	4820      	ldr	r0, [pc, #128]	; (80013d8 <sendingUART_RUN+0xc4>)
 8001358:	f003 fa98 	bl	800488c <siprintf>
 800135c:	4603      	mov	r3, r0
 800135e:	b29a      	uxth	r2, r3
 8001360:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001364:	491c      	ldr	r1, [pc, #112]	; (80013d8 <sendingUART_RUN+0xc4>)
 8001366:	481d      	ldr	r0, [pc, #116]	; (80013dc <sendingUART_RUN+0xc8>)
 8001368:	f002 fdd3 	bl	8003f12 <HAL_UART_Transmit>
		}

		if(!timer4_flag){
 800136c:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <sendingUART_RUN+0xd0>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d115      	bne.n	80013a0 <sendingUART_RUN+0x8c>
			HAL_UART_Transmit(&huart2, (void *)buffer_tx, sprintf (buffer_tx,"!7SEG:%d:LIGHT2#\r\n", timer4_counter/100), 1000);
 8001374:	4b1c      	ldr	r3, [pc, #112]	; (80013e8 <sendingUART_RUN+0xd4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a15      	ldr	r2, [pc, #84]	; (80013d0 <sendingUART_RUN+0xbc>)
 800137a:	fb82 1203 	smull	r1, r2, r2, r3
 800137e:	1152      	asrs	r2, r2, #5
 8001380:	17db      	asrs	r3, r3, #31
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	461a      	mov	r2, r3
 8001386:	4919      	ldr	r1, [pc, #100]	; (80013ec <sendingUART_RUN+0xd8>)
 8001388:	4813      	ldr	r0, [pc, #76]	; (80013d8 <sendingUART_RUN+0xc4>)
 800138a:	f003 fa7f 	bl	800488c <siprintf>
 800138e:	4603      	mov	r3, r0
 8001390:	b29a      	uxth	r2, r3
 8001392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001396:	4910      	ldr	r1, [pc, #64]	; (80013d8 <sendingUART_RUN+0xc4>)
 8001398:	4810      	ldr	r0, [pc, #64]	; (80013dc <sendingUART_RUN+0xc8>)
 800139a:	f002 fdba 	bl	8003f12 <HAL_UART_Transmit>
 800139e:	e00b      	b.n	80013b8 <sendingUART_RUN+0xa4>
		}else{
			HAL_UART_Transmit(&huart2, (void *)buffer_tx, sprintf (buffer_tx,"!7SEG:DELAY:LIGHT2#\r\n"), 1000);
 80013a0:	4913      	ldr	r1, [pc, #76]	; (80013f0 <sendingUART_RUN+0xdc>)
 80013a2:	480d      	ldr	r0, [pc, #52]	; (80013d8 <sendingUART_RUN+0xc4>)
 80013a4:	f003 fa72 	bl	800488c <siprintf>
 80013a8:	4603      	mov	r3, r0
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b0:	4909      	ldr	r1, [pc, #36]	; (80013d8 <sendingUART_RUN+0xc4>)
 80013b2:	480a      	ldr	r0, [pc, #40]	; (80013dc <sendingUART_RUN+0xc8>)
 80013b4:	f002 fdad 	bl	8003f12 <HAL_UART_Transmit>
		}
		setTimer2(1000);
 80013b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013bc:	f000 fb3c 	bl	8001a38 <setTimer2>
	}
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000120 	.word	0x20000120
 80013c8:	20000128 	.word	0x20000128
 80013cc:	2000012c 	.word	0x2000012c
 80013d0:	51eb851f 	.word	0x51eb851f
 80013d4:	08005118 	.word	0x08005118
 80013d8:	200000f0 	.word	0x200000f0
 80013dc:	200001fc 	.word	0x200001fc
 80013e0:	0800512c 	.word	0x0800512c
 80013e4:	20000130 	.word	0x20000130
 80013e8:	20000134 	.word	0x20000134
 80013ec:	08005144 	.word	0x08005144
 80013f0:	08005158 	.word	0x08005158

080013f4 <sendingUART_SETTING>:

void sendingUART_SETTING(){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af02      	add	r7, sp, #8
		HAL_UART_Transmit(&huart2, (void *)buffer_tx, sprintf (buffer_tx,"!RED:%d:YELLOW:%d:GREEN:%d#\r\n", red_time/100, yellow_time/100, green_time/100), 1000);
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <sendingUART_SETTING+0x5c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a15      	ldr	r2, [pc, #84]	; (8001454 <sendingUART_SETTING+0x60>)
 8001400:	fb82 1203 	smull	r1, r2, r2, r3
 8001404:	1152      	asrs	r2, r2, #5
 8001406:	17db      	asrs	r3, r3, #31
 8001408:	1ad1      	subs	r1, r2, r3
 800140a:	4b13      	ldr	r3, [pc, #76]	; (8001458 <sendingUART_SETTING+0x64>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a11      	ldr	r2, [pc, #68]	; (8001454 <sendingUART_SETTING+0x60>)
 8001410:	fb82 0203 	smull	r0, r2, r2, r3
 8001414:	1152      	asrs	r2, r2, #5
 8001416:	17db      	asrs	r3, r3, #31
 8001418:	1ad0      	subs	r0, r2, r3
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <sendingUART_SETTING+0x68>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a0d      	ldr	r2, [pc, #52]	; (8001454 <sendingUART_SETTING+0x60>)
 8001420:	fb82 c203 	smull	ip, r2, r2, r3
 8001424:	1152      	asrs	r2, r2, #5
 8001426:	17db      	asrs	r3, r3, #31
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	4603      	mov	r3, r0
 800142e:	460a      	mov	r2, r1
 8001430:	490b      	ldr	r1, [pc, #44]	; (8001460 <sendingUART_SETTING+0x6c>)
 8001432:	480c      	ldr	r0, [pc, #48]	; (8001464 <sendingUART_SETTING+0x70>)
 8001434:	f003 fa2a 	bl	800488c <siprintf>
 8001438:	4603      	mov	r3, r0
 800143a:	b29a      	uxth	r2, r3
 800143c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001440:	4908      	ldr	r1, [pc, #32]	; (8001464 <sendingUART_SETTING+0x70>)
 8001442:	4809      	ldr	r0, [pc, #36]	; (8001468 <sendingUART_SETTING+0x74>)
 8001444:	f002 fd65 	bl	8003f12 <HAL_UART_Transmit>
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	2000000c 	.word	0x2000000c
 8001454:	51eb851f 	.word	0x51eb851f
 8001458:	20000010 	.word	0x20000010
 800145c:	20000014 	.word	0x20000014
 8001460:	08005170 	.word	0x08005170
 8001464:	200000f0 	.word	0x200000f0
 8001468:	200001fc 	.word	0x200001fc

0800146c <Buzzer>:

void Buzzer(){
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
	if(timer5_flag){
 8001470:	4b25      	ldr	r3, [pc, #148]	; (8001508 <Buzzer+0x9c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d03c      	beq.n	80014f2 <Buzzer+0x86>
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, buzzer_freq);
 8001478:	4b24      	ldr	r3, [pc, #144]	; (800150c <Buzzer+0xa0>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b24      	ldr	r3, [pc, #144]	; (8001510 <Buzzer+0xa4>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	635a      	str	r2, [r3, #52]	; 0x34
		setTimer6(buzzer_time/2);
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <Buzzer+0xa8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	0fda      	lsrs	r2, r3, #31
 8001488:	4413      	add	r3, r2
 800148a:	105b      	asrs	r3, r3, #1
 800148c:	4618      	mov	r0, r3
 800148e:	f000 fb43 	bl	8001b18 <setTimer6>
		if(timer3_counter<5000){
 8001492:	4b21      	ldr	r3, [pc, #132]	; (8001518 <Buzzer+0xac>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f241 3287 	movw	r2, #4999	; 0x1387
 800149a:	4293      	cmp	r3, r2
 800149c:	dc0a      	bgt.n	80014b4 <Buzzer+0x48>
			buzzer_freq += 100;
 800149e:	4b1b      	ldr	r3, [pc, #108]	; (800150c <Buzzer+0xa0>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	3364      	adds	r3, #100	; 0x64
 80014a4:	4a19      	ldr	r2, [pc, #100]	; (800150c <Buzzer+0xa0>)
 80014a6:	6013      	str	r3, [r2, #0]
			buzzer_time -= 100;
 80014a8:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <Buzzer+0xa8>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	3b64      	subs	r3, #100	; 0x64
 80014ae:	4a19      	ldr	r2, [pc, #100]	; (8001514 <Buzzer+0xa8>)
 80014b0:	6013      	str	r3, [r2, #0]
 80014b2:	e009      	b.n	80014c8 <Buzzer+0x5c>
		}else{
			buzzer_freq += 30;
 80014b4:	4b15      	ldr	r3, [pc, #84]	; (800150c <Buzzer+0xa0>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	331e      	adds	r3, #30
 80014ba:	4a14      	ldr	r2, [pc, #80]	; (800150c <Buzzer+0xa0>)
 80014bc:	6013      	str	r3, [r2, #0]
			buzzer_time -= 30;
 80014be:	4b15      	ldr	r3, [pc, #84]	; (8001514 <Buzzer+0xa8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	3b1e      	subs	r3, #30
 80014c4:	4a13      	ldr	r2, [pc, #76]	; (8001514 <Buzzer+0xa8>)
 80014c6:	6013      	str	r3, [r2, #0]
		}


		if(buzzer_freq >= 1000) buzzer_freq = 1000;
 80014c8:	4b10      	ldr	r3, [pc, #64]	; (800150c <Buzzer+0xa0>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014d0:	db03      	blt.n	80014da <Buzzer+0x6e>
 80014d2:	4b0e      	ldr	r3, [pc, #56]	; (800150c <Buzzer+0xa0>)
 80014d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014d8:	601a      	str	r2, [r3, #0]
		if(buzzer_time <= 100)	buzzer_time = 100;
 80014da:	4b0e      	ldr	r3, [pc, #56]	; (8001514 <Buzzer+0xa8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b64      	cmp	r3, #100	; 0x64
 80014e0:	dc02      	bgt.n	80014e8 <Buzzer+0x7c>
 80014e2:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <Buzzer+0xa8>)
 80014e4:	2264      	movs	r2, #100	; 0x64
 80014e6:	601a      	str	r2, [r3, #0]
		setTimer5(buzzer_time);
 80014e8:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <Buzzer+0xa8>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 faf7 	bl	8001ae0 <setTimer5>
	}
	if(timer6_flag){
 80014f2:	4b0a      	ldr	r3, [pc, #40]	; (800151c <Buzzer+0xb0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <Buzzer+0x96>
		__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80014fa:	4b05      	ldr	r3, [pc, #20]	; (8001510 <Buzzer+0xa4>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2200      	movs	r2, #0
 8001500:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000138 	.word	0x20000138
 800150c:	20000114 	.word	0x20000114
 8001510:	2000016c 	.word	0x2000016c
 8001514:	20000110 	.word	0x20000110
 8001518:	2000012c 	.word	0x2000012c
 800151c:	20000140 	.word	0x20000140

08001520 <SCH_Add_Task>:
	clearLED(0);
	clearLED(1);

}

void SCH_Add_Task( void (*pFunction)() , uint32_t DELAY, uint32_t PERIOD){
 8001520:	b4b0      	push	{r4, r5, r7}
 8001522:	b087      	sub	sp, #28
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]

	if(len<SCH_MAX_TASKS){
 800152c:	4b8f      	ldr	r3, [pc, #572]	; (800176c <SCH_Add_Task+0x24c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b1d      	cmp	r3, #29
 8001532:	f300 81bd 	bgt.w	80018b0 <SCH_Add_Task+0x390>

        if(len == 0){
 8001536:	4b8d      	ldr	r3, [pc, #564]	; (800176c <SCH_Add_Task+0x24c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d118      	bne.n	8001570 <SCH_Add_Task+0x50>

            sTask[0].pTask = pFunction;
 800153e:	4a8c      	ldr	r2, [pc, #560]	; (8001770 <SCH_Add_Task+0x250>)
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	6013      	str	r3, [r2, #0]
            sTask[0].Delay = DELAY/TICK;
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	4a8b      	ldr	r2, [pc, #556]	; (8001774 <SCH_Add_Task+0x254>)
 8001548:	fba2 2303 	umull	r2, r3, r2, r3
 800154c:	08db      	lsrs	r3, r3, #3
 800154e:	4a88      	ldr	r2, [pc, #544]	; (8001770 <SCH_Add_Task+0x250>)
 8001550:	6053      	str	r3, [r2, #4]
            sTask[0].Period = PERIOD/TICK;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a87      	ldr	r2, [pc, #540]	; (8001774 <SCH_Add_Task+0x254>)
 8001556:	fba2 2303 	umull	r2, r3, r2, r3
 800155a:	08db      	lsrs	r3, r3, #3
 800155c:	461a      	mov	r2, r3
 800155e:	4b84      	ldr	r3, [pc, #528]	; (8001770 <SCH_Add_Task+0x250>)
 8001560:	609a      	str	r2, [r3, #8]
            sTask[0].RunMe = 0;
 8001562:	4b83      	ldr	r3, [pc, #524]	; (8001770 <SCH_Add_Task+0x250>)
 8001564:	2200      	movs	r2, #0
 8001566:	60da      	str	r2, [r3, #12]

            cur_index = 0;
 8001568:	4b83      	ldr	r3, [pc, #524]	; (8001778 <SCH_Add_Task+0x258>)
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	e196      	b.n	800189e <SCH_Add_Task+0x37e>

        }else{
            //counter
            int i, j;

    	    if(DELAY >= sTask[cur_index].Delay){
 8001570:	4b81      	ldr	r3, [pc, #516]	; (8001778 <SCH_Add_Task+0x258>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	497e      	ldr	r1, [pc, #504]	; (8001770 <SCH_Add_Task+0x250>)
 8001576:	4613      	mov	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	440b      	add	r3, r1
 8001580:	3304      	adds	r3, #4
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	429a      	cmp	r2, r3
 8001588:	f0c0 80ba 	bcc.w	8001700 <SCH_Add_Task+0x1e0>

                for(i=cur_index;i<tail && DELAY/TICK >= sTask[i].Delay;i+=1);
 800158c:	4b7a      	ldr	r3, [pc, #488]	; (8001778 <SCH_Add_Task+0x258>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	617b      	str	r3, [r7, #20]
 8001592:	e002      	b.n	800159a <SCH_Add_Task+0x7a>
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	3301      	adds	r3, #1
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	4b78      	ldr	r3, [pc, #480]	; (800177c <SCH_Add_Task+0x25c>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	da0f      	bge.n	80015c4 <SCH_Add_Task+0xa4>
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	4a73      	ldr	r2, [pc, #460]	; (8001774 <SCH_Add_Task+0x254>)
 80015a8:	fba2 2303 	umull	r2, r3, r2, r3
 80015ac:	08d9      	lsrs	r1, r3, #3
 80015ae:	4870      	ldr	r0, [pc, #448]	; (8001770 <SCH_Add_Task+0x250>)
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4403      	add	r3, r0
 80015bc:	3304      	adds	r3, #4
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4299      	cmp	r1, r3
 80015c2:	d2e7      	bcs.n	8001594 <SCH_Add_Task+0x74>

                //new tail
                if( i==tail && DELAY >= sTask[i].Delay ){
 80015c4:	4b6d      	ldr	r3, [pc, #436]	; (800177c <SCH_Add_Task+0x25c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d144      	bne.n	8001658 <SCH_Add_Task+0x138>
 80015ce:	4968      	ldr	r1, [pc, #416]	; (8001770 <SCH_Add_Task+0x250>)
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	4613      	mov	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	4413      	add	r3, r2
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	440b      	add	r3, r1
 80015dc:	3304      	adds	r3, #4
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68ba      	ldr	r2, [r7, #8]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d338      	bcc.n	8001658 <SCH_Add_Task+0x138>
                    sTask[i+1].pTask = pFunction;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	1c5a      	adds	r2, r3, #1
 80015ea:	4961      	ldr	r1, [pc, #388]	; (8001770 <SCH_Add_Task+0x250>)
 80015ec:	4613      	mov	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	601a      	str	r2, [r3, #0]
                    sTask[i+1].Delay = DELAY/TICK;
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	1c5a      	adds	r2, r3, #1
 80015fe:	68bb      	ldr	r3, [r7, #8]
 8001600:	495c      	ldr	r1, [pc, #368]	; (8001774 <SCH_Add_Task+0x254>)
 8001602:	fba1 1303 	umull	r1, r3, r1, r3
 8001606:	08d9      	lsrs	r1, r3, #3
 8001608:	4859      	ldr	r0, [pc, #356]	; (8001770 <SCH_Add_Task+0x250>)
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4403      	add	r3, r0
 8001614:	3304      	adds	r3, #4
 8001616:	6019      	str	r1, [r3, #0]
                    sTask[i+1].Period = PERIOD/TICK;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a56      	ldr	r2, [pc, #344]	; (8001774 <SCH_Add_Task+0x254>)
 800161c:	fba2 2303 	umull	r2, r3, r2, r3
 8001620:	08d9      	lsrs	r1, r3, #3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	4608      	mov	r0, r1
 8001628:	4951      	ldr	r1, [pc, #324]	; (8001770 <SCH_Add_Task+0x250>)
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	3308      	adds	r3, #8
 8001636:	6018      	str	r0, [r3, #0]
                    sTask[i+1].RunMe = 0;
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	1c5a      	adds	r2, r3, #1
 800163c:	494c      	ldr	r1, [pc, #304]	; (8001770 <SCH_Add_Task+0x250>)
 800163e:	4613      	mov	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	330c      	adds	r3, #12
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
                    cur_index = tail;
 800164e:	4b4b      	ldr	r3, [pc, #300]	; (800177c <SCH_Add_Task+0x25c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a49      	ldr	r2, [pc, #292]	; (8001778 <SCH_Add_Task+0x258>)
 8001654:	6013      	str	r3, [r2, #0]
 8001656:	e122      	b.n	800189e <SCH_Add_Task+0x37e>

                }
                else{
                    for(j = len; j>i ; j-=1){
 8001658:	4b44      	ldr	r3, [pc, #272]	; (800176c <SCH_Add_Task+0x24c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	613b      	str	r3, [r7, #16]
 800165e:	e017      	b.n	8001690 <SCH_Add_Task+0x170>
                        sTask[j] = sTask[j-1];
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	1e5a      	subs	r2, r3, #1
 8001664:	4842      	ldr	r0, [pc, #264]	; (8001770 <SCH_Add_Task+0x250>)
 8001666:	6939      	ldr	r1, [r7, #16]
 8001668:	460b      	mov	r3, r1
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	440b      	add	r3, r1
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4418      	add	r0, r3
 8001672:	493f      	ldr	r1, [pc, #252]	; (8001770 <SCH_Add_Task+0x250>)
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	009b      	lsls	r3, r3, #2
 800167c:	440b      	add	r3, r1
 800167e:	4604      	mov	r4, r0
 8001680:	461d      	mov	r5, r3
 8001682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001684:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001686:	682b      	ldr	r3, [r5, #0]
 8001688:	6023      	str	r3, [r4, #0]
                    for(j = len; j>i ; j-=1){
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	3b01      	subs	r3, #1
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	429a      	cmp	r2, r3
 8001696:	dce3      	bgt.n	8001660 <SCH_Add_Task+0x140>
                    }

                    sTask[i].pTask = pFunction;
 8001698:	4935      	ldr	r1, [pc, #212]	; (8001770 <SCH_Add_Task+0x250>)
 800169a:	697a      	ldr	r2, [r7, #20]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	440b      	add	r3, r1
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	601a      	str	r2, [r3, #0]
                    sTask[i].Delay = DELAY/TICK;
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	4a31      	ldr	r2, [pc, #196]	; (8001774 <SCH_Add_Task+0x254>)
 80016ae:	fba2 2303 	umull	r2, r3, r2, r3
 80016b2:	08d9      	lsrs	r1, r3, #3
 80016b4:	482e      	ldr	r0, [pc, #184]	; (8001770 <SCH_Add_Task+0x250>)
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	4613      	mov	r3, r2
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4403      	add	r3, r0
 80016c2:	3304      	adds	r3, #4
 80016c4:	6019      	str	r1, [r3, #0]
                    sTask[i].Period = PERIOD/TICK;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a2a      	ldr	r2, [pc, #168]	; (8001774 <SCH_Add_Task+0x254>)
 80016ca:	fba2 2303 	umull	r2, r3, r2, r3
 80016ce:	08db      	lsrs	r3, r3, #3
 80016d0:	4618      	mov	r0, r3
 80016d2:	4927      	ldr	r1, [pc, #156]	; (8001770 <SCH_Add_Task+0x250>)
 80016d4:	697a      	ldr	r2, [r7, #20]
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	009b      	lsls	r3, r3, #2
 80016de:	440b      	add	r3, r1
 80016e0:	3308      	adds	r3, #8
 80016e2:	6018      	str	r0, [r3, #0]
                    sTask[i].RunMe = 0;
 80016e4:	4922      	ldr	r1, [pc, #136]	; (8001770 <SCH_Add_Task+0x250>)
 80016e6:	697a      	ldr	r2, [r7, #20]
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	330c      	adds	r3, #12
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
                    cur_index = i;
 80016f8:	4a1f      	ldr	r2, [pc, #124]	; (8001778 <SCH_Add_Task+0x258>)
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	e0ce      	b.n	800189e <SCH_Add_Task+0x37e>
                }

    	    }else{
                // printf("dang");
    	        for(i=cur_index; i>head && DELAY/TICK < sTask[i].Delay; i-=1);
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <SCH_Add_Task+0x258>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	e002      	b.n	800170e <SCH_Add_Task+0x1ee>
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	3b01      	subs	r3, #1
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	4b1c      	ldr	r3, [pc, #112]	; (8001780 <SCH_Add_Task+0x260>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	697a      	ldr	r2, [r7, #20]
 8001714:	429a      	cmp	r2, r3
 8001716:	dd0f      	ble.n	8001738 <SCH_Add_Task+0x218>
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	4a16      	ldr	r2, [pc, #88]	; (8001774 <SCH_Add_Task+0x254>)
 800171c:	fba2 2303 	umull	r2, r3, r2, r3
 8001720:	08d9      	lsrs	r1, r3, #3
 8001722:	4813      	ldr	r0, [pc, #76]	; (8001770 <SCH_Add_Task+0x250>)
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	4613      	mov	r3, r2
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4403      	add	r3, r0
 8001730:	3304      	adds	r3, #4
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4299      	cmp	r1, r3
 8001736:	d3e7      	bcc.n	8001708 <SCH_Add_Task+0x1e8>

                //new head
                if( i==head && DELAY/TICK < sTask[i].Delay ){
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <SCH_Add_Task+0x260>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	697a      	ldr	r2, [r7, #20]
 800173e:	429a      	cmp	r2, r3
 8001740:	d156      	bne.n	80017f0 <SCH_Add_Task+0x2d0>
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	4a0b      	ldr	r2, [pc, #44]	; (8001774 <SCH_Add_Task+0x254>)
 8001746:	fba2 2303 	umull	r2, r3, r2, r3
 800174a:	08d9      	lsrs	r1, r3, #3
 800174c:	4808      	ldr	r0, [pc, #32]	; (8001770 <SCH_Add_Task+0x250>)
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4403      	add	r3, r0
 800175a:	3304      	adds	r3, #4
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4299      	cmp	r1, r3
 8001760:	d246      	bcs.n	80017f0 <SCH_Add_Task+0x2d0>

                    for(j = len; j>head ; j-=1){
 8001762:	4b02      	ldr	r3, [pc, #8]	; (800176c <SCH_Add_Task+0x24c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	e024      	b.n	80017b4 <SCH_Add_Task+0x294>
 800176a:	bf00      	nop
 800176c:	200004a4 	.word	0x200004a4
 8001770:	2000024c 	.word	0x2000024c
 8001774:	cccccccd 	.word	0xcccccccd
 8001778:	20000248 	.word	0x20000248
 800177c:	20000240 	.word	0x20000240
 8001780:	20000244 	.word	0x20000244
                        sTask[j] = sTask[j-1];
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1e5a      	subs	r2, r3, #1
 8001788:	484c      	ldr	r0, [pc, #304]	; (80018bc <SCH_Add_Task+0x39c>)
 800178a:	6939      	ldr	r1, [r7, #16]
 800178c:	460b      	mov	r3, r1
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	4418      	add	r0, r3
 8001796:	4949      	ldr	r1, [pc, #292]	; (80018bc <SCH_Add_Task+0x39c>)
 8001798:	4613      	mov	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	440b      	add	r3, r1
 80017a2:	4604      	mov	r4, r0
 80017a4:	461d      	mov	r5, r3
 80017a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017aa:	682b      	ldr	r3, [r5, #0]
 80017ac:	6023      	str	r3, [r4, #0]
                    for(j = len; j>head ; j-=1){
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	3b01      	subs	r3, #1
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	4b42      	ldr	r3, [pc, #264]	; (80018c0 <SCH_Add_Task+0x3a0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	dce2      	bgt.n	8001784 <SCH_Add_Task+0x264>
                    }

                    sTask[0].pTask = pFunction;
 80017be:	4a3f      	ldr	r2, [pc, #252]	; (80018bc <SCH_Add_Task+0x39c>)
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	6013      	str	r3, [r2, #0]
                    sTask[0].Delay = DELAY/TICK;
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	4a3f      	ldr	r2, [pc, #252]	; (80018c4 <SCH_Add_Task+0x3a4>)
 80017c8:	fba2 2303 	umull	r2, r3, r2, r3
 80017cc:	08db      	lsrs	r3, r3, #3
 80017ce:	4a3b      	ldr	r2, [pc, #236]	; (80018bc <SCH_Add_Task+0x39c>)
 80017d0:	6053      	str	r3, [r2, #4]
                    sTask[0].Period = PERIOD/TICK;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a3b      	ldr	r2, [pc, #236]	; (80018c4 <SCH_Add_Task+0x3a4>)
 80017d6:	fba2 2303 	umull	r2, r3, r2, r3
 80017da:	08db      	lsrs	r3, r3, #3
 80017dc:	461a      	mov	r2, r3
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <SCH_Add_Task+0x39c>)
 80017e0:	609a      	str	r2, [r3, #8]
                    sTask[0].RunMe = 0;
 80017e2:	4b36      	ldr	r3, [pc, #216]	; (80018bc <SCH_Add_Task+0x39c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	60da      	str	r2, [r3, #12]
                    cur_index = 0;
 80017e8:	4b37      	ldr	r3, [pc, #220]	; (80018c8 <SCH_Add_Task+0x3a8>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	e056      	b.n	800189e <SCH_Add_Task+0x37e>
                }
                else{
                    for(j = len; j>i+1 ; j-=1){
 80017f0:	4b36      	ldr	r3, [pc, #216]	; (80018cc <SCH_Add_Task+0x3ac>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	e017      	b.n	8001828 <SCH_Add_Task+0x308>
                        sTask[j] = sTask[j-1];
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1e5a      	subs	r2, r3, #1
 80017fc:	482f      	ldr	r0, [pc, #188]	; (80018bc <SCH_Add_Task+0x39c>)
 80017fe:	6939      	ldr	r1, [r7, #16]
 8001800:	460b      	mov	r3, r1
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	440b      	add	r3, r1
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4418      	add	r0, r3
 800180a:	492c      	ldr	r1, [pc, #176]	; (80018bc <SCH_Add_Task+0x39c>)
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	4604      	mov	r4, r0
 8001818:	461d      	mov	r5, r3
 800181a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800181c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800181e:	682b      	ldr	r3, [r5, #0]
 8001820:	6023      	str	r3, [r4, #0]
                    for(j = len; j>i+1 ; j-=1){
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	3b01      	subs	r3, #1
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	3301      	adds	r3, #1
 800182c:	693a      	ldr	r2, [r7, #16]
 800182e:	429a      	cmp	r2, r3
 8001830:	dce2      	bgt.n	80017f8 <SCH_Add_Task+0x2d8>
                    }

                    i += 1;
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	3301      	adds	r3, #1
 8001836:	617b      	str	r3, [r7, #20]

                    sTask[i].pTask = pFunction;
 8001838:	4920      	ldr	r1, [pc, #128]	; (80018bc <SCH_Add_Task+0x39c>)
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	601a      	str	r2, [r3, #0]
                    sTask[i].Delay = DELAY/TICK;
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	4a1d      	ldr	r2, [pc, #116]	; (80018c4 <SCH_Add_Task+0x3a4>)
 800184e:	fba2 2303 	umull	r2, r3, r2, r3
 8001852:	08d9      	lsrs	r1, r3, #3
 8001854:	4819      	ldr	r0, [pc, #100]	; (80018bc <SCH_Add_Task+0x39c>)
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4403      	add	r3, r0
 8001862:	3304      	adds	r3, #4
 8001864:	6019      	str	r1, [r3, #0]
                    sTask[i].Period = PERIOD/TICK;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a16      	ldr	r2, [pc, #88]	; (80018c4 <SCH_Add_Task+0x3a4>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	08db      	lsrs	r3, r3, #3
 8001870:	4618      	mov	r0, r3
 8001872:	4912      	ldr	r1, [pc, #72]	; (80018bc <SCH_Add_Task+0x39c>)
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	4613      	mov	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	440b      	add	r3, r1
 8001880:	3308      	adds	r3, #8
 8001882:	6018      	str	r0, [r3, #0]
                    sTask[i].RunMe = 0;
 8001884:	490d      	ldr	r1, [pc, #52]	; (80018bc <SCH_Add_Task+0x39c>)
 8001886:	697a      	ldr	r2, [r7, #20]
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	330c      	adds	r3, #12
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
                    cur_index =i;
 8001898:	4a0b      	ldr	r2, [pc, #44]	; (80018c8 <SCH_Add_Task+0x3a8>)
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	6013      	str	r3, [r2, #0]
                }

    	    }
        }

        tail = len;
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <SCH_Add_Task+0x3ac>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a0b      	ldr	r2, [pc, #44]	; (80018d0 <SCH_Add_Task+0x3b0>)
 80018a4:	6013      	str	r3, [r2, #0]
	    // Adding len
        len += 1;
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <SCH_Add_Task+0x3ac>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	3301      	adds	r3, #1
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <SCH_Add_Task+0x3ac>)
 80018ae:	6013      	str	r3, [r2, #0]

	}

}
 80018b0:	bf00      	nop
 80018b2:	371c      	adds	r7, #28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bcb0      	pop	{r4, r5, r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	2000024c 	.word	0x2000024c
 80018c0:	20000244 	.word	0x20000244
 80018c4:	cccccccd 	.word	0xcccccccd
 80018c8:	20000248 	.word	0x20000248
 80018cc:	200004a4 	.word	0x200004a4
 80018d0:	20000240 	.word	0x20000240

080018d4 <SCH_Delete_Then_Add_Task>:

void SCH_Delete_Then_Add_Task(){
 80018d4:	b5b0      	push	{r4, r5, r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0

		Task temp = sTask[0];
 80018da:	4b1f      	ldr	r3, [pc, #124]	; (8001958 <SCH_Delete_Then_Add_Task+0x84>)
 80018dc:	463c      	mov	r4, r7
 80018de:	461d      	mov	r5, r3
 80018e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018e4:	682b      	ldr	r3, [r5, #0]
 80018e6:	6023      	str	r3, [r4, #0]
		for(int i = 0; i<len-1; i+=1){
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	e017      	b.n	800191e <SCH_Delete_Then_Add_Task+0x4a>
		    sTask[i] = sTask[i+1];
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	1c5a      	adds	r2, r3, #1
 80018f2:	4819      	ldr	r0, [pc, #100]	; (8001958 <SCH_Delete_Then_Add_Task+0x84>)
 80018f4:	6979      	ldr	r1, [r7, #20]
 80018f6:	460b      	mov	r3, r1
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	440b      	add	r3, r1
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4418      	add	r0, r3
 8001900:	4915      	ldr	r1, [pc, #84]	; (8001958 <SCH_Delete_Then_Add_Task+0x84>)
 8001902:	4613      	mov	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	4604      	mov	r4, r0
 800190e:	461d      	mov	r5, r3
 8001910:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001914:	682b      	ldr	r3, [r5, #0]
 8001916:	6023      	str	r3, [r4, #0]
		for(int i = 0; i<len-1; i+=1){
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	3301      	adds	r3, #1
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	4b0f      	ldr	r3, [pc, #60]	; (800195c <SCH_Delete_Then_Add_Task+0x88>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	3b01      	subs	r3, #1
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	429a      	cmp	r2, r3
 8001928:	dbe1      	blt.n	80018ee <SCH_Delete_Then_Add_Task+0x1a>
		}
		len -= 1;
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <SCH_Delete_Then_Add_Task+0x88>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	3b01      	subs	r3, #1
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <SCH_Delete_Then_Add_Task+0x88>)
 8001932:	6013      	str	r3, [r2, #0]
		tail -= 1;
 8001934:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <SCH_Delete_Then_Add_Task+0x8c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	3b01      	subs	r3, #1
 800193a:	4a09      	ldr	r2, [pc, #36]	; (8001960 <SCH_Delete_Then_Add_Task+0x8c>)
 800193c:	6013      	str	r3, [r2, #0]

		SCH_Add_Task(temp.pTask, temp.Delay + temp.Period, temp.Period);
 800193e:	6838      	ldr	r0, [r7, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	4413      	add	r3, r2
 8001946:	68ba      	ldr	r2, [r7, #8]
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff fde9 	bl	8001520 <SCH_Add_Task>

}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bdb0      	pop	{r4, r5, r7, pc}
 8001956:	bf00      	nop
 8001958:	2000024c 	.word	0x2000024c
 800195c:	200004a4 	.word	0x200004a4
 8001960:	20000240 	.word	0x20000240

08001964 <SCH_Update>:


void SCH_Update(void) {
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0

	int head_index_update = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
	while(counter >= sTask[head_index_update].Delay){
 800196e:	e015      	b.n	800199c <SCH_Update+0x38>
		sTask[head_index_update].RunMe += 1;
 8001970:	4916      	ldr	r1, [pc, #88]	; (80019cc <SCH_Update+0x68>)
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	330c      	adds	r3, #12
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	1c59      	adds	r1, r3, #1
 8001984:	4811      	ldr	r0, [pc, #68]	; (80019cc <SCH_Update+0x68>)
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	4613      	mov	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4403      	add	r3, r0
 8001992:	330c      	adds	r3, #12
 8001994:	6019      	str	r1, [r3, #0]
		head_index_update += 1;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3301      	adds	r3, #1
 800199a:	607b      	str	r3, [r7, #4]
	while(counter >= sTask[head_index_update].Delay){
 800199c:	490b      	ldr	r1, [pc, #44]	; (80019cc <SCH_Update+0x68>)
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	4613      	mov	r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4413      	add	r3, r2
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	440b      	add	r3, r1
 80019aa:	3304      	adds	r3, #4
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <SCH_Update+0x6c>)
 80019b0:	6812      	ldr	r2, [r2, #0]
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d9dc      	bls.n	8001970 <SCH_Update+0xc>
	}

	counter+=1;
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <SCH_Update+0x6c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	3301      	adds	r3, #1
 80019bc:	4a04      	ldr	r2, [pc, #16]	; (80019d0 <SCH_Update+0x6c>)
 80019be:	6013      	str	r3, [r2, #0]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bc80      	pop	{r7}
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	2000024c 	.word	0x2000024c
 80019d0:	200000ec 	.word	0x200000ec

080019d4 <SCH_Dispatch_Tasks>:
//
void SCH_Dispatch_Tasks(void) {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	while(sTask[0].RunMe){
 80019d8:	e009      	b.n	80019ee <SCH_Dispatch_Tasks+0x1a>
	    sTask[0].RunMe -= 1;
 80019da:	4b08      	ldr	r3, [pc, #32]	; (80019fc <SCH_Dispatch_Tasks+0x28>)
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	3b01      	subs	r3, #1
 80019e0:	4a06      	ldr	r2, [pc, #24]	; (80019fc <SCH_Dispatch_Tasks+0x28>)
 80019e2:	60d3      	str	r3, [r2, #12]
	    (*sTask[0].pTask)();
 80019e4:	4b05      	ldr	r3, [pc, #20]	; (80019fc <SCH_Dispatch_Tasks+0x28>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4798      	blx	r3
	    SCH_Delete_Then_Add_Task();
 80019ea:	f7ff ff73 	bl	80018d4 <SCH_Delete_Then_Add_Task>
	while(sTask[0].RunMe){
 80019ee:	4b03      	ldr	r3, [pc, #12]	; (80019fc <SCH_Dispatch_Tasks+0x28>)
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f1      	bne.n	80019da <SCH_Dispatch_Tasks+0x6>
	}
//	SCH_Report_Status();
//	SCH_Go_to_Sleep();
}
 80019f6:	bf00      	nop
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	2000024c 	.word	0x2000024c

08001a00 <setTimer1>:
int timer8_counter = 0;

int timer9_flag = 0;
int timer9_counter = 0;

void setTimer1(int time){
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
	timer1_counter = time/10;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a08      	ldr	r2, [pc, #32]	; (8001a2c <setTimer1+0x2c>)
 8001a0c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a10:	1092      	asrs	r2, r2, #2
 8001a12:	17db      	asrs	r3, r3, #31
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	4a06      	ldr	r2, [pc, #24]	; (8001a30 <setTimer1+0x30>)
 8001a18:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001a1a:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <setTimer1+0x34>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
}
 8001a20:	bf00      	nop
 8001a22:	370c      	adds	r7, #12
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bc80      	pop	{r7}
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	66666667 	.word	0x66666667
 8001a30:	2000011c 	.word	0x2000011c
 8001a34:	20000118 	.word	0x20000118

08001a38 <setTimer2>:
void clearTimer1(){
	timer1_counter = 0;
	timer1_flag = 0;
}

void setTimer2(int time){
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	timer2_counter = time/10;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a08      	ldr	r2, [pc, #32]	; (8001a64 <setTimer2+0x2c>)
 8001a44:	fb82 1203 	smull	r1, r2, r2, r3
 8001a48:	1092      	asrs	r2, r2, #2
 8001a4a:	17db      	asrs	r3, r3, #31
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	4a06      	ldr	r2, [pc, #24]	; (8001a68 <setTimer2+0x30>)
 8001a50:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8001a52:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <setTimer2+0x34>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bc80      	pop	{r7}
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop
 8001a64:	66666667 	.word	0x66666667
 8001a68:	20000124 	.word	0x20000124
 8001a6c:	20000120 	.word	0x20000120

08001a70 <setTimer3>:
void clearTimer2(){
	timer2_counter = 0;
	timer2_flag = 0;
}

void setTimer3(int time){
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
	timer3_counter = time/10;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a08      	ldr	r2, [pc, #32]	; (8001a9c <setTimer3+0x2c>)
 8001a7c:	fb82 1203 	smull	r1, r2, r2, r3
 8001a80:	1092      	asrs	r2, r2, #2
 8001a82:	17db      	asrs	r3, r3, #31
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	4a06      	ldr	r2, [pc, #24]	; (8001aa0 <setTimer3+0x30>)
 8001a88:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <setTimer3+0x34>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	66666667 	.word	0x66666667
 8001aa0:	2000012c 	.word	0x2000012c
 8001aa4:	20000128 	.word	0x20000128

08001aa8 <setTimer4>:
void clearTimer3(){
	timer3_counter = 0;
	timer3_flag = 0;
}

void setTimer4(int time){
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	timer4_counter = time/10;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a08      	ldr	r2, [pc, #32]	; (8001ad4 <setTimer4+0x2c>)
 8001ab4:	fb82 1203 	smull	r1, r2, r2, r3
 8001ab8:	1092      	asrs	r2, r2, #2
 8001aba:	17db      	asrs	r3, r3, #31
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	4a06      	ldr	r2, [pc, #24]	; (8001ad8 <setTimer4+0x30>)
 8001ac0:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <setTimer4+0x34>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	66666667 	.word	0x66666667
 8001ad8:	20000134 	.word	0x20000134
 8001adc:	20000130 	.word	0x20000130

08001ae0 <setTimer5>:
void clearTimer4(){
	timer4_counter = 0;
	timer4_flag = 0;
}

void setTimer5(int time){
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	timer5_counter = time/10;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a08      	ldr	r2, [pc, #32]	; (8001b0c <setTimer5+0x2c>)
 8001aec:	fb82 1203 	smull	r1, r2, r2, r3
 8001af0:	1092      	asrs	r2, r2, #2
 8001af2:	17db      	asrs	r3, r3, #31
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	4a06      	ldr	r2, [pc, #24]	; (8001b10 <setTimer5+0x30>)
 8001af8:	6013      	str	r3, [r2, #0]
	timer5_flag = 0;
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <setTimer5+0x34>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
}
 8001b00:	bf00      	nop
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bc80      	pop	{r7}
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	66666667 	.word	0x66666667
 8001b10:	2000013c 	.word	0x2000013c
 8001b14:	20000138 	.word	0x20000138

08001b18 <setTimer6>:
void clearTimer5(){
	timer5_counter = 0;
	timer5_flag = 0;
}

void setTimer6(int time){
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	timer6_counter = time/10;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a08      	ldr	r2, [pc, #32]	; (8001b44 <setTimer6+0x2c>)
 8001b24:	fb82 1203 	smull	r1, r2, r2, r3
 8001b28:	1092      	asrs	r2, r2, #2
 8001b2a:	17db      	asrs	r3, r3, #31
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	4a06      	ldr	r2, [pc, #24]	; (8001b48 <setTimer6+0x30>)
 8001b30:	6013      	str	r3, [r2, #0]
	timer6_flag = 0;
 8001b32:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <setTimer6+0x34>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bc80      	pop	{r7}
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	66666667 	.word	0x66666667
 8001b48:	20000144 	.word	0x20000144
 8001b4c:	20000140 	.word	0x20000140

08001b50 <setTimer9>:
void clearTimer8(){
	timer8_counter = 0;
	timer8_flag = 0;
}

void setTimer9(int time){
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	timer9_counter = time/10;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a08      	ldr	r2, [pc, #32]	; (8001b7c <setTimer9+0x2c>)
 8001b5c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b60:	1092      	asrs	r2, r2, #2
 8001b62:	17db      	asrs	r3, r3, #31
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	4a06      	ldr	r2, [pc, #24]	; (8001b80 <setTimer9+0x30>)
 8001b68:	6013      	str	r3, [r2, #0]
	timer9_flag = 0;
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <setTimer9+0x34>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bc80      	pop	{r7}
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	66666667 	.word	0x66666667
 8001b80:	2000015c 	.word	0x2000015c
 8001b84:	20000158 	.word	0x20000158

08001b88 <TimerRun>:
void clearTimer9(){
	timer9_counter = 0;
	timer9_flag = 0;
}

void TimerRun(){
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8001b8c:	4b3c      	ldr	r3, [pc, #240]	; (8001c80 <TimerRun+0xf8>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	dd05      	ble.n	8001ba0 <TimerRun+0x18>
		timer1_counter -= 1;
 8001b94:	4b3a      	ldr	r3, [pc, #232]	; (8001c80 <TimerRun+0xf8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	4a39      	ldr	r2, [pc, #228]	; (8001c80 <TimerRun+0xf8>)
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e002      	b.n	8001ba6 <TimerRun+0x1e>
	}
	else{
		timer1_flag = 1;
 8001ba0:	4b38      	ldr	r3, [pc, #224]	; (8001c84 <TimerRun+0xfc>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]
	}

	if(timer2_counter > 0){
 8001ba6:	4b38      	ldr	r3, [pc, #224]	; (8001c88 <TimerRun+0x100>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	dd05      	ble.n	8001bba <TimerRun+0x32>
		timer2_counter -= 1;
 8001bae:	4b36      	ldr	r3, [pc, #216]	; (8001c88 <TimerRun+0x100>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	4a34      	ldr	r2, [pc, #208]	; (8001c88 <TimerRun+0x100>)
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	e002      	b.n	8001bc0 <TimerRun+0x38>
	}
	else{
		timer2_flag = 1;
 8001bba:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <TimerRun+0x104>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]
	}
	if(timer3_counter > 0){
 8001bc0:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <TimerRun+0x108>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	dd05      	ble.n	8001bd4 <TimerRun+0x4c>
		timer3_counter -= 1;
 8001bc8:	4b31      	ldr	r3, [pc, #196]	; (8001c90 <TimerRun+0x108>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	3b01      	subs	r3, #1
 8001bce:	4a30      	ldr	r2, [pc, #192]	; (8001c90 <TimerRun+0x108>)
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	e002      	b.n	8001bda <TimerRun+0x52>
	}
	else{
		timer3_flag = 1;
 8001bd4:	4b2f      	ldr	r3, [pc, #188]	; (8001c94 <TimerRun+0x10c>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	601a      	str	r2, [r3, #0]
	}

	if(timer4_counter > 0){
 8001bda:	4b2f      	ldr	r3, [pc, #188]	; (8001c98 <TimerRun+0x110>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	dd05      	ble.n	8001bee <TimerRun+0x66>
		timer4_counter -= 1;
 8001be2:	4b2d      	ldr	r3, [pc, #180]	; (8001c98 <TimerRun+0x110>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	4a2b      	ldr	r2, [pc, #172]	; (8001c98 <TimerRun+0x110>)
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e002      	b.n	8001bf4 <TimerRun+0x6c>
	}
	else{
		timer4_flag = 1;
 8001bee:	4b2b      	ldr	r3, [pc, #172]	; (8001c9c <TimerRun+0x114>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]
	}

	if(timer5_counter > 0){
 8001bf4:	4b2a      	ldr	r3, [pc, #168]	; (8001ca0 <TimerRun+0x118>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	dd05      	ble.n	8001c08 <TimerRun+0x80>
		timer5_counter -= 1;
 8001bfc:	4b28      	ldr	r3, [pc, #160]	; (8001ca0 <TimerRun+0x118>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	4a27      	ldr	r2, [pc, #156]	; (8001ca0 <TimerRun+0x118>)
 8001c04:	6013      	str	r3, [r2, #0]
 8001c06:	e002      	b.n	8001c0e <TimerRun+0x86>
	}
	else{
		timer5_flag = 1;
 8001c08:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <TimerRun+0x11c>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	601a      	str	r2, [r3, #0]
	}

	if(timer6_counter > 0){
 8001c0e:	4b26      	ldr	r3, [pc, #152]	; (8001ca8 <TimerRun+0x120>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	dd05      	ble.n	8001c22 <TimerRun+0x9a>
		timer6_counter -= 1;
 8001c16:	4b24      	ldr	r3, [pc, #144]	; (8001ca8 <TimerRun+0x120>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	4a22      	ldr	r2, [pc, #136]	; (8001ca8 <TimerRun+0x120>)
 8001c1e:	6013      	str	r3, [r2, #0]
 8001c20:	e002      	b.n	8001c28 <TimerRun+0xa0>
	}
	else{
		timer6_flag = 1;
 8001c22:	4b22      	ldr	r3, [pc, #136]	; (8001cac <TimerRun+0x124>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]
	}

	if(timer7_counter > 0){
 8001c28:	4b21      	ldr	r3, [pc, #132]	; (8001cb0 <TimerRun+0x128>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	dd05      	ble.n	8001c3c <TimerRun+0xb4>
		timer7_counter -= 1;
 8001c30:	4b1f      	ldr	r3, [pc, #124]	; (8001cb0 <TimerRun+0x128>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3b01      	subs	r3, #1
 8001c36:	4a1e      	ldr	r2, [pc, #120]	; (8001cb0 <TimerRun+0x128>)
 8001c38:	6013      	str	r3, [r2, #0]
 8001c3a:	e002      	b.n	8001c42 <TimerRun+0xba>
	}
	else{
		timer7_flag = 1;
 8001c3c:	4b1d      	ldr	r3, [pc, #116]	; (8001cb4 <TimerRun+0x12c>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	601a      	str	r2, [r3, #0]
	}

	if(timer8_counter > 0){
 8001c42:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <TimerRun+0x130>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	dd05      	ble.n	8001c56 <TimerRun+0xce>
		timer8_counter -= 1;
 8001c4a:	4b1b      	ldr	r3, [pc, #108]	; (8001cb8 <TimerRun+0x130>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	4a19      	ldr	r2, [pc, #100]	; (8001cb8 <TimerRun+0x130>)
 8001c52:	6013      	str	r3, [r2, #0]
 8001c54:	e002      	b.n	8001c5c <TimerRun+0xd4>
	}
	else{
		timer8_flag = 1;
 8001c56:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <TimerRun+0x134>)
 8001c58:	2201      	movs	r2, #1
 8001c5a:	601a      	str	r2, [r3, #0]
	}

	if(timer9_counter > 0){
 8001c5c:	4b18      	ldr	r3, [pc, #96]	; (8001cc0 <TimerRun+0x138>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	dd05      	ble.n	8001c70 <TimerRun+0xe8>
		timer9_counter -= 1;
 8001c64:	4b16      	ldr	r3, [pc, #88]	; (8001cc0 <TimerRun+0x138>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	4a15      	ldr	r2, [pc, #84]	; (8001cc0 <TimerRun+0x138>)
 8001c6c:	6013      	str	r3, [r2, #0]
	}
	else{
		timer9_flag = 1;
	}
}
 8001c6e:	e002      	b.n	8001c76 <TimerRun+0xee>
		timer9_flag = 1;
 8001c70:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <TimerRun+0x13c>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	601a      	str	r2, [r3, #0]
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	2000011c 	.word	0x2000011c
 8001c84:	20000118 	.word	0x20000118
 8001c88:	20000124 	.word	0x20000124
 8001c8c:	20000120 	.word	0x20000120
 8001c90:	2000012c 	.word	0x2000012c
 8001c94:	20000128 	.word	0x20000128
 8001c98:	20000134 	.word	0x20000134
 8001c9c:	20000130 	.word	0x20000130
 8001ca0:	2000013c 	.word	0x2000013c
 8001ca4:	20000138 	.word	0x20000138
 8001ca8:	20000144 	.word	0x20000144
 8001cac:	20000140 	.word	0x20000140
 8001cb0:	2000014c 	.word	0x2000014c
 8001cb4:	20000148 	.word	0x20000148
 8001cb8:	20000154 	.word	0x20000154
 8001cbc:	20000150 	.word	0x20000150
 8001cc0:	2000015c 	.word	0x2000015c
 8001cc4:	20000158 	.word	0x20000158

08001cc8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cce:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <HAL_MspInit+0x5c>)
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	4a14      	ldr	r2, [pc, #80]	; (8001d24 <HAL_MspInit+0x5c>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6193      	str	r3, [r2, #24]
 8001cda:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_MspInit+0x5c>)
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce6:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <HAL_MspInit+0x5c>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	4a0e      	ldr	r2, [pc, #56]	; (8001d24 <HAL_MspInit+0x5c>)
 8001cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf0:	61d3      	str	r3, [r2, #28]
 8001cf2:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <HAL_MspInit+0x5c>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfa:	607b      	str	r3, [r7, #4]
 8001cfc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cfe:	4b0a      	ldr	r3, [pc, #40]	; (8001d28 <HAL_MspInit+0x60>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	4a04      	ldr	r2, [pc, #16]	; (8001d28 <HAL_MspInit+0x60>)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	3714      	adds	r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr
 8001d24:	40021000 	.word	0x40021000
 8001d28:	40010000 	.word	0x40010000

08001d2c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d3c:	d114      	bne.n	8001d68 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <HAL_TIM_Base_MspInit+0x68>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	4a14      	ldr	r2, [pc, #80]	; (8001d94 <HAL_TIM_Base_MspInit+0x68>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	61d3      	str	r3, [r2, #28]
 8001d4a:	4b12      	ldr	r3, [pc, #72]	; (8001d94 <HAL_TIM_Base_MspInit+0x68>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2100      	movs	r1, #0
 8001d5a:	201c      	movs	r0, #28
 8001d5c:	f000 fa79 	bl	8002252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d60:	201c      	movs	r0, #28
 8001d62:	f000 fa92 	bl	800228a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d66:	e010      	b.n	8001d8a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <HAL_TIM_Base_MspInit+0x6c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d10b      	bne.n	8001d8a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d72:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <HAL_TIM_Base_MspInit+0x68>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	4a07      	ldr	r2, [pc, #28]	; (8001d94 <HAL_TIM_Base_MspInit+0x68>)
 8001d78:	f043 0302 	orr.w	r3, r3, #2
 8001d7c:	61d3      	str	r3, [r2, #28]
 8001d7e:	4b05      	ldr	r3, [pc, #20]	; (8001d94 <HAL_TIM_Base_MspInit+0x68>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	68bb      	ldr	r3, [r7, #8]
}
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40021000 	.word	0x40021000
 8001d98:	40000400 	.word	0x40000400

08001d9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b088      	sub	sp, #32
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0310 	add.w	r3, r7, #16
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a0f      	ldr	r2, [pc, #60]	; (8001df4 <HAL_TIM_MspPostInit+0x58>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d117      	bne.n	8001dec <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <HAL_TIM_MspPostInit+0x5c>)
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	4a0d      	ldr	r2, [pc, #52]	; (8001df8 <HAL_TIM_MspPostInit+0x5c>)
 8001dc2:	f043 0304 	orr.w	r3, r3, #4
 8001dc6:	6193      	str	r3, [r2, #24]
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_TIM_MspPostInit+0x5c>)
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	60fb      	str	r3, [r7, #12]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dd4:	2340      	movs	r3, #64	; 0x40
 8001dd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de0:	f107 0310 	add.w	r3, r7, #16
 8001de4:	4619      	mov	r1, r3
 8001de6:	4805      	ldr	r0, [pc, #20]	; (8001dfc <HAL_TIM_MspPostInit+0x60>)
 8001de8:	f000 fb1a 	bl	8002420 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001dec:	bf00      	nop
 8001dee:	3720      	adds	r7, #32
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40000400 	.word	0x40000400
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40010800 	.word	0x40010800

08001e00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b088      	sub	sp, #32
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e08:	f107 0310 	add.w	r3, r7, #16
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a1f      	ldr	r2, [pc, #124]	; (8001e98 <HAL_UART_MspInit+0x98>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d137      	bne.n	8001e90 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e20:	4b1e      	ldr	r3, [pc, #120]	; (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	4a1d      	ldr	r2, [pc, #116]	; (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e2a:	61d3      	str	r3, [r2, #28]
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	; (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e34:	60fb      	str	r3, [r7, #12]
 8001e36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e38:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	4a17      	ldr	r2, [pc, #92]	; (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e3e:	f043 0304 	orr.w	r3, r3, #4
 8001e42:	6193      	str	r3, [r2, #24]
 8001e44:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <HAL_UART_MspInit+0x9c>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	f003 0304 	and.w	r3, r3, #4
 8001e4c:	60bb      	str	r3, [r7, #8]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e50:	2304      	movs	r3, #4
 8001e52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 0310 	add.w	r3, r7, #16
 8001e60:	4619      	mov	r1, r3
 8001e62:	480f      	ldr	r0, [pc, #60]	; (8001ea0 <HAL_UART_MspInit+0xa0>)
 8001e64:	f000 fadc 	bl	8002420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e68:	2308      	movs	r3, #8
 8001e6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e74:	f107 0310 	add.w	r3, r7, #16
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4809      	ldr	r0, [pc, #36]	; (8001ea0 <HAL_UART_MspInit+0xa0>)
 8001e7c:	f000 fad0 	bl	8002420 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e80:	2200      	movs	r2, #0
 8001e82:	2100      	movs	r1, #0
 8001e84:	2026      	movs	r0, #38	; 0x26
 8001e86:	f000 f9e4 	bl	8002252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e8a:	2026      	movs	r0, #38	; 0x26
 8001e8c:	f000 f9fd 	bl	800228a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e90:	bf00      	nop
 8001e92:	3720      	adds	r7, #32
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40004400 	.word	0x40004400
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010800 	.word	0x40010800

08001ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <NMI_Handler+0x4>

08001eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eae:	e7fe      	b.n	8001eae <HardFault_Handler+0x4>

08001eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <MemManage_Handler+0x4>

08001eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eba:	e7fe      	b.n	8001eba <BusFault_Handler+0x4>

08001ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec0:	e7fe      	b.n	8001ec0 <UsageFault_Handler+0x4>

08001ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ec6:	bf00      	nop
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr

08001ece <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr

08001eda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr

08001ee6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eea:	f000 f8bf 	bl	800206c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
	...

08001ef4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ef8:	4802      	ldr	r0, [pc, #8]	; (8001f04 <TIM2_IRQHandler+0x10>)
 8001efa:	f001 f9fb 	bl	80032f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	200001b4 	.word	0x200001b4

08001f08 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f0c:	4802      	ldr	r0, [pc, #8]	; (8001f18 <USART2_IRQHandler+0x10>)
 8001f0e:	f002 f893 	bl	8004038 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200001fc 	.word	0x200001fc

08001f1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f24:	4a14      	ldr	r2, [pc, #80]	; (8001f78 <_sbrk+0x5c>)
 8001f26:	4b15      	ldr	r3, [pc, #84]	; (8001f7c <_sbrk+0x60>)
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f30:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <_sbrk+0x64>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d102      	bne.n	8001f3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f38:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <_sbrk+0x64>)
 8001f3a:	4a12      	ldr	r2, [pc, #72]	; (8001f84 <_sbrk+0x68>)
 8001f3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f3e:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <_sbrk+0x64>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d207      	bcs.n	8001f5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f4c:	f002 fc6c 	bl	8004828 <__errno>
 8001f50:	4603      	mov	r3, r0
 8001f52:	220c      	movs	r2, #12
 8001f54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5a:	e009      	b.n	8001f70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <_sbrk+0x64>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f62:	4b07      	ldr	r3, [pc, #28]	; (8001f80 <_sbrk+0x64>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <_sbrk+0x64>)
 8001f6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20005000 	.word	0x20005000
 8001f7c:	00000400 	.word	0x00000400
 8001f80:	20000160 	.word	0x20000160
 8001f84:	200004c0 	.word	0x200004c0

08001f88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <Reset_Handler>:
 8001f94:	480c      	ldr	r0, [pc, #48]	; (8001fc8 <LoopFillZerobss+0x12>)
 8001f96:	490d      	ldr	r1, [pc, #52]	; (8001fcc <LoopFillZerobss+0x16>)
 8001f98:	4a0d      	ldr	r2, [pc, #52]	; (8001fd0 <LoopFillZerobss+0x1a>)
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	e002      	b.n	8001fa4 <LoopCopyDataInit>

08001f9e <CopyDataInit>:
 8001f9e:	58d4      	ldr	r4, [r2, r3]
 8001fa0:	50c4      	str	r4, [r0, r3]
 8001fa2:	3304      	adds	r3, #4

08001fa4 <LoopCopyDataInit>:
 8001fa4:	18c4      	adds	r4, r0, r3
 8001fa6:	428c      	cmp	r4, r1
 8001fa8:	d3f9      	bcc.n	8001f9e <CopyDataInit>
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <LoopFillZerobss+0x1e>)
 8001fac:	4c0a      	ldr	r4, [pc, #40]	; (8001fd8 <LoopFillZerobss+0x22>)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	e001      	b.n	8001fb6 <LoopFillZerobss>

08001fb2 <FillZerobss>:
 8001fb2:	6013      	str	r3, [r2, #0]
 8001fb4:	3204      	adds	r2, #4

08001fb6 <LoopFillZerobss>:
 8001fb6:	42a2      	cmp	r2, r4
 8001fb8:	d3fb      	bcc.n	8001fb2 <FillZerobss>
 8001fba:	f7ff ffe5 	bl	8001f88 <SystemInit>
 8001fbe:	f002 fc39 	bl	8004834 <__libc_init_array>
 8001fc2:	f7fe ffa9 	bl	8000f18 <main>
 8001fc6:	4770      	bx	lr
 8001fc8:	20000000 	.word	0x20000000
 8001fcc:	20000094 	.word	0x20000094
 8001fd0:	080051f4 	.word	0x080051f4
 8001fd4:	20000094 	.word	0x20000094
 8001fd8:	200004bc 	.word	0x200004bc

08001fdc <ADC1_2_IRQHandler>:
 8001fdc:	e7fe      	b.n	8001fdc <ADC1_2_IRQHandler>
	...

08001fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe4:	4b08      	ldr	r3, [pc, #32]	; (8002008 <HAL_Init+0x28>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a07      	ldr	r2, [pc, #28]	; (8002008 <HAL_Init+0x28>)
 8001fea:	f043 0310 	orr.w	r3, r3, #16
 8001fee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff0:	2003      	movs	r0, #3
 8001ff2:	f000 f923 	bl	800223c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ff6:	200f      	movs	r0, #15
 8001ff8:	f000 f808 	bl	800200c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ffc:	f7ff fe64 	bl	8001cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	4618      	mov	r0, r3
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40022000 	.word	0x40022000

0800200c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002014:	4b12      	ldr	r3, [pc, #72]	; (8002060 <HAL_InitTick+0x54>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <HAL_InitTick+0x58>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	4619      	mov	r1, r3
 800201e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002022:	fbb3 f3f1 	udiv	r3, r3, r1
 8002026:	fbb2 f3f3 	udiv	r3, r2, r3
 800202a:	4618      	mov	r0, r3
 800202c:	f000 f93b 	bl	80022a6 <HAL_SYSTICK_Config>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e00e      	b.n	8002058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2b0f      	cmp	r3, #15
 800203e:	d80a      	bhi.n	8002056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002040:	2200      	movs	r2, #0
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	f04f 30ff 	mov.w	r0, #4294967295
 8002048:	f000 f903 	bl	8002252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800204c:	4a06      	ldr	r2, [pc, #24]	; (8002068 <HAL_InitTick+0x5c>)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	e000      	b.n	8002058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
}
 8002058:	4618      	mov	r0, r3
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000024 	.word	0x20000024
 8002064:	2000002c 	.word	0x2000002c
 8002068:	20000028 	.word	0x20000028

0800206c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002070:	4b05      	ldr	r3, [pc, #20]	; (8002088 <HAL_IncTick+0x1c>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	461a      	mov	r2, r3
 8002076:	4b05      	ldr	r3, [pc, #20]	; (800208c <HAL_IncTick+0x20>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4413      	add	r3, r2
 800207c:	4a03      	ldr	r2, [pc, #12]	; (800208c <HAL_IncTick+0x20>)
 800207e:	6013      	str	r3, [r2, #0]
}
 8002080:	bf00      	nop
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	2000002c 	.word	0x2000002c
 800208c:	200004a8 	.word	0x200004a8

08002090 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return uwTick;
 8002094:	4b02      	ldr	r3, [pc, #8]	; (80020a0 <HAL_GetTick+0x10>)
 8002096:	681b      	ldr	r3, [r3, #0]
}
 8002098:	4618      	mov	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	200004a8 	.word	0x200004a8

080020a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d6:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60d3      	str	r3, [r2, #12]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bc80      	pop	{r7}
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	0a1b      	lsrs	r3, r3, #8
 80020f6:	f003 0307 	and.w	r3, r3, #7
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bc80      	pop	{r7}
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db0b      	blt.n	8002132 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	f003 021f 	and.w	r2, r3, #31
 8002120:	4906      	ldr	r1, [pc, #24]	; (800213c <__NVIC_EnableIRQ+0x34>)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	2001      	movs	r0, #1
 800212a:	fa00 f202 	lsl.w	r2, r0, r2
 800212e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr
 800213c:	e000e100 	.word	0xe000e100

08002140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	b2da      	uxtb	r2, r3
 8002158:	490c      	ldr	r1, [pc, #48]	; (800218c <__NVIC_SetPriority+0x4c>)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4908      	ldr	r1, [pc, #32]	; (8002190 <__NVIC_SetPriority+0x50>)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	3b04      	subs	r3, #4
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	bc80      	pop	{r7}
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	; 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf28      	it	cs
 80021b2:	2304      	movcs	r3, #4
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3304      	adds	r3, #4
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b03      	subs	r3, #3
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	401a      	ands	r2, r3
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43d9      	mvns	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ec:	4313      	orrs	r3, r2
         );
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3724      	adds	r7, #36	; 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr

080021f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3b01      	subs	r3, #1
 8002204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002208:	d301      	bcc.n	800220e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800220a:	2301      	movs	r3, #1
 800220c:	e00f      	b.n	800222e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800220e:	4a0a      	ldr	r2, [pc, #40]	; (8002238 <SysTick_Config+0x40>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3b01      	subs	r3, #1
 8002214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002216:	210f      	movs	r1, #15
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	f7ff ff90 	bl	8002140 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002220:	4b05      	ldr	r3, [pc, #20]	; (8002238 <SysTick_Config+0x40>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002226:	4b04      	ldr	r3, [pc, #16]	; (8002238 <SysTick_Config+0x40>)
 8002228:	2207      	movs	r2, #7
 800222a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	e000e010 	.word	0xe000e010

0800223c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ff2d 	bl	80020a4 <__NVIC_SetPriorityGrouping>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
 800225e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002264:	f7ff ff42 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	6978      	ldr	r0, [r7, #20]
 8002270:	f7ff ff90 	bl	8002194 <NVIC_EncodePriority>
 8002274:	4602      	mov	r2, r0
 8002276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227a:	4611      	mov	r1, r2
 800227c:	4618      	mov	r0, r3
 800227e:	f7ff ff5f 	bl	8002140 <__NVIC_SetPriority>
}
 8002282:	bf00      	nop
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b082      	sub	sp, #8
 800228e:	af00      	add	r7, sp, #0
 8002290:	4603      	mov	r3, r0
 8002292:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002298:	4618      	mov	r0, r3
 800229a:	f7ff ff35 	bl	8002108 <__NVIC_EnableIRQ>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b082      	sub	sp, #8
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff ffa2 	bl	80021f8 <SysTick_Config>
 80022b4:	4603      	mov	r3, r0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022be:	b480      	push	{r7}
 80022c0:	b085      	sub	sp, #20
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022c6:	2300      	movs	r3, #0
 80022c8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d008      	beq.n	80022e6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2204      	movs	r2, #4
 80022d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e020      	b.n	8002328 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f022 020e 	bic.w	r2, r2, #14
 80022f4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0201 	bic.w	r2, r2, #1
 8002304:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230e:	2101      	movs	r1, #1
 8002310:	fa01 f202 	lsl.w	r2, r1, r2
 8002314:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002326:	7bfb      	ldrb	r3, [r7, #15]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
	...

08002334 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002346:	2b02      	cmp	r3, #2
 8002348:	d005      	beq.n	8002356 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2204      	movs	r2, #4
 800234e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	e051      	b.n	80023fa <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 020e 	bic.w	r2, r2, #14
 8002364:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0201 	bic.w	r2, r2, #1
 8002374:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a22      	ldr	r2, [pc, #136]	; (8002404 <HAL_DMA_Abort_IT+0xd0>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d029      	beq.n	80023d4 <HAL_DMA_Abort_IT+0xa0>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a20      	ldr	r2, [pc, #128]	; (8002408 <HAL_DMA_Abort_IT+0xd4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d022      	beq.n	80023d0 <HAL_DMA_Abort_IT+0x9c>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a1f      	ldr	r2, [pc, #124]	; (800240c <HAL_DMA_Abort_IT+0xd8>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d01a      	beq.n	80023ca <HAL_DMA_Abort_IT+0x96>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a1d      	ldr	r2, [pc, #116]	; (8002410 <HAL_DMA_Abort_IT+0xdc>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d012      	beq.n	80023c4 <HAL_DMA_Abort_IT+0x90>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a1c      	ldr	r2, [pc, #112]	; (8002414 <HAL_DMA_Abort_IT+0xe0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d00a      	beq.n	80023be <HAL_DMA_Abort_IT+0x8a>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a1a      	ldr	r2, [pc, #104]	; (8002418 <HAL_DMA_Abort_IT+0xe4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d102      	bne.n	80023b8 <HAL_DMA_Abort_IT+0x84>
 80023b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80023b6:	e00e      	b.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 80023b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023bc:	e00b      	b.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 80023be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023c2:	e008      	b.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 80023c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023c8:	e005      	b.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 80023ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023ce:	e002      	b.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 80023d0:	2310      	movs	r3, #16
 80023d2:	e000      	b.n	80023d6 <HAL_DMA_Abort_IT+0xa2>
 80023d4:	2301      	movs	r3, #1
 80023d6:	4a11      	ldr	r2, [pc, #68]	; (800241c <HAL_DMA_Abort_IT+0xe8>)
 80023d8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2201      	movs	r2, #1
 80023de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	4798      	blx	r3
    } 
  }
  return status;
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	40020008 	.word	0x40020008
 8002408:	4002001c 	.word	0x4002001c
 800240c:	40020030 	.word	0x40020030
 8002410:	40020044 	.word	0x40020044
 8002414:	40020058 	.word	0x40020058
 8002418:	4002006c 	.word	0x4002006c
 800241c:	40020000 	.word	0x40020000

08002420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002420:	b480      	push	{r7}
 8002422:	b08b      	sub	sp, #44	; 0x2c
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800242a:	2300      	movs	r3, #0
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002432:	e169      	b.n	8002708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002434:	2201      	movs	r2, #1
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	4013      	ands	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	429a      	cmp	r2, r3
 800244e:	f040 8158 	bne.w	8002702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4a9a      	ldr	r2, [pc, #616]	; (80026c0 <HAL_GPIO_Init+0x2a0>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d05e      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 800245c:	4a98      	ldr	r2, [pc, #608]	; (80026c0 <HAL_GPIO_Init+0x2a0>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d875      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 8002462:	4a98      	ldr	r2, [pc, #608]	; (80026c4 <HAL_GPIO_Init+0x2a4>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d058      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 8002468:	4a96      	ldr	r2, [pc, #600]	; (80026c4 <HAL_GPIO_Init+0x2a4>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d86f      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 800246e:	4a96      	ldr	r2, [pc, #600]	; (80026c8 <HAL_GPIO_Init+0x2a8>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d052      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 8002474:	4a94      	ldr	r2, [pc, #592]	; (80026c8 <HAL_GPIO_Init+0x2a8>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d869      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 800247a:	4a94      	ldr	r2, [pc, #592]	; (80026cc <HAL_GPIO_Init+0x2ac>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d04c      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 8002480:	4a92      	ldr	r2, [pc, #584]	; (80026cc <HAL_GPIO_Init+0x2ac>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d863      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 8002486:	4a92      	ldr	r2, [pc, #584]	; (80026d0 <HAL_GPIO_Init+0x2b0>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d046      	beq.n	800251a <HAL_GPIO_Init+0xfa>
 800248c:	4a90      	ldr	r2, [pc, #576]	; (80026d0 <HAL_GPIO_Init+0x2b0>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d85d      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 8002492:	2b12      	cmp	r3, #18
 8002494:	d82a      	bhi.n	80024ec <HAL_GPIO_Init+0xcc>
 8002496:	2b12      	cmp	r3, #18
 8002498:	d859      	bhi.n	800254e <HAL_GPIO_Init+0x12e>
 800249a:	a201      	add	r2, pc, #4	; (adr r2, 80024a0 <HAL_GPIO_Init+0x80>)
 800249c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a0:	0800251b 	.word	0x0800251b
 80024a4:	080024f5 	.word	0x080024f5
 80024a8:	08002507 	.word	0x08002507
 80024ac:	08002549 	.word	0x08002549
 80024b0:	0800254f 	.word	0x0800254f
 80024b4:	0800254f 	.word	0x0800254f
 80024b8:	0800254f 	.word	0x0800254f
 80024bc:	0800254f 	.word	0x0800254f
 80024c0:	0800254f 	.word	0x0800254f
 80024c4:	0800254f 	.word	0x0800254f
 80024c8:	0800254f 	.word	0x0800254f
 80024cc:	0800254f 	.word	0x0800254f
 80024d0:	0800254f 	.word	0x0800254f
 80024d4:	0800254f 	.word	0x0800254f
 80024d8:	0800254f 	.word	0x0800254f
 80024dc:	0800254f 	.word	0x0800254f
 80024e0:	0800254f 	.word	0x0800254f
 80024e4:	080024fd 	.word	0x080024fd
 80024e8:	08002511 	.word	0x08002511
 80024ec:	4a79      	ldr	r2, [pc, #484]	; (80026d4 <HAL_GPIO_Init+0x2b4>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d013      	beq.n	800251a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024f2:	e02c      	b.n	800254e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	623b      	str	r3, [r7, #32]
          break;
 80024fa:	e029      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	3304      	adds	r3, #4
 8002502:	623b      	str	r3, [r7, #32]
          break;
 8002504:	e024      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	3308      	adds	r3, #8
 800250c:	623b      	str	r3, [r7, #32]
          break;
 800250e:	e01f      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	330c      	adds	r3, #12
 8002516:	623b      	str	r3, [r7, #32]
          break;
 8002518:	e01a      	b.n	8002550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d102      	bne.n	8002528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002522:	2304      	movs	r3, #4
 8002524:	623b      	str	r3, [r7, #32]
          break;
 8002526:	e013      	b.n	8002550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d105      	bne.n	800253c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002530:	2308      	movs	r3, #8
 8002532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69fa      	ldr	r2, [r7, #28]
 8002538:	611a      	str	r2, [r3, #16]
          break;
 800253a:	e009      	b.n	8002550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800253c:	2308      	movs	r3, #8
 800253e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	69fa      	ldr	r2, [r7, #28]
 8002544:	615a      	str	r2, [r3, #20]
          break;
 8002546:	e003      	b.n	8002550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002548:	2300      	movs	r3, #0
 800254a:	623b      	str	r3, [r7, #32]
          break;
 800254c:	e000      	b.n	8002550 <HAL_GPIO_Init+0x130>
          break;
 800254e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	2bff      	cmp	r3, #255	; 0xff
 8002554:	d801      	bhi.n	800255a <HAL_GPIO_Init+0x13a>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	e001      	b.n	800255e <HAL_GPIO_Init+0x13e>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3304      	adds	r3, #4
 800255e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	2bff      	cmp	r3, #255	; 0xff
 8002564:	d802      	bhi.n	800256c <HAL_GPIO_Init+0x14c>
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	e002      	b.n	8002572 <HAL_GPIO_Init+0x152>
 800256c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256e:	3b08      	subs	r3, #8
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	210f      	movs	r1, #15
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	fa01 f303 	lsl.w	r3, r1, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	401a      	ands	r2, r3
 8002584:	6a39      	ldr	r1, [r7, #32]
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	fa01 f303 	lsl.w	r3, r1, r3
 800258c:	431a      	orrs	r2, r3
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 80b1 	beq.w	8002702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025a0:	4b4d      	ldr	r3, [pc, #308]	; (80026d8 <HAL_GPIO_Init+0x2b8>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	4a4c      	ldr	r2, [pc, #304]	; (80026d8 <HAL_GPIO_Init+0x2b8>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	6193      	str	r3, [r2, #24]
 80025ac:	4b4a      	ldr	r3, [pc, #296]	; (80026d8 <HAL_GPIO_Init+0x2b8>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025b8:	4a48      	ldr	r2, [pc, #288]	; (80026dc <HAL_GPIO_Init+0x2bc>)
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	089b      	lsrs	r3, r3, #2
 80025be:	3302      	adds	r3, #2
 80025c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	f003 0303 	and.w	r3, r3, #3
 80025cc:	009b      	lsls	r3, r3, #2
 80025ce:	220f      	movs	r2, #15
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	4013      	ands	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a40      	ldr	r2, [pc, #256]	; (80026e0 <HAL_GPIO_Init+0x2c0>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d013      	beq.n	800260c <HAL_GPIO_Init+0x1ec>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a3f      	ldr	r2, [pc, #252]	; (80026e4 <HAL_GPIO_Init+0x2c4>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d00d      	beq.n	8002608 <HAL_GPIO_Init+0x1e8>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a3e      	ldr	r2, [pc, #248]	; (80026e8 <HAL_GPIO_Init+0x2c8>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d007      	beq.n	8002604 <HAL_GPIO_Init+0x1e4>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a3d      	ldr	r2, [pc, #244]	; (80026ec <HAL_GPIO_Init+0x2cc>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d101      	bne.n	8002600 <HAL_GPIO_Init+0x1e0>
 80025fc:	2303      	movs	r3, #3
 80025fe:	e006      	b.n	800260e <HAL_GPIO_Init+0x1ee>
 8002600:	2304      	movs	r3, #4
 8002602:	e004      	b.n	800260e <HAL_GPIO_Init+0x1ee>
 8002604:	2302      	movs	r3, #2
 8002606:	e002      	b.n	800260e <HAL_GPIO_Init+0x1ee>
 8002608:	2301      	movs	r3, #1
 800260a:	e000      	b.n	800260e <HAL_GPIO_Init+0x1ee>
 800260c:	2300      	movs	r3, #0
 800260e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002610:	f002 0203 	and.w	r2, r2, #3
 8002614:	0092      	lsls	r2, r2, #2
 8002616:	4093      	lsls	r3, r2
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	4313      	orrs	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800261e:	492f      	ldr	r1, [pc, #188]	; (80026dc <HAL_GPIO_Init+0x2bc>)
 8002620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002622:	089b      	lsrs	r3, r3, #2
 8002624:	3302      	adds	r3, #2
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d006      	beq.n	8002646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002638:	4b2d      	ldr	r3, [pc, #180]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	492c      	ldr	r1, [pc, #176]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	600b      	str	r3, [r1, #0]
 8002644:	e006      	b.n	8002654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002646:	4b2a      	ldr	r3, [pc, #168]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	43db      	mvns	r3, r3
 800264e:	4928      	ldr	r1, [pc, #160]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002650:	4013      	ands	r3, r2
 8002652:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d006      	beq.n	800266e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002660:	4b23      	ldr	r3, [pc, #140]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	4922      	ldr	r1, [pc, #136]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
 800266c:	e006      	b.n	800267c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800266e:	4b20      	ldr	r3, [pc, #128]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002670:	685a      	ldr	r2, [r3, #4]
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	43db      	mvns	r3, r3
 8002676:	491e      	ldr	r1, [pc, #120]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002678:	4013      	ands	r3, r2
 800267a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002688:	4b19      	ldr	r3, [pc, #100]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	4918      	ldr	r1, [pc, #96]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	4313      	orrs	r3, r2
 8002692:	608b      	str	r3, [r1, #8]
 8002694:	e006      	b.n	80026a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002696:	4b16      	ldr	r3, [pc, #88]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	43db      	mvns	r3, r3
 800269e:	4914      	ldr	r1, [pc, #80]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d021      	beq.n	80026f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	490e      	ldr	r1, [pc, #56]	; (80026f0 <HAL_GPIO_Init+0x2d0>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	60cb      	str	r3, [r1, #12]
 80026bc:	e021      	b.n	8002702 <HAL_GPIO_Init+0x2e2>
 80026be:	bf00      	nop
 80026c0:	10320000 	.word	0x10320000
 80026c4:	10310000 	.word	0x10310000
 80026c8:	10220000 	.word	0x10220000
 80026cc:	10210000 	.word	0x10210000
 80026d0:	10120000 	.word	0x10120000
 80026d4:	10110000 	.word	0x10110000
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40010000 	.word	0x40010000
 80026e0:	40010800 	.word	0x40010800
 80026e4:	40010c00 	.word	0x40010c00
 80026e8:	40011000 	.word	0x40011000
 80026ec:	40011400 	.word	0x40011400
 80026f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_GPIO_Init+0x304>)
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	43db      	mvns	r3, r3
 80026fc:	4909      	ldr	r1, [pc, #36]	; (8002724 <HAL_GPIO_Init+0x304>)
 80026fe:	4013      	ands	r3, r2
 8002700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002704:	3301      	adds	r3, #1
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	fa22 f303 	lsr.w	r3, r2, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	f47f ae8e 	bne.w	8002434 <HAL_GPIO_Init+0x14>
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	372c      	adds	r7, #44	; 0x2c
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	40010400 	.word	0x40010400

08002728 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	887b      	ldrh	r3, [r7, #2]
 800273a:	4013      	ands	r3, r2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d002      	beq.n	8002746 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
 8002744:	e001      	b.n	800274a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002746:	2300      	movs	r3, #0
 8002748:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800274a:	7bfb      	ldrb	r3, [r7, #15]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	460b      	mov	r3, r1
 8002760:	807b      	strh	r3, [r7, #2]
 8002762:	4613      	mov	r3, r2
 8002764:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002766:	787b      	ldrb	r3, [r7, #1]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800276c:	887a      	ldrh	r2, [r7, #2]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002772:	e003      	b.n	800277c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002774:	887b      	ldrh	r3, [r7, #2]
 8002776:	041a      	lsls	r2, r3, #16
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	611a      	str	r2, [r3, #16]
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
	...

08002788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e26c      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 8087 	beq.w	80028b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a8:	4b92      	ldr	r3, [pc, #584]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 030c 	and.w	r3, r3, #12
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d00c      	beq.n	80027ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027b4:	4b8f      	ldr	r3, [pc, #572]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 030c 	and.w	r3, r3, #12
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d112      	bne.n	80027e6 <HAL_RCC_OscConfig+0x5e>
 80027c0:	4b8c      	ldr	r3, [pc, #560]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027cc:	d10b      	bne.n	80027e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ce:	4b89      	ldr	r3, [pc, #548]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d06c      	beq.n	80028b4 <HAL_RCC_OscConfig+0x12c>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d168      	bne.n	80028b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e246      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x76>
 80027f0:	4b80      	ldr	r3, [pc, #512]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a7f      	ldr	r2, [pc, #508]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	e02e      	b.n	800285c <HAL_RCC_OscConfig+0xd4>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0x98>
 8002806:	4b7b      	ldr	r3, [pc, #492]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a7a      	ldr	r2, [pc, #488]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800280c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b78      	ldr	r3, [pc, #480]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a77      	ldr	r2, [pc, #476]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002818:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e01d      	b.n	800285c <HAL_RCC_OscConfig+0xd4>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002828:	d10c      	bne.n	8002844 <HAL_RCC_OscConfig+0xbc>
 800282a:	4b72      	ldr	r3, [pc, #456]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a71      	ldr	r2, [pc, #452]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	4b6f      	ldr	r3, [pc, #444]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a6e      	ldr	r2, [pc, #440]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800283c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	e00b      	b.n	800285c <HAL_RCC_OscConfig+0xd4>
 8002844:	4b6b      	ldr	r3, [pc, #428]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a6a      	ldr	r2, [pc, #424]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800284a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800284e:	6013      	str	r3, [r2, #0]
 8002850:	4b68      	ldr	r3, [pc, #416]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a67      	ldr	r2, [pc, #412]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002856:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800285a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d013      	beq.n	800288c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002864:	f7ff fc14 	bl	8002090 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800286c:	f7ff fc10 	bl	8002090 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b64      	cmp	r3, #100	; 0x64
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e1fa      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800287e:	4b5d      	ldr	r3, [pc, #372]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0xe4>
 800288a:	e014      	b.n	80028b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7ff fc00 	bl	8002090 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7ff fbfc 	bl	8002090 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	; 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e1e6      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028a6:	4b53      	ldr	r3, [pc, #332]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1f0      	bne.n	8002894 <HAL_RCC_OscConfig+0x10c>
 80028b2:	e000      	b.n	80028b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d063      	beq.n	800298a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028c2:	4b4c      	ldr	r3, [pc, #304]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 030c 	and.w	r3, r3, #12
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00b      	beq.n	80028e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028ce:	4b49      	ldr	r3, [pc, #292]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 030c 	and.w	r3, r3, #12
 80028d6:	2b08      	cmp	r3, #8
 80028d8:	d11c      	bne.n	8002914 <HAL_RCC_OscConfig+0x18c>
 80028da:	4b46      	ldr	r3, [pc, #280]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d116      	bne.n	8002914 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028e6:	4b43      	ldr	r3, [pc, #268]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d005      	beq.n	80028fe <HAL_RCC_OscConfig+0x176>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d001      	beq.n	80028fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e1ba      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028fe:	4b3d      	ldr	r3, [pc, #244]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	4939      	ldr	r1, [pc, #228]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800290e:	4313      	orrs	r3, r2
 8002910:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002912:	e03a      	b.n	800298a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d020      	beq.n	800295e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800291c:	4b36      	ldr	r3, [pc, #216]	; (80029f8 <HAL_RCC_OscConfig+0x270>)
 800291e:	2201      	movs	r2, #1
 8002920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002922:	f7ff fbb5 	bl	8002090 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002928:	e008      	b.n	800293c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800292a:	f7ff fbb1 	bl	8002090 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e19b      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800293c:	4b2d      	ldr	r3, [pc, #180]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0f0      	beq.n	800292a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002948:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	00db      	lsls	r3, r3, #3
 8002956:	4927      	ldr	r1, [pc, #156]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002958:	4313      	orrs	r3, r2
 800295a:	600b      	str	r3, [r1, #0]
 800295c:	e015      	b.n	800298a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800295e:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <HAL_RCC_OscConfig+0x270>)
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002964:	f7ff fb94 	bl	8002090 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296c:	f7ff fb90 	bl	8002090 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e17a      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297e:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d03a      	beq.n	8002a0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d019      	beq.n	80029d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800299e:	4b17      	ldr	r3, [pc, #92]	; (80029fc <HAL_RCC_OscConfig+0x274>)
 80029a0:	2201      	movs	r2, #1
 80029a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a4:	f7ff fb74 	bl	8002090 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ac:	f7ff fb70 	bl	8002090 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e15a      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d0f0      	beq.n	80029ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029ca:	2001      	movs	r0, #1
 80029cc:	f000 fad8 	bl	8002f80 <RCC_Delay>
 80029d0:	e01c      	b.n	8002a0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d2:	4b0a      	ldr	r3, [pc, #40]	; (80029fc <HAL_RCC_OscConfig+0x274>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d8:	f7ff fb5a 	bl	8002090 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029de:	e00f      	b.n	8002a00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e0:	f7ff fb56 	bl	8002090 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d908      	bls.n	8002a00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e140      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
 80029f2:	bf00      	nop
 80029f4:	40021000 	.word	0x40021000
 80029f8:	42420000 	.word	0x42420000
 80029fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a00:	4b9e      	ldr	r3, [pc, #632]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1e9      	bne.n	80029e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 80a6 	beq.w	8002b66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a1e:	4b97      	ldr	r3, [pc, #604]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10d      	bne.n	8002a46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a2a:	4b94      	ldr	r3, [pc, #592]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	4a93      	ldr	r2, [pc, #588]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a34:	61d3      	str	r3, [r2, #28]
 8002a36:	4b91      	ldr	r3, [pc, #580]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a42:	2301      	movs	r3, #1
 8002a44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a46:	4b8e      	ldr	r3, [pc, #568]	; (8002c80 <HAL_RCC_OscConfig+0x4f8>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d118      	bne.n	8002a84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a52:	4b8b      	ldr	r3, [pc, #556]	; (8002c80 <HAL_RCC_OscConfig+0x4f8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a8a      	ldr	r2, [pc, #552]	; (8002c80 <HAL_RCC_OscConfig+0x4f8>)
 8002a58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a5e:	f7ff fb17 	bl	8002090 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a66:	f7ff fb13 	bl	8002090 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b64      	cmp	r3, #100	; 0x64
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e0fd      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a78:	4b81      	ldr	r3, [pc, #516]	; (8002c80 <HAL_RCC_OscConfig+0x4f8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f0      	beq.n	8002a66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d106      	bne.n	8002a9a <HAL_RCC_OscConfig+0x312>
 8002a8c:	4b7b      	ldr	r3, [pc, #492]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	4a7a      	ldr	r2, [pc, #488]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6213      	str	r3, [r2, #32]
 8002a98:	e02d      	b.n	8002af6 <HAL_RCC_OscConfig+0x36e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCC_OscConfig+0x334>
 8002aa2:	4b76      	ldr	r3, [pc, #472]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	4a75      	ldr	r2, [pc, #468]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002aa8:	f023 0301 	bic.w	r3, r3, #1
 8002aac:	6213      	str	r3, [r2, #32]
 8002aae:	4b73      	ldr	r3, [pc, #460]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	4a72      	ldr	r2, [pc, #456]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ab4:	f023 0304 	bic.w	r3, r3, #4
 8002ab8:	6213      	str	r3, [r2, #32]
 8002aba:	e01c      	b.n	8002af6 <HAL_RCC_OscConfig+0x36e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	2b05      	cmp	r3, #5
 8002ac2:	d10c      	bne.n	8002ade <HAL_RCC_OscConfig+0x356>
 8002ac4:	4b6d      	ldr	r3, [pc, #436]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	4a6c      	ldr	r2, [pc, #432]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002aca:	f043 0304 	orr.w	r3, r3, #4
 8002ace:	6213      	str	r3, [r2, #32]
 8002ad0:	4b6a      	ldr	r3, [pc, #424]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	4a69      	ldr	r2, [pc, #420]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6213      	str	r3, [r2, #32]
 8002adc:	e00b      	b.n	8002af6 <HAL_RCC_OscConfig+0x36e>
 8002ade:	4b67      	ldr	r3, [pc, #412]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4a66      	ldr	r2, [pc, #408]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	6213      	str	r3, [r2, #32]
 8002aea:	4b64      	ldr	r3, [pc, #400]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	4a63      	ldr	r2, [pc, #396]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002af0:	f023 0304 	bic.w	r3, r3, #4
 8002af4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d015      	beq.n	8002b2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afe:	f7ff fac7 	bl	8002090 <HAL_GetTick>
 8002b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b04:	e00a      	b.n	8002b1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b06:	f7ff fac3 	bl	8002090 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e0ab      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1c:	4b57      	ldr	r3, [pc, #348]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0ee      	beq.n	8002b06 <HAL_RCC_OscConfig+0x37e>
 8002b28:	e014      	b.n	8002b54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2a:	f7ff fab1 	bl	8002090 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b30:	e00a      	b.n	8002b48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b32:	f7ff faad 	bl	8002090 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e095      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b48:	4b4c      	ldr	r3, [pc, #304]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1ee      	bne.n	8002b32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d105      	bne.n	8002b66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5a:	4b48      	ldr	r3, [pc, #288]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	4a47      	ldr	r2, [pc, #284]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002b60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 8081 	beq.w	8002c72 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b70:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 030c 	and.w	r3, r3, #12
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d061      	beq.n	8002c40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d146      	bne.n	8002c12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b84:	4b3f      	ldr	r3, [pc, #252]	; (8002c84 <HAL_RCC_OscConfig+0x4fc>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8a:	f7ff fa81 	bl	8002090 <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b92:	f7ff fa7d 	bl	8002090 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e067      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba4:	4b35      	ldr	r3, [pc, #212]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f0      	bne.n	8002b92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bb8:	d108      	bne.n	8002bcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bba:	4b30      	ldr	r3, [pc, #192]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	492d      	ldr	r1, [pc, #180]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bcc:	4b2b      	ldr	r3, [pc, #172]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a19      	ldr	r1, [r3, #32]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bdc:	430b      	orrs	r3, r1
 8002bde:	4927      	ldr	r1, [pc, #156]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be4:	4b27      	ldr	r3, [pc, #156]	; (8002c84 <HAL_RCC_OscConfig+0x4fc>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bea:	f7ff fa51 	bl	8002090 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf2:	f7ff fa4d 	bl	8002090 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e037      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c04:	4b1d      	ldr	r3, [pc, #116]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0f0      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x46a>
 8002c10:	e02f      	b.n	8002c72 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c12:	4b1c      	ldr	r3, [pc, #112]	; (8002c84 <HAL_RCC_OscConfig+0x4fc>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c18:	f7ff fa3a 	bl	8002090 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c20:	f7ff fa36 	bl	8002090 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e020      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c32:	4b12      	ldr	r3, [pc, #72]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0x498>
 8002c3e:	e018      	b.n	8002c72 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d101      	bne.n	8002c4c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e013      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	; (8002c7c <HAL_RCC_OscConfig+0x4f4>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d106      	bne.n	8002c6e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d001      	beq.n	8002c72 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e000      	b.n	8002c74 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3718      	adds	r7, #24
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	40007000 	.word	0x40007000
 8002c84:	42420060 	.word	0x42420060

08002c88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0d0      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c9c:	4b6a      	ldr	r3, [pc, #424]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d910      	bls.n	8002ccc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002caa:	4b67      	ldr	r3, [pc, #412]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f023 0207 	bic.w	r2, r3, #7
 8002cb2:	4965      	ldr	r1, [pc, #404]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cba:	4b63      	ldr	r3, [pc, #396]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e0b8      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d020      	beq.n	8002d1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d005      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ce4:	4b59      	ldr	r3, [pc, #356]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	4a58      	ldr	r2, [pc, #352]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002cea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002cee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0308 	and.w	r3, r3, #8
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cfc:	4b53      	ldr	r3, [pc, #332]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	4a52      	ldr	r2, [pc, #328]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002d06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d08:	4b50      	ldr	r3, [pc, #320]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	494d      	ldr	r1, [pc, #308]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0301 	and.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d040      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d107      	bne.n	8002d3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d2e:	4b47      	ldr	r3, [pc, #284]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d115      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e07f      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d107      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d46:	4b41      	ldr	r3, [pc, #260]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d109      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e073      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d56:	4b3d      	ldr	r3, [pc, #244]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e06b      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d66:	4b39      	ldr	r3, [pc, #228]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f023 0203 	bic.w	r2, r3, #3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	4936      	ldr	r1, [pc, #216]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d78:	f7ff f98a 	bl	8002090 <HAL_GetTick>
 8002d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d7e:	e00a      	b.n	8002d96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d80:	f7ff f986 	bl	8002090 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e053      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d96:	4b2d      	ldr	r3, [pc, #180]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f003 020c 	and.w	r2, r3, #12
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d1eb      	bne.n	8002d80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002da8:	4b27      	ldr	r3, [pc, #156]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0307 	and.w	r3, r3, #7
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d210      	bcs.n	8002dd8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002db6:	4b24      	ldr	r3, [pc, #144]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f023 0207 	bic.w	r2, r3, #7
 8002dbe:	4922      	ldr	r1, [pc, #136]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dc6:	4b20      	ldr	r3, [pc, #128]	; (8002e48 <HAL_RCC_ClockConfig+0x1c0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d001      	beq.n	8002dd8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e032      	b.n	8002e3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0304 	and.w	r3, r3, #4
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d008      	beq.n	8002df6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002de4:	4b19      	ldr	r3, [pc, #100]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	4916      	ldr	r1, [pc, #88]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002df2:	4313      	orrs	r3, r2
 8002df4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0308 	and.w	r3, r3, #8
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d009      	beq.n	8002e16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e02:	4b12      	ldr	r3, [pc, #72]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	490e      	ldr	r1, [pc, #56]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e16:	f000 f821 	bl	8002e5c <HAL_RCC_GetSysClockFreq>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <HAL_RCC_ClockConfig+0x1c4>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	091b      	lsrs	r3, r3, #4
 8002e22:	f003 030f 	and.w	r3, r3, #15
 8002e26:	490a      	ldr	r1, [pc, #40]	; (8002e50 <HAL_RCC_ClockConfig+0x1c8>)
 8002e28:	5ccb      	ldrb	r3, [r1, r3]
 8002e2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2e:	4a09      	ldr	r2, [pc, #36]	; (8002e54 <HAL_RCC_ClockConfig+0x1cc>)
 8002e30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e32:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <HAL_RCC_ClockConfig+0x1d0>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff f8e8 	bl	800200c <HAL_InitTick>

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40022000 	.word	0x40022000
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	080051a0 	.word	0x080051a0
 8002e54:	20000024 	.word	0x20000024
 8002e58:	20000028 	.word	0x20000028

08002e5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e5c:	b490      	push	{r4, r7}
 8002e5e:	b08a      	sub	sp, #40	; 0x28
 8002e60:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002e62:	4b2a      	ldr	r3, [pc, #168]	; (8002f0c <HAL_RCC_GetSysClockFreq+0xb0>)
 8002e64:	1d3c      	adds	r4, r7, #4
 8002e66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002e68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002e6c:	f240 2301 	movw	r3, #513	; 0x201
 8002e70:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
 8002e76:	2300      	movs	r3, #0
 8002e78:	61bb      	str	r3, [r7, #24]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7e:	2300      	movs	r3, #0
 8002e80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e86:	4b22      	ldr	r3, [pc, #136]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f003 030c 	and.w	r3, r3, #12
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	d002      	beq.n	8002e9c <HAL_RCC_GetSysClockFreq+0x40>
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d003      	beq.n	8002ea2 <HAL_RCC_GetSysClockFreq+0x46>
 8002e9a:	e02d      	b.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e9c:	4b1d      	ldr	r3, [pc, #116]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e9e:	623b      	str	r3, [r7, #32]
      break;
 8002ea0:	e02d      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	0c9b      	lsrs	r3, r3, #18
 8002ea6:	f003 030f 	and.w	r3, r3, #15
 8002eaa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002eae:	4413      	add	r3, r2
 8002eb0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002eb4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d013      	beq.n	8002ee8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ec0:	4b13      	ldr	r3, [pc, #76]	; (8002f10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	0c5b      	lsrs	r3, r3, #17
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002ece:	4413      	add	r3, r2
 8002ed0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ed4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	4a0e      	ldr	r2, [pc, #56]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002eda:	fb02 f203 	mul.w	r2, r2, r3
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee6:	e004      	b.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	4a0b      	ldr	r2, [pc, #44]	; (8002f18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002eec:	fb02 f303 	mul.w	r3, r2, r3
 8002ef0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef4:	623b      	str	r3, [r7, #32]
      break;
 8002ef6:	e002      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ef8:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002efa:	623b      	str	r3, [r7, #32]
      break;
 8002efc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002efe:	6a3b      	ldr	r3, [r7, #32]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3728      	adds	r7, #40	; 0x28
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc90      	pop	{r4, r7}
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	08005190 	.word	0x08005190
 8002f10:	40021000 	.word	0x40021000
 8002f14:	007a1200 	.word	0x007a1200
 8002f18:	003d0900 	.word	0x003d0900

08002f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f20:	4b02      	ldr	r3, [pc, #8]	; (8002f2c <HAL_RCC_GetHCLKFreq+0x10>)
 8002f22:	681b      	ldr	r3, [r3, #0]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr
 8002f2c:	20000024 	.word	0x20000024

08002f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f34:	f7ff fff2 	bl	8002f1c <HAL_RCC_GetHCLKFreq>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	4b05      	ldr	r3, [pc, #20]	; (8002f50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	0a1b      	lsrs	r3, r3, #8
 8002f40:	f003 0307 	and.w	r3, r3, #7
 8002f44:	4903      	ldr	r1, [pc, #12]	; (8002f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f46:	5ccb      	ldrb	r3, [r1, r3]
 8002f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	40021000 	.word	0x40021000
 8002f54:	080051b0 	.word	0x080051b0

08002f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f5c:	f7ff ffde 	bl	8002f1c <HAL_RCC_GetHCLKFreq>
 8002f60:	4602      	mov	r2, r0
 8002f62:	4b05      	ldr	r3, [pc, #20]	; (8002f78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	0adb      	lsrs	r3, r3, #11
 8002f68:	f003 0307 	and.w	r3, r3, #7
 8002f6c:	4903      	ldr	r1, [pc, #12]	; (8002f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f6e:	5ccb      	ldrb	r3, [r1, r3]
 8002f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	080051b0 	.word	0x080051b0

08002f80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f88:	4b0a      	ldr	r3, [pc, #40]	; (8002fb4 <RCC_Delay+0x34>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <RCC_Delay+0x38>)
 8002f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f92:	0a5b      	lsrs	r3, r3, #9
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	fb02 f303 	mul.w	r3, r2, r3
 8002f9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f9c:	bf00      	nop
  }
  while (Delay --);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	1e5a      	subs	r2, r3, #1
 8002fa2:	60fa      	str	r2, [r7, #12]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1f9      	bne.n	8002f9c <RCC_Delay+0x1c>
}
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	3714      	adds	r7, #20
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bc80      	pop	{r7}
 8002fb2:	4770      	bx	lr
 8002fb4:	20000024 	.word	0x20000024
 8002fb8:	10624dd3 	.word	0x10624dd3

08002fbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e041      	b.n	8003052 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d106      	bne.n	8002fe8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f7fe fea2 	bl	8001d2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3304      	adds	r3, #4
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	4610      	mov	r0, r2
 8002ffc:	f000 fc28 	bl	8003850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
	...

0800305c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b01      	cmp	r3, #1
 800306e:	d001      	beq.n	8003074 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e03a      	b.n	80030ea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68da      	ldr	r2, [r3, #12]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0201 	orr.w	r2, r2, #1
 800308a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a18      	ldr	r2, [pc, #96]	; (80030f4 <HAL_TIM_Base_Start_IT+0x98>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d00e      	beq.n	80030b4 <HAL_TIM_Base_Start_IT+0x58>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800309e:	d009      	beq.n	80030b4 <HAL_TIM_Base_Start_IT+0x58>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a14      	ldr	r2, [pc, #80]	; (80030f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d004      	beq.n	80030b4 <HAL_TIM_Base_Start_IT+0x58>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a13      	ldr	r2, [pc, #76]	; (80030fc <HAL_TIM_Base_Start_IT+0xa0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d111      	bne.n	80030d8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b06      	cmp	r3, #6
 80030c4:	d010      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f042 0201 	orr.w	r2, r2, #1
 80030d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d6:	e007      	b.n	80030e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 0201 	orr.w	r2, r2, #1
 80030e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	40012c00 	.word	0x40012c00
 80030f8:	40000400 	.word	0x40000400
 80030fc:	40000800 	.word	0x40000800

08003100 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e041      	b.n	8003196 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003118:	b2db      	uxtb	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d106      	bne.n	800312c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 f839 	bl	800319e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2202      	movs	r2, #2
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3304      	adds	r3, #4
 800313c:	4619      	mov	r1, r3
 800313e:	4610      	mov	r0, r2
 8003140:	f000 fb86 	bl	8003850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3708      	adds	r7, #8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr

080031b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d109      	bne.n	80031d4 <HAL_TIM_PWM_Start+0x24>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	bf14      	ite	ne
 80031cc:	2301      	movne	r3, #1
 80031ce:	2300      	moveq	r3, #0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	e022      	b.n	800321a <HAL_TIM_PWM_Start+0x6a>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	d109      	bne.n	80031ee <HAL_TIM_PWM_Start+0x3e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	bf14      	ite	ne
 80031e6:	2301      	movne	r3, #1
 80031e8:	2300      	moveq	r3, #0
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	e015      	b.n	800321a <HAL_TIM_PWM_Start+0x6a>
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d109      	bne.n	8003208 <HAL_TIM_PWM_Start+0x58>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	bf14      	ite	ne
 8003200:	2301      	movne	r3, #1
 8003202:	2300      	moveq	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	e008      	b.n	800321a <HAL_TIM_PWM_Start+0x6a>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b01      	cmp	r3, #1
 8003212:	bf14      	ite	ne
 8003214:	2301      	movne	r3, #1
 8003216:	2300      	moveq	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e05e      	b.n	80032e0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d104      	bne.n	8003232 <HAL_TIM_PWM_Start+0x82>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2202      	movs	r2, #2
 800322c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003230:	e013      	b.n	800325a <HAL_TIM_PWM_Start+0xaa>
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	2b04      	cmp	r3, #4
 8003236:	d104      	bne.n	8003242 <HAL_TIM_PWM_Start+0x92>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2202      	movs	r2, #2
 800323c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003240:	e00b      	b.n	800325a <HAL_TIM_PWM_Start+0xaa>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	2b08      	cmp	r3, #8
 8003246:	d104      	bne.n	8003252 <HAL_TIM_PWM_Start+0xa2>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2202      	movs	r2, #2
 800324c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003250:	e003      	b.n	800325a <HAL_TIM_PWM_Start+0xaa>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2202      	movs	r2, #2
 8003256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2201      	movs	r2, #1
 8003260:	6839      	ldr	r1, [r7, #0]
 8003262:	4618      	mov	r0, r3
 8003264:	f000 fd74 	bl	8003d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a1e      	ldr	r2, [pc, #120]	; (80032e8 <HAL_TIM_PWM_Start+0x138>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d107      	bne.n	8003282 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003280:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a18      	ldr	r2, [pc, #96]	; (80032e8 <HAL_TIM_PWM_Start+0x138>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d00e      	beq.n	80032aa <HAL_TIM_PWM_Start+0xfa>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003294:	d009      	beq.n	80032aa <HAL_TIM_PWM_Start+0xfa>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a14      	ldr	r2, [pc, #80]	; (80032ec <HAL_TIM_PWM_Start+0x13c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d004      	beq.n	80032aa <HAL_TIM_PWM_Start+0xfa>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a12      	ldr	r2, [pc, #72]	; (80032f0 <HAL_TIM_PWM_Start+0x140>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d111      	bne.n	80032ce <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2b06      	cmp	r3, #6
 80032ba:	d010      	beq.n	80032de <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 0201 	orr.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032cc:	e007      	b.n	80032de <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f042 0201 	orr.w	r2, r2, #1
 80032dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40012c00 	.word	0x40012c00
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800

080032f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	2b02      	cmp	r3, #2
 8003308:	d122      	bne.n	8003350 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b02      	cmp	r3, #2
 8003316:	d11b      	bne.n	8003350 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0202 	mvn.w	r2, #2
 8003320:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2201      	movs	r2, #1
 8003326:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	f003 0303 	and.w	r3, r3, #3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 fa6f 	bl	800381a <HAL_TIM_IC_CaptureCallback>
 800333c:	e005      	b.n	800334a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fa62 	bl	8003808 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 fa71 	bl	800382c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	f003 0304 	and.w	r3, r3, #4
 800335a:	2b04      	cmp	r3, #4
 800335c:	d122      	bne.n	80033a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b04      	cmp	r3, #4
 800336a:	d11b      	bne.n	80033a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f06f 0204 	mvn.w	r2, #4
 8003374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2202      	movs	r2, #2
 800337a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699b      	ldr	r3, [r3, #24]
 8003382:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 fa45 	bl	800381a <HAL_TIM_IC_CaptureCallback>
 8003390:	e005      	b.n	800339e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 fa38 	bl	8003808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 fa47 	bl	800382c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	f003 0308 	and.w	r3, r3, #8
 80033ae:	2b08      	cmp	r3, #8
 80033b0:	d122      	bne.n	80033f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	f003 0308 	and.w	r3, r3, #8
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d11b      	bne.n	80033f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0208 	mvn.w	r2, #8
 80033c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2204      	movs	r2, #4
 80033ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fa1b 	bl	800381a <HAL_TIM_IC_CaptureCallback>
 80033e4:	e005      	b.n	80033f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa0e 	bl	8003808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 fa1d 	bl	800382c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	f003 0310 	and.w	r3, r3, #16
 8003402:	2b10      	cmp	r3, #16
 8003404:	d122      	bne.n	800344c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	2b10      	cmp	r3, #16
 8003412:	d11b      	bne.n	800344c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0210 	mvn.w	r2, #16
 800341c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2208      	movs	r2, #8
 8003422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f9f1 	bl	800381a <HAL_TIM_IC_CaptureCallback>
 8003438:	e005      	b.n	8003446 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f9e4 	bl	8003808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 f9f3 	bl	800382c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b01      	cmp	r3, #1
 8003458:	d10e      	bne.n	8003478 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b01      	cmp	r3, #1
 8003466:	d107      	bne.n	8003478 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f06f 0201 	mvn.w	r2, #1
 8003470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7fd ff3e 	bl	80012f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003482:	2b80      	cmp	r3, #128	; 0x80
 8003484:	d10e      	bne.n	80034a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003490:	2b80      	cmp	r3, #128	; 0x80
 8003492:	d107      	bne.n	80034a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800349c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fce1 	bl	8003e66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ae:	2b40      	cmp	r3, #64	; 0x40
 80034b0:	d10e      	bne.n	80034d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034bc:	2b40      	cmp	r3, #64	; 0x40
 80034be:	d107      	bne.n	80034d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f9b7 	bl	800383e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f003 0320 	and.w	r3, r3, #32
 80034da:	2b20      	cmp	r3, #32
 80034dc:	d10e      	bne.n	80034fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f003 0320 	and.w	r3, r3, #32
 80034e8:	2b20      	cmp	r3, #32
 80034ea:	d107      	bne.n	80034fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0220 	mvn.w	r2, #32
 80034f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f000 fcac 	bl	8003e54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034fc:	bf00      	nop
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003516:	2b01      	cmp	r3, #1
 8003518:	d101      	bne.n	800351e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800351a:	2302      	movs	r3, #2
 800351c:	e0ac      	b.n	8003678 <HAL_TIM_PWM_ConfigChannel+0x174>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2201      	movs	r2, #1
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b0c      	cmp	r3, #12
 800352a:	f200 809f 	bhi.w	800366c <HAL_TIM_PWM_ConfigChannel+0x168>
 800352e:	a201      	add	r2, pc, #4	; (adr r2, 8003534 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003534:	08003569 	.word	0x08003569
 8003538:	0800366d 	.word	0x0800366d
 800353c:	0800366d 	.word	0x0800366d
 8003540:	0800366d 	.word	0x0800366d
 8003544:	080035a9 	.word	0x080035a9
 8003548:	0800366d 	.word	0x0800366d
 800354c:	0800366d 	.word	0x0800366d
 8003550:	0800366d 	.word	0x0800366d
 8003554:	080035eb 	.word	0x080035eb
 8003558:	0800366d 	.word	0x0800366d
 800355c:	0800366d 	.word	0x0800366d
 8003560:	0800366d 	.word	0x0800366d
 8003564:	0800362b 	.word	0x0800362b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	4618      	mov	r0, r3
 8003570:	f000 f9d0 	bl	8003914 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699a      	ldr	r2, [r3, #24]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0208 	orr.w	r2, r2, #8
 8003582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 0204 	bic.w	r2, r2, #4
 8003592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6999      	ldr	r1, [r3, #24]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	691a      	ldr	r2, [r3, #16]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	619a      	str	r2, [r3, #24]
      break;
 80035a6:	e062      	b.n	800366e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68b9      	ldr	r1, [r7, #8]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fa16 	bl	80039e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699a      	ldr	r2, [r3, #24]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	699a      	ldr	r2, [r3, #24]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6999      	ldr	r1, [r3, #24]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	021a      	lsls	r2, r3, #8
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	619a      	str	r2, [r3, #24]
      break;
 80035e8:	e041      	b.n	800366e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68b9      	ldr	r1, [r7, #8]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f000 fa5f 	bl	8003ab4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69da      	ldr	r2, [r3, #28]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f042 0208 	orr.w	r2, r2, #8
 8003604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	69da      	ldr	r2, [r3, #28]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 0204 	bic.w	r2, r2, #4
 8003614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	69d9      	ldr	r1, [r3, #28]
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	691a      	ldr	r2, [r3, #16]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	61da      	str	r2, [r3, #28]
      break;
 8003628:	e021      	b.n	800366e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68b9      	ldr	r1, [r7, #8]
 8003630:	4618      	mov	r0, r3
 8003632:	f000 faa9 	bl	8003b88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	69da      	ldr	r2, [r3, #28]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	69da      	ldr	r2, [r3, #28]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	69d9      	ldr	r1, [r3, #28]
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	021a      	lsls	r2, r3, #8
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	61da      	str	r2, [r3, #28]
      break;
 800366a:	e000      	b.n	800366e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800366c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003690:	2b01      	cmp	r3, #1
 8003692:	d101      	bne.n	8003698 <HAL_TIM_ConfigClockSource+0x18>
 8003694:	2302      	movs	r3, #2
 8003696:	e0b3      	b.n	8003800 <HAL_TIM_ConfigClockSource+0x180>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2201      	movs	r2, #1
 800369c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d0:	d03e      	beq.n	8003750 <HAL_TIM_ConfigClockSource+0xd0>
 80036d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d6:	f200 8087 	bhi.w	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 80036da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036de:	f000 8085 	beq.w	80037ec <HAL_TIM_ConfigClockSource+0x16c>
 80036e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036e6:	d87f      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 80036e8:	2b70      	cmp	r3, #112	; 0x70
 80036ea:	d01a      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0xa2>
 80036ec:	2b70      	cmp	r3, #112	; 0x70
 80036ee:	d87b      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 80036f0:	2b60      	cmp	r3, #96	; 0x60
 80036f2:	d050      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0x116>
 80036f4:	2b60      	cmp	r3, #96	; 0x60
 80036f6:	d877      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 80036f8:	2b50      	cmp	r3, #80	; 0x50
 80036fa:	d03c      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0xf6>
 80036fc:	2b50      	cmp	r3, #80	; 0x50
 80036fe:	d873      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 8003700:	2b40      	cmp	r3, #64	; 0x40
 8003702:	d058      	beq.n	80037b6 <HAL_TIM_ConfigClockSource+0x136>
 8003704:	2b40      	cmp	r3, #64	; 0x40
 8003706:	d86f      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 8003708:	2b30      	cmp	r3, #48	; 0x30
 800370a:	d064      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x156>
 800370c:	2b30      	cmp	r3, #48	; 0x30
 800370e:	d86b      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 8003710:	2b20      	cmp	r3, #32
 8003712:	d060      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x156>
 8003714:	2b20      	cmp	r3, #32
 8003716:	d867      	bhi.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
 8003718:	2b00      	cmp	r3, #0
 800371a:	d05c      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x156>
 800371c:	2b10      	cmp	r3, #16
 800371e:	d05a      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003720:	e062      	b.n	80037e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6818      	ldr	r0, [r3, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	6899      	ldr	r1, [r3, #8]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f000 faee 	bl	8003d12 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003744:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	609a      	str	r2, [r3, #8]
      break;
 800374e:	e04e      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	6899      	ldr	r1, [r3, #8]
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685a      	ldr	r2, [r3, #4]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f000 fad7 	bl	8003d12 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003772:	609a      	str	r2, [r3, #8]
      break;
 8003774:	e03b      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6818      	ldr	r0, [r3, #0]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	6859      	ldr	r1, [r3, #4]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	461a      	mov	r2, r3
 8003784:	f000 fa4e 	bl	8003c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2150      	movs	r1, #80	; 0x50
 800378e:	4618      	mov	r0, r3
 8003790:	f000 faa5 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 8003794:	e02b      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6818      	ldr	r0, [r3, #0]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	6859      	ldr	r1, [r3, #4]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	461a      	mov	r2, r3
 80037a4:	f000 fa6c 	bl	8003c80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2160      	movs	r1, #96	; 0x60
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fa95 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 80037b4:	e01b      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6859      	ldr	r1, [r3, #4]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	461a      	mov	r2, r3
 80037c4:	f000 fa2e 	bl	8003c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2140      	movs	r1, #64	; 0x40
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fa85 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 80037d4:	e00b      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4619      	mov	r1, r3
 80037e0:	4610      	mov	r0, r2
 80037e2:	f000 fa7c 	bl	8003cde <TIM_ITRx_SetConfig>
        break;
 80037e6:	e002      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80037e8:	bf00      	nop
 80037ea:	e000      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80037ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	bc80      	pop	{r7}
 8003818:	4770      	bx	lr

0800381a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800383e:	b480      	push	{r7}
 8003840:	b083      	sub	sp, #12
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr

08003850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a29      	ldr	r2, [pc, #164]	; (8003908 <TIM_Base_SetConfig+0xb8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d00b      	beq.n	8003880 <TIM_Base_SetConfig+0x30>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800386e:	d007      	beq.n	8003880 <TIM_Base_SetConfig+0x30>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a26      	ldr	r2, [pc, #152]	; (800390c <TIM_Base_SetConfig+0xbc>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d003      	beq.n	8003880 <TIM_Base_SetConfig+0x30>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a25      	ldr	r2, [pc, #148]	; (8003910 <TIM_Base_SetConfig+0xc0>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d108      	bne.n	8003892 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a1c      	ldr	r2, [pc, #112]	; (8003908 <TIM_Base_SetConfig+0xb8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d00b      	beq.n	80038b2 <TIM_Base_SetConfig+0x62>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a0:	d007      	beq.n	80038b2 <TIM_Base_SetConfig+0x62>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a19      	ldr	r2, [pc, #100]	; (800390c <TIM_Base_SetConfig+0xbc>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d003      	beq.n	80038b2 <TIM_Base_SetConfig+0x62>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a18      	ldr	r2, [pc, #96]	; (8003910 <TIM_Base_SetConfig+0xc0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d108      	bne.n	80038c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	68fa      	ldr	r2, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68fa      	ldr	r2, [r7, #12]
 80038d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a07      	ldr	r2, [pc, #28]	; (8003908 <TIM_Base_SetConfig+0xb8>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d103      	bne.n	80038f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	615a      	str	r2, [r3, #20]
}
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr
 8003908:	40012c00 	.word	0x40012c00
 800390c:	40000400 	.word	0x40000400
 8003910:	40000800 	.word	0x40000800

08003914 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003914:	b480      	push	{r7}
 8003916:	b087      	sub	sp, #28
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a1b      	ldr	r3, [r3, #32]
 8003922:	f023 0201 	bic.w	r2, r3, #1
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f023 0303 	bic.w	r3, r3, #3
 800394a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f023 0302 	bic.w	r3, r3, #2
 800395c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4313      	orrs	r3, r2
 8003966:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a1c      	ldr	r2, [pc, #112]	; (80039dc <TIM_OC1_SetConfig+0xc8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d10c      	bne.n	800398a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f023 0308 	bic.w	r3, r3, #8
 8003976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	4313      	orrs	r3, r2
 8003980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f023 0304 	bic.w	r3, r3, #4
 8003988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a13      	ldr	r2, [pc, #76]	; (80039dc <TIM_OC1_SetConfig+0xc8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d111      	bne.n	80039b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	621a      	str	r2, [r3, #32]
}
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40012c00 	.word	0x40012c00

080039e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	f023 0210 	bic.w	r2, r3, #16
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f023 0320 	bic.w	r3, r3, #32
 8003a2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a1d      	ldr	r2, [pc, #116]	; (8003ab0 <TIM_OC2_SetConfig+0xd0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d10d      	bne.n	8003a5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a14      	ldr	r2, [pc, #80]	; (8003ab0 <TIM_OC2_SetConfig+0xd0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d113      	bne.n	8003a8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	621a      	str	r2, [r3, #32]
}
 8003aa6:	bf00      	nop
 8003aa8:	371c      	adds	r7, #28
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bc80      	pop	{r7}
 8003aae:	4770      	bx	lr
 8003ab0:	40012c00 	.word	0x40012c00

08003ab4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b087      	sub	sp, #28
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a1b      	ldr	r3, [r3, #32]
 8003ace:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0303 	bic.w	r3, r3, #3
 8003aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	021b      	lsls	r3, r3, #8
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a1d      	ldr	r2, [pc, #116]	; (8003b84 <TIM_OC3_SetConfig+0xd0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d10d      	bne.n	8003b2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	021b      	lsls	r3, r3, #8
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a14      	ldr	r2, [pc, #80]	; (8003b84 <TIM_OC3_SetConfig+0xd0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d113      	bne.n	8003b5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	621a      	str	r2, [r3, #32]
}
 8003b78:	bf00      	nop
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40012c00 	.word	0x40012c00

08003b88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
 8003ba2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	031b      	lsls	r3, r3, #12
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a0f      	ldr	r2, [pc, #60]	; (8003c20 <TIM_OC4_SetConfig+0x98>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d109      	bne.n	8003bfc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	019b      	lsls	r3, r3, #6
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	621a      	str	r2, [r3, #32]
}
 8003c16:	bf00      	nop
 8003c18:	371c      	adds	r7, #28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bc80      	pop	{r7}
 8003c1e:	4770      	bx	lr
 8003c20:	40012c00 	.word	0x40012c00

08003c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	f023 0201 	bic.w	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f023 030a 	bic.w	r3, r3, #10
 8003c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	621a      	str	r2, [r3, #32]
}
 8003c76:	bf00      	nop
 8003c78:	371c      	adds	r7, #28
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b087      	sub	sp, #28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	f023 0210 	bic.w	r2, r3, #16
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003caa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	031b      	lsls	r3, r3, #12
 8003cb0:	697a      	ldr	r2, [r7, #20]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003cbc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	693a      	ldr	r2, [r7, #16]
 8003cd2:	621a      	str	r2, [r3, #32]
}
 8003cd4:	bf00      	nop
 8003cd6:	371c      	adds	r7, #28
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bc80      	pop	{r7}
 8003cdc:	4770      	bx	lr

08003cde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b085      	sub	sp, #20
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	f043 0307 	orr.w	r3, r3, #7
 8003d00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	609a      	str	r2, [r3, #8]
}
 8003d08:	bf00      	nop
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b087      	sub	sp, #28
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	60f8      	str	r0, [r7, #12]
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	607a      	str	r2, [r7, #4]
 8003d1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	021a      	lsls	r2, r3, #8
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	609a      	str	r2, [r3, #8]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr

08003d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f003 031f 	and.w	r3, r3, #31
 8003d62:	2201      	movs	r2, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a1a      	ldr	r2, [r3, #32]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	401a      	ands	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1a      	ldr	r2, [r3, #32]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f003 031f 	and.w	r3, r3, #31
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	fa01 f303 	lsl.w	r3, r1, r3
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	621a      	str	r2, [r3, #32]
}
 8003d8e:	bf00      	nop
 8003d90:	371c      	adds	r7, #28
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr

08003d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dac:	2302      	movs	r3, #2
 8003dae:	e046      	b.n	8003e3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a16      	ldr	r2, [pc, #88]	; (8003e48 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d00e      	beq.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dfc:	d009      	beq.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a12      	ldr	r2, [pc, #72]	; (8003e4c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d004      	beq.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a10      	ldr	r2, [pc, #64]	; (8003e50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d10c      	bne.n	8003e2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40000400 	.word	0x40000400
 8003e50:	40000800 	.word	0x40000800

08003e54 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e5c:	bf00      	nop
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr

08003e66 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e03f      	b.n	8003f0a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d106      	bne.n	8003ea4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7fd ffae 	bl	8001e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2224      	movs	r2, #36	; 0x24
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	68da      	ldr	r2, [r3, #12]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003eba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 fc25 	bl	800470c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	691a      	ldr	r2, [r3, #16]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ed0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695a      	ldr	r2, [r3, #20]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ee0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ef0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b08a      	sub	sp, #40	; 0x28
 8003f16:	af02      	add	r7, sp, #8
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	603b      	str	r3, [r7, #0]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d17c      	bne.n	800402c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d002      	beq.n	8003f3e <HAL_UART_Transmit+0x2c>
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e075      	b.n	800402e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d101      	bne.n	8003f50 <HAL_UART_Transmit+0x3e>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	e06e      	b.n	800402e <HAL_UART_Transmit+0x11c>
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2221      	movs	r2, #33	; 0x21
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f66:	f7fe f893 	bl	8002090 <HAL_GetTick>
 8003f6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	88fa      	ldrh	r2, [r7, #6]
 8003f70:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	88fa      	ldrh	r2, [r7, #6]
 8003f76:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f80:	d108      	bne.n	8003f94 <HAL_UART_Transmit+0x82>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d104      	bne.n	8003f94 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f8e:	68bb      	ldr	r3, [r7, #8]
 8003f90:	61bb      	str	r3, [r7, #24]
 8003f92:	e003      	b.n	8003f9c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003fa4:	e02a      	b.n	8003ffc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	2200      	movs	r2, #0
 8003fae:	2180      	movs	r1, #128	; 0x80
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 fa11 	bl	80043d8 <UART_WaitOnFlagUntilTimeout>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d001      	beq.n	8003fc0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	e036      	b.n	800402e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10b      	bne.n	8003fde <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	3302      	adds	r3, #2
 8003fda:	61bb      	str	r3, [r7, #24]
 8003fdc:	e007      	b.n	8003fee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	781a      	ldrb	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	3301      	adds	r3, #1
 8003fec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004000:	b29b      	uxth	r3, r3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1cf      	bne.n	8003fa6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	2140      	movs	r1, #64	; 0x40
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f9e1 	bl	80043d8 <UART_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e006      	b.n	800402e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004028:	2300      	movs	r3, #0
 800402a:	e000      	b.n	800402e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800402c:	2302      	movs	r3, #2
  }
}
 800402e:	4618      	mov	r0, r3
 8004030:	3720      	adds	r7, #32
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
	...

08004038 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b08a      	sub	sp, #40	; 0x28
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004058:	2300      	movs	r3, #0
 800405a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800405c:	2300      	movs	r3, #0
 800405e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10d      	bne.n	800408a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800406e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	2b00      	cmp	r3, #0
 8004076:	d008      	beq.n	800408a <HAL_UART_IRQHandler+0x52>
 8004078:	6a3b      	ldr	r3, [r7, #32]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fa99 	bl	80045ba <UART_Receive_IT>
      return;
 8004088:	e17b      	b.n	8004382 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800408a:	69bb      	ldr	r3, [r7, #24]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80b1 	beq.w	80041f4 <HAL_UART_IRQHandler+0x1bc>
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b00      	cmp	r3, #0
 800409a:	d105      	bne.n	80040a8 <HAL_UART_IRQHandler+0x70>
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 80a6 	beq.w	80041f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_UART_IRQHandler+0x90>
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	f043 0201 	orr.w	r2, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <HAL_UART_IRQHandler+0xb0>
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f043 0202 	orr.w	r2, r3, #2
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_UART_IRQHandler+0xd0>
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004100:	f043 0204 	orr.w	r2, r3, #4
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00f      	beq.n	8004132 <HAL_UART_IRQHandler+0xfa>
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	f003 0320 	and.w	r3, r3, #32
 8004118:	2b00      	cmp	r3, #0
 800411a:	d104      	bne.n	8004126 <HAL_UART_IRQHandler+0xee>
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	f043 0208 	orr.w	r2, r3, #8
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	2b00      	cmp	r3, #0
 8004138:	f000 811e 	beq.w	8004378 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413e:	f003 0320 	and.w	r3, r3, #32
 8004142:	2b00      	cmp	r3, #0
 8004144:	d007      	beq.n	8004156 <HAL_UART_IRQHandler+0x11e>
 8004146:	6a3b      	ldr	r3, [r7, #32]
 8004148:	f003 0320 	and.w	r3, r3, #32
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 fa32 	bl	80045ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	695b      	ldr	r3, [r3, #20]
 800415c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004160:	2b00      	cmp	r3, #0
 8004162:	bf14      	ite	ne
 8004164:	2301      	movne	r3, #1
 8004166:	2300      	moveq	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b00      	cmp	r3, #0
 8004176:	d102      	bne.n	800417e <HAL_UART_IRQHandler+0x146>
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d031      	beq.n	80041e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 f974 	bl	800446c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d023      	beq.n	80041da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	695a      	ldr	r2, [r3, #20]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d013      	beq.n	80041d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ae:	4a76      	ldr	r2, [pc, #472]	; (8004388 <HAL_UART_IRQHandler+0x350>)
 80041b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe f8bc 	bl	8002334 <HAL_DMA_Abort_IT>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d016      	beq.n	80041f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041cc:	4610      	mov	r0, r2
 80041ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d0:	e00e      	b.n	80041f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 f8ec 	bl	80043b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d8:	e00a      	b.n	80041f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f8e8 	bl	80043b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e0:	e006      	b.n	80041f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f8e4 	bl	80043b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80041ee:	e0c3      	b.n	8004378 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f0:	bf00      	nop
    return;
 80041f2:	e0c1      	b.n	8004378 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	f040 80a1 	bne.w	8004340 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80041fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 809b 	beq.w	8004340 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800420a:	6a3b      	ldr	r3, [r7, #32]
 800420c:	f003 0310 	and.w	r3, r3, #16
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 8095 	beq.w	8004340 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004216:	2300      	movs	r3, #0
 8004218:	60fb      	str	r3, [r7, #12]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	60fb      	str	r3, [r7, #12]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004236:	2b00      	cmp	r3, #0
 8004238:	d04e      	beq.n	80042d8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004244:	8a3b      	ldrh	r3, [r7, #16]
 8004246:	2b00      	cmp	r3, #0
 8004248:	f000 8098 	beq.w	800437c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004250:	8a3a      	ldrh	r2, [r7, #16]
 8004252:	429a      	cmp	r2, r3
 8004254:	f080 8092 	bcs.w	800437c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	8a3a      	ldrh	r2, [r7, #16]
 800425c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	2b20      	cmp	r3, #32
 8004266:	d02b      	beq.n	80042c0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	68da      	ldr	r2, [r3, #12]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004276:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	695a      	ldr	r2, [r3, #20]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f022 0201 	bic.w	r2, r2, #1
 8004286:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	695a      	ldr	r2, [r3, #20]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004296:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0210 	bic.w	r2, r2, #16
 80042b4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fd ffff 	bl	80022be <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	4619      	mov	r1, r3
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f876 	bl	80043c2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80042d6:	e051      	b.n	800437c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d047      	beq.n	8004380 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80042f0:	8a7b      	ldrh	r3, [r7, #18]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d044      	beq.n	8004380 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004304:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	695a      	ldr	r2, [r3, #20]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0201 	bic.w	r2, r2, #1
 8004314:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0210 	bic.w	r2, r2, #16
 8004332:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004334:	8a7b      	ldrh	r3, [r7, #18]
 8004336:	4619      	mov	r1, r3
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f000 f842 	bl	80043c2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800433e:	e01f      	b.n	8004380 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004346:	2b00      	cmp	r3, #0
 8004348:	d008      	beq.n	800435c <HAL_UART_IRQHandler+0x324>
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f8c9 	bl	80044ec <UART_Transmit_IT>
    return;
 800435a:	e012      	b.n	8004382 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800435c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00d      	beq.n	8004382 <HAL_UART_IRQHandler+0x34a>
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800436c:	2b00      	cmp	r3, #0
 800436e:	d008      	beq.n	8004382 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f90a 	bl	800458a <UART_EndTransmit_IT>
    return;
 8004376:	e004      	b.n	8004382 <HAL_UART_IRQHandler+0x34a>
    return;
 8004378:	bf00      	nop
 800437a:	e002      	b.n	8004382 <HAL_UART_IRQHandler+0x34a>
      return;
 800437c:	bf00      	nop
 800437e:	e000      	b.n	8004382 <HAL_UART_IRQHandler+0x34a>
      return;
 8004380:	bf00      	nop
  }
}
 8004382:	3728      	adds	r7, #40	; 0x28
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	080044c5 	.word	0x080044c5

0800438c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	bc80      	pop	{r7}
 800439c:	4770      	bx	lr

0800439e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc80      	pop	{r7}
 80043ae:	4770      	bx	lr

080043b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	bc80      	pop	{r7}
 80043c0:	4770      	bx	lr

080043c2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
 80043ca:	460b      	mov	r3, r1
 80043cc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bc80      	pop	{r7}
 80043d6:	4770      	bx	lr

080043d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	603b      	str	r3, [r7, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e8:	e02c      	b.n	8004444 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f0:	d028      	beq.n	8004444 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d007      	beq.n	8004408 <UART_WaitOnFlagUntilTimeout+0x30>
 80043f8:	f7fd fe4a 	bl	8002090 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	429a      	cmp	r2, r3
 8004406:	d21d      	bcs.n	8004444 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004416:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0201 	bic.w	r2, r2, #1
 8004426:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e00f      	b.n	8004464 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4013      	ands	r3, r2
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	429a      	cmp	r2, r3
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	461a      	mov	r2, r3
 800445c:	79fb      	ldrb	r3, [r7, #7]
 800445e:	429a      	cmp	r2, r3
 8004460:	d0c3      	beq.n	80043ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004482:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695a      	ldr	r2, [r3, #20]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0201 	bic.w	r2, r2, #1
 8004492:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004498:	2b01      	cmp	r3, #1
 800449a:	d107      	bne.n	80044ac <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0210 	bic.w	r2, r2, #16
 80044aa:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80044ba:	bf00      	nop
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr

080044c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f7ff ff66 	bl	80043b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044e4:	bf00      	nop
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b21      	cmp	r3, #33	; 0x21
 80044fe:	d13e      	bne.n	800457e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004508:	d114      	bne.n	8004534 <UART_Transmit_IT+0x48>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d110      	bne.n	8004534 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	461a      	mov	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004526:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	1c9a      	adds	r2, r3, #2
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	621a      	str	r2, [r3, #32]
 8004532:	e008      	b.n	8004546 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	1c59      	adds	r1, r3, #1
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6211      	str	r1, [r2, #32]
 800453e:	781a      	ldrb	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800454a:	b29b      	uxth	r3, r3
 800454c:	3b01      	subs	r3, #1
 800454e:	b29b      	uxth	r3, r3
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4619      	mov	r1, r3
 8004554:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10f      	bne.n	800457a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68da      	ldr	r2, [r3, #12]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004568:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004578:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800457a:	2300      	movs	r3, #0
 800457c:	e000      	b.n	8004580 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800457e:	2302      	movs	r3, #2
  }
}
 8004580:	4618      	mov	r0, r3
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	bc80      	pop	{r7}
 8004588:	4770      	bx	lr

0800458a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b082      	sub	sp, #8
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2220      	movs	r2, #32
 80045a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7ff feee 	bl	800438c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b086      	sub	sp, #24
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b22      	cmp	r3, #34	; 0x22
 80045cc:	f040 8099 	bne.w	8004702 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d8:	d117      	bne.n	800460a <UART_Receive_IT+0x50>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d113      	bne.n	800460a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ea:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004602:	1c9a      	adds	r2, r3, #2
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	629a      	str	r2, [r3, #40]	; 0x28
 8004608:	e026      	b.n	8004658 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004610:	2300      	movs	r3, #0
 8004612:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800461c:	d007      	beq.n	800462e <UART_Receive_IT+0x74>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10a      	bne.n	800463c <UART_Receive_IT+0x82>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d106      	bne.n	800463c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	701a      	strb	r2, [r3, #0]
 800463a:	e008      	b.n	800464e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	b2db      	uxtb	r3, r3
 8004644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004648:	b2da      	uxtb	r2, r3
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800465c:	b29b      	uxth	r3, r3
 800465e:	3b01      	subs	r3, #1
 8004660:	b29b      	uxth	r3, r3
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	4619      	mov	r1, r3
 8004666:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004668:	2b00      	cmp	r3, #0
 800466a:	d148      	bne.n	80046fe <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f022 0220 	bic.w	r2, r2, #32
 800467a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800468a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	695a      	ldr	r2, [r3, #20]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f022 0201 	bic.w	r2, r2, #1
 800469a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2220      	movs	r2, #32
 80046a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d123      	bne.n	80046f4 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68da      	ldr	r2, [r3, #12]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0210 	bic.w	r2, r2, #16
 80046c0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0310 	and.w	r3, r3, #16
 80046cc:	2b10      	cmp	r3, #16
 80046ce:	d10a      	bne.n	80046e6 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80046d0:	2300      	movs	r3, #0
 80046d2:	60fb      	str	r3, [r7, #12]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	60fb      	str	r3, [r7, #12]
 80046e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80046ea:	4619      	mov	r1, r3
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7ff fe68 	bl	80043c2 <HAL_UARTEx_RxEventCallback>
 80046f2:	e002      	b.n	80046fa <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f7ff fe52 	bl	800439e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80046fa:	2300      	movs	r3, #0
 80046fc:	e002      	b.n	8004704 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80046fe:	2300      	movs	r3, #0
 8004700:	e000      	b.n	8004704 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8004702:	2302      	movs	r3, #2
  }
}
 8004704:	4618      	mov	r0, r3
 8004706:	3718      	adds	r7, #24
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}

0800470c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	430a      	orrs	r2, r1
 8004728:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	431a      	orrs	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004746:	f023 030c 	bic.w	r3, r3, #12
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	68b9      	ldr	r1, [r7, #8]
 8004750:	430b      	orrs	r3, r1
 8004752:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699a      	ldr	r2, [r3, #24]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a2c      	ldr	r2, [pc, #176]	; (8004820 <UART_SetConfig+0x114>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d103      	bne.n	800477c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004774:	f7fe fbf0 	bl	8002f58 <HAL_RCC_GetPCLK2Freq>
 8004778:	60f8      	str	r0, [r7, #12]
 800477a:	e002      	b.n	8004782 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800477c:	f7fe fbd8 	bl	8002f30 <HAL_RCC_GetPCLK1Freq>
 8004780:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4613      	mov	r3, r2
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4413      	add	r3, r2
 800478a:	009a      	lsls	r2, r3, #2
 800478c:	441a      	add	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	fbb2 f3f3 	udiv	r3, r2, r3
 8004798:	4a22      	ldr	r2, [pc, #136]	; (8004824 <UART_SetConfig+0x118>)
 800479a:	fba2 2303 	umull	r2, r3, r2, r3
 800479e:	095b      	lsrs	r3, r3, #5
 80047a0:	0119      	lsls	r1, r3, #4
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	009a      	lsls	r2, r3, #2
 80047ac:	441a      	add	r2, r3
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80047b8:	4b1a      	ldr	r3, [pc, #104]	; (8004824 <UART_SetConfig+0x118>)
 80047ba:	fba3 0302 	umull	r0, r3, r3, r2
 80047be:	095b      	lsrs	r3, r3, #5
 80047c0:	2064      	movs	r0, #100	; 0x64
 80047c2:	fb00 f303 	mul.w	r3, r0, r3
 80047c6:	1ad3      	subs	r3, r2, r3
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	3332      	adds	r3, #50	; 0x32
 80047cc:	4a15      	ldr	r2, [pc, #84]	; (8004824 <UART_SetConfig+0x118>)
 80047ce:	fba2 2303 	umull	r2, r3, r2, r3
 80047d2:	095b      	lsrs	r3, r3, #5
 80047d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047d8:	4419      	add	r1, r3
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	4613      	mov	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4413      	add	r3, r2
 80047e2:	009a      	lsls	r2, r3, #2
 80047e4:	441a      	add	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80047f0:	4b0c      	ldr	r3, [pc, #48]	; (8004824 <UART_SetConfig+0x118>)
 80047f2:	fba3 0302 	umull	r0, r3, r3, r2
 80047f6:	095b      	lsrs	r3, r3, #5
 80047f8:	2064      	movs	r0, #100	; 0x64
 80047fa:	fb00 f303 	mul.w	r3, r0, r3
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	3332      	adds	r3, #50	; 0x32
 8004804:	4a07      	ldr	r2, [pc, #28]	; (8004824 <UART_SetConfig+0x118>)
 8004806:	fba2 2303 	umull	r2, r3, r2, r3
 800480a:	095b      	lsrs	r3, r3, #5
 800480c:	f003 020f 	and.w	r2, r3, #15
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	440a      	add	r2, r1
 8004816:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004818:	bf00      	nop
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40013800 	.word	0x40013800
 8004824:	51eb851f 	.word	0x51eb851f

08004828 <__errno>:
 8004828:	4b01      	ldr	r3, [pc, #4]	; (8004830 <__errno+0x8>)
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20000030 	.word	0x20000030

08004834 <__libc_init_array>:
 8004834:	b570      	push	{r4, r5, r6, lr}
 8004836:	2600      	movs	r6, #0
 8004838:	4d0c      	ldr	r5, [pc, #48]	; (800486c <__libc_init_array+0x38>)
 800483a:	4c0d      	ldr	r4, [pc, #52]	; (8004870 <__libc_init_array+0x3c>)
 800483c:	1b64      	subs	r4, r4, r5
 800483e:	10a4      	asrs	r4, r4, #2
 8004840:	42a6      	cmp	r6, r4
 8004842:	d109      	bne.n	8004858 <__libc_init_array+0x24>
 8004844:	f000 fc5c 	bl	8005100 <_init>
 8004848:	2600      	movs	r6, #0
 800484a:	4d0a      	ldr	r5, [pc, #40]	; (8004874 <__libc_init_array+0x40>)
 800484c:	4c0a      	ldr	r4, [pc, #40]	; (8004878 <__libc_init_array+0x44>)
 800484e:	1b64      	subs	r4, r4, r5
 8004850:	10a4      	asrs	r4, r4, #2
 8004852:	42a6      	cmp	r6, r4
 8004854:	d105      	bne.n	8004862 <__libc_init_array+0x2e>
 8004856:	bd70      	pop	{r4, r5, r6, pc}
 8004858:	f855 3b04 	ldr.w	r3, [r5], #4
 800485c:	4798      	blx	r3
 800485e:	3601      	adds	r6, #1
 8004860:	e7ee      	b.n	8004840 <__libc_init_array+0xc>
 8004862:	f855 3b04 	ldr.w	r3, [r5], #4
 8004866:	4798      	blx	r3
 8004868:	3601      	adds	r6, #1
 800486a:	e7f2      	b.n	8004852 <__libc_init_array+0x1e>
 800486c:	080051ec 	.word	0x080051ec
 8004870:	080051ec 	.word	0x080051ec
 8004874:	080051ec 	.word	0x080051ec
 8004878:	080051f0 	.word	0x080051f0

0800487c <memset>:
 800487c:	4603      	mov	r3, r0
 800487e:	4402      	add	r2, r0
 8004880:	4293      	cmp	r3, r2
 8004882:	d100      	bne.n	8004886 <memset+0xa>
 8004884:	4770      	bx	lr
 8004886:	f803 1b01 	strb.w	r1, [r3], #1
 800488a:	e7f9      	b.n	8004880 <memset+0x4>

0800488c <siprintf>:
 800488c:	b40e      	push	{r1, r2, r3}
 800488e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004892:	b500      	push	{lr}
 8004894:	b09c      	sub	sp, #112	; 0x70
 8004896:	ab1d      	add	r3, sp, #116	; 0x74
 8004898:	9002      	str	r0, [sp, #8]
 800489a:	9006      	str	r0, [sp, #24]
 800489c:	9107      	str	r1, [sp, #28]
 800489e:	9104      	str	r1, [sp, #16]
 80048a0:	4808      	ldr	r0, [pc, #32]	; (80048c4 <siprintf+0x38>)
 80048a2:	4909      	ldr	r1, [pc, #36]	; (80048c8 <siprintf+0x3c>)
 80048a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80048a8:	9105      	str	r1, [sp, #20]
 80048aa:	6800      	ldr	r0, [r0, #0]
 80048ac:	a902      	add	r1, sp, #8
 80048ae:	9301      	str	r3, [sp, #4]
 80048b0:	f000 f868 	bl	8004984 <_svfiprintf_r>
 80048b4:	2200      	movs	r2, #0
 80048b6:	9b02      	ldr	r3, [sp, #8]
 80048b8:	701a      	strb	r2, [r3, #0]
 80048ba:	b01c      	add	sp, #112	; 0x70
 80048bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80048c0:	b003      	add	sp, #12
 80048c2:	4770      	bx	lr
 80048c4:	20000030 	.word	0x20000030
 80048c8:	ffff0208 	.word	0xffff0208

080048cc <__ssputs_r>:
 80048cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048d0:	688e      	ldr	r6, [r1, #8]
 80048d2:	4682      	mov	sl, r0
 80048d4:	429e      	cmp	r6, r3
 80048d6:	460c      	mov	r4, r1
 80048d8:	4690      	mov	r8, r2
 80048da:	461f      	mov	r7, r3
 80048dc:	d838      	bhi.n	8004950 <__ssputs_r+0x84>
 80048de:	898a      	ldrh	r2, [r1, #12]
 80048e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80048e4:	d032      	beq.n	800494c <__ssputs_r+0x80>
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	6909      	ldr	r1, [r1, #16]
 80048ea:	3301      	adds	r3, #1
 80048ec:	eba5 0901 	sub.w	r9, r5, r1
 80048f0:	6965      	ldr	r5, [r4, #20]
 80048f2:	444b      	add	r3, r9
 80048f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80048fc:	106d      	asrs	r5, r5, #1
 80048fe:	429d      	cmp	r5, r3
 8004900:	bf38      	it	cc
 8004902:	461d      	movcc	r5, r3
 8004904:	0553      	lsls	r3, r2, #21
 8004906:	d531      	bpl.n	800496c <__ssputs_r+0xa0>
 8004908:	4629      	mov	r1, r5
 800490a:	f000 fb53 	bl	8004fb4 <_malloc_r>
 800490e:	4606      	mov	r6, r0
 8004910:	b950      	cbnz	r0, 8004928 <__ssputs_r+0x5c>
 8004912:	230c      	movs	r3, #12
 8004914:	f04f 30ff 	mov.w	r0, #4294967295
 8004918:	f8ca 3000 	str.w	r3, [sl]
 800491c:	89a3      	ldrh	r3, [r4, #12]
 800491e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004922:	81a3      	strh	r3, [r4, #12]
 8004924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004928:	464a      	mov	r2, r9
 800492a:	6921      	ldr	r1, [r4, #16]
 800492c:	f000 face 	bl	8004ecc <memcpy>
 8004930:	89a3      	ldrh	r3, [r4, #12]
 8004932:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800493a:	81a3      	strh	r3, [r4, #12]
 800493c:	6126      	str	r6, [r4, #16]
 800493e:	444e      	add	r6, r9
 8004940:	6026      	str	r6, [r4, #0]
 8004942:	463e      	mov	r6, r7
 8004944:	6165      	str	r5, [r4, #20]
 8004946:	eba5 0509 	sub.w	r5, r5, r9
 800494a:	60a5      	str	r5, [r4, #8]
 800494c:	42be      	cmp	r6, r7
 800494e:	d900      	bls.n	8004952 <__ssputs_r+0x86>
 8004950:	463e      	mov	r6, r7
 8004952:	4632      	mov	r2, r6
 8004954:	4641      	mov	r1, r8
 8004956:	6820      	ldr	r0, [r4, #0]
 8004958:	f000 fac6 	bl	8004ee8 <memmove>
 800495c:	68a3      	ldr	r3, [r4, #8]
 800495e:	6822      	ldr	r2, [r4, #0]
 8004960:	1b9b      	subs	r3, r3, r6
 8004962:	4432      	add	r2, r6
 8004964:	2000      	movs	r0, #0
 8004966:	60a3      	str	r3, [r4, #8]
 8004968:	6022      	str	r2, [r4, #0]
 800496a:	e7db      	b.n	8004924 <__ssputs_r+0x58>
 800496c:	462a      	mov	r2, r5
 800496e:	f000 fb7b 	bl	8005068 <_realloc_r>
 8004972:	4606      	mov	r6, r0
 8004974:	2800      	cmp	r0, #0
 8004976:	d1e1      	bne.n	800493c <__ssputs_r+0x70>
 8004978:	4650      	mov	r0, sl
 800497a:	6921      	ldr	r1, [r4, #16]
 800497c:	f000 face 	bl	8004f1c <_free_r>
 8004980:	e7c7      	b.n	8004912 <__ssputs_r+0x46>
	...

08004984 <_svfiprintf_r>:
 8004984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004988:	4698      	mov	r8, r3
 800498a:	898b      	ldrh	r3, [r1, #12]
 800498c:	4607      	mov	r7, r0
 800498e:	061b      	lsls	r3, r3, #24
 8004990:	460d      	mov	r5, r1
 8004992:	4614      	mov	r4, r2
 8004994:	b09d      	sub	sp, #116	; 0x74
 8004996:	d50e      	bpl.n	80049b6 <_svfiprintf_r+0x32>
 8004998:	690b      	ldr	r3, [r1, #16]
 800499a:	b963      	cbnz	r3, 80049b6 <_svfiprintf_r+0x32>
 800499c:	2140      	movs	r1, #64	; 0x40
 800499e:	f000 fb09 	bl	8004fb4 <_malloc_r>
 80049a2:	6028      	str	r0, [r5, #0]
 80049a4:	6128      	str	r0, [r5, #16]
 80049a6:	b920      	cbnz	r0, 80049b2 <_svfiprintf_r+0x2e>
 80049a8:	230c      	movs	r3, #12
 80049aa:	603b      	str	r3, [r7, #0]
 80049ac:	f04f 30ff 	mov.w	r0, #4294967295
 80049b0:	e0d1      	b.n	8004b56 <_svfiprintf_r+0x1d2>
 80049b2:	2340      	movs	r3, #64	; 0x40
 80049b4:	616b      	str	r3, [r5, #20]
 80049b6:	2300      	movs	r3, #0
 80049b8:	9309      	str	r3, [sp, #36]	; 0x24
 80049ba:	2320      	movs	r3, #32
 80049bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049c0:	2330      	movs	r3, #48	; 0x30
 80049c2:	f04f 0901 	mov.w	r9, #1
 80049c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80049ca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004b70 <_svfiprintf_r+0x1ec>
 80049ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049d2:	4623      	mov	r3, r4
 80049d4:	469a      	mov	sl, r3
 80049d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049da:	b10a      	cbz	r2, 80049e0 <_svfiprintf_r+0x5c>
 80049dc:	2a25      	cmp	r2, #37	; 0x25
 80049de:	d1f9      	bne.n	80049d4 <_svfiprintf_r+0x50>
 80049e0:	ebba 0b04 	subs.w	fp, sl, r4
 80049e4:	d00b      	beq.n	80049fe <_svfiprintf_r+0x7a>
 80049e6:	465b      	mov	r3, fp
 80049e8:	4622      	mov	r2, r4
 80049ea:	4629      	mov	r1, r5
 80049ec:	4638      	mov	r0, r7
 80049ee:	f7ff ff6d 	bl	80048cc <__ssputs_r>
 80049f2:	3001      	adds	r0, #1
 80049f4:	f000 80aa 	beq.w	8004b4c <_svfiprintf_r+0x1c8>
 80049f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049fa:	445a      	add	r2, fp
 80049fc:	9209      	str	r2, [sp, #36]	; 0x24
 80049fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f000 80a2 	beq.w	8004b4c <_svfiprintf_r+0x1c8>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8004a0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a12:	f10a 0a01 	add.w	sl, sl, #1
 8004a16:	9304      	str	r3, [sp, #16]
 8004a18:	9307      	str	r3, [sp, #28]
 8004a1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a1e:	931a      	str	r3, [sp, #104]	; 0x68
 8004a20:	4654      	mov	r4, sl
 8004a22:	2205      	movs	r2, #5
 8004a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a28:	4851      	ldr	r0, [pc, #324]	; (8004b70 <_svfiprintf_r+0x1ec>)
 8004a2a:	f000 fa41 	bl	8004eb0 <memchr>
 8004a2e:	9a04      	ldr	r2, [sp, #16]
 8004a30:	b9d8      	cbnz	r0, 8004a6a <_svfiprintf_r+0xe6>
 8004a32:	06d0      	lsls	r0, r2, #27
 8004a34:	bf44      	itt	mi
 8004a36:	2320      	movmi	r3, #32
 8004a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a3c:	0711      	lsls	r1, r2, #28
 8004a3e:	bf44      	itt	mi
 8004a40:	232b      	movmi	r3, #43	; 0x2b
 8004a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a46:	f89a 3000 	ldrb.w	r3, [sl]
 8004a4a:	2b2a      	cmp	r3, #42	; 0x2a
 8004a4c:	d015      	beq.n	8004a7a <_svfiprintf_r+0xf6>
 8004a4e:	4654      	mov	r4, sl
 8004a50:	2000      	movs	r0, #0
 8004a52:	f04f 0c0a 	mov.w	ip, #10
 8004a56:	9a07      	ldr	r2, [sp, #28]
 8004a58:	4621      	mov	r1, r4
 8004a5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a5e:	3b30      	subs	r3, #48	; 0x30
 8004a60:	2b09      	cmp	r3, #9
 8004a62:	d94e      	bls.n	8004b02 <_svfiprintf_r+0x17e>
 8004a64:	b1b0      	cbz	r0, 8004a94 <_svfiprintf_r+0x110>
 8004a66:	9207      	str	r2, [sp, #28]
 8004a68:	e014      	b.n	8004a94 <_svfiprintf_r+0x110>
 8004a6a:	eba0 0308 	sub.w	r3, r0, r8
 8004a6e:	fa09 f303 	lsl.w	r3, r9, r3
 8004a72:	4313      	orrs	r3, r2
 8004a74:	46a2      	mov	sl, r4
 8004a76:	9304      	str	r3, [sp, #16]
 8004a78:	e7d2      	b.n	8004a20 <_svfiprintf_r+0x9c>
 8004a7a:	9b03      	ldr	r3, [sp, #12]
 8004a7c:	1d19      	adds	r1, r3, #4
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	9103      	str	r1, [sp, #12]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	bfbb      	ittet	lt
 8004a86:	425b      	neglt	r3, r3
 8004a88:	f042 0202 	orrlt.w	r2, r2, #2
 8004a8c:	9307      	strge	r3, [sp, #28]
 8004a8e:	9307      	strlt	r3, [sp, #28]
 8004a90:	bfb8      	it	lt
 8004a92:	9204      	strlt	r2, [sp, #16]
 8004a94:	7823      	ldrb	r3, [r4, #0]
 8004a96:	2b2e      	cmp	r3, #46	; 0x2e
 8004a98:	d10c      	bne.n	8004ab4 <_svfiprintf_r+0x130>
 8004a9a:	7863      	ldrb	r3, [r4, #1]
 8004a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8004a9e:	d135      	bne.n	8004b0c <_svfiprintf_r+0x188>
 8004aa0:	9b03      	ldr	r3, [sp, #12]
 8004aa2:	3402      	adds	r4, #2
 8004aa4:	1d1a      	adds	r2, r3, #4
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	9203      	str	r2, [sp, #12]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	bfb8      	it	lt
 8004aae:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ab2:	9305      	str	r3, [sp, #20]
 8004ab4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004b80 <_svfiprintf_r+0x1fc>
 8004ab8:	2203      	movs	r2, #3
 8004aba:	4650      	mov	r0, sl
 8004abc:	7821      	ldrb	r1, [r4, #0]
 8004abe:	f000 f9f7 	bl	8004eb0 <memchr>
 8004ac2:	b140      	cbz	r0, 8004ad6 <_svfiprintf_r+0x152>
 8004ac4:	2340      	movs	r3, #64	; 0x40
 8004ac6:	eba0 000a 	sub.w	r0, r0, sl
 8004aca:	fa03 f000 	lsl.w	r0, r3, r0
 8004ace:	9b04      	ldr	r3, [sp, #16]
 8004ad0:	3401      	adds	r4, #1
 8004ad2:	4303      	orrs	r3, r0
 8004ad4:	9304      	str	r3, [sp, #16]
 8004ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ada:	2206      	movs	r2, #6
 8004adc:	4825      	ldr	r0, [pc, #148]	; (8004b74 <_svfiprintf_r+0x1f0>)
 8004ade:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ae2:	f000 f9e5 	bl	8004eb0 <memchr>
 8004ae6:	2800      	cmp	r0, #0
 8004ae8:	d038      	beq.n	8004b5c <_svfiprintf_r+0x1d8>
 8004aea:	4b23      	ldr	r3, [pc, #140]	; (8004b78 <_svfiprintf_r+0x1f4>)
 8004aec:	bb1b      	cbnz	r3, 8004b36 <_svfiprintf_r+0x1b2>
 8004aee:	9b03      	ldr	r3, [sp, #12]
 8004af0:	3307      	adds	r3, #7
 8004af2:	f023 0307 	bic.w	r3, r3, #7
 8004af6:	3308      	adds	r3, #8
 8004af8:	9303      	str	r3, [sp, #12]
 8004afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004afc:	4433      	add	r3, r6
 8004afe:	9309      	str	r3, [sp, #36]	; 0x24
 8004b00:	e767      	b.n	80049d2 <_svfiprintf_r+0x4e>
 8004b02:	460c      	mov	r4, r1
 8004b04:	2001      	movs	r0, #1
 8004b06:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b0a:	e7a5      	b.n	8004a58 <_svfiprintf_r+0xd4>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f04f 0c0a 	mov.w	ip, #10
 8004b12:	4619      	mov	r1, r3
 8004b14:	3401      	adds	r4, #1
 8004b16:	9305      	str	r3, [sp, #20]
 8004b18:	4620      	mov	r0, r4
 8004b1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b1e:	3a30      	subs	r2, #48	; 0x30
 8004b20:	2a09      	cmp	r2, #9
 8004b22:	d903      	bls.n	8004b2c <_svfiprintf_r+0x1a8>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d0c5      	beq.n	8004ab4 <_svfiprintf_r+0x130>
 8004b28:	9105      	str	r1, [sp, #20]
 8004b2a:	e7c3      	b.n	8004ab4 <_svfiprintf_r+0x130>
 8004b2c:	4604      	mov	r4, r0
 8004b2e:	2301      	movs	r3, #1
 8004b30:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b34:	e7f0      	b.n	8004b18 <_svfiprintf_r+0x194>
 8004b36:	ab03      	add	r3, sp, #12
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	462a      	mov	r2, r5
 8004b3c:	4638      	mov	r0, r7
 8004b3e:	4b0f      	ldr	r3, [pc, #60]	; (8004b7c <_svfiprintf_r+0x1f8>)
 8004b40:	a904      	add	r1, sp, #16
 8004b42:	f3af 8000 	nop.w
 8004b46:	1c42      	adds	r2, r0, #1
 8004b48:	4606      	mov	r6, r0
 8004b4a:	d1d6      	bne.n	8004afa <_svfiprintf_r+0x176>
 8004b4c:	89ab      	ldrh	r3, [r5, #12]
 8004b4e:	065b      	lsls	r3, r3, #25
 8004b50:	f53f af2c 	bmi.w	80049ac <_svfiprintf_r+0x28>
 8004b54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b56:	b01d      	add	sp, #116	; 0x74
 8004b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b5c:	ab03      	add	r3, sp, #12
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	462a      	mov	r2, r5
 8004b62:	4638      	mov	r0, r7
 8004b64:	4b05      	ldr	r3, [pc, #20]	; (8004b7c <_svfiprintf_r+0x1f8>)
 8004b66:	a904      	add	r1, sp, #16
 8004b68:	f000 f87c 	bl	8004c64 <_printf_i>
 8004b6c:	e7eb      	b.n	8004b46 <_svfiprintf_r+0x1c2>
 8004b6e:	bf00      	nop
 8004b70:	080051b8 	.word	0x080051b8
 8004b74:	080051c2 	.word	0x080051c2
 8004b78:	00000000 	.word	0x00000000
 8004b7c:	080048cd 	.word	0x080048cd
 8004b80:	080051be 	.word	0x080051be

08004b84 <_printf_common>:
 8004b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b88:	4616      	mov	r6, r2
 8004b8a:	4699      	mov	r9, r3
 8004b8c:	688a      	ldr	r2, [r1, #8]
 8004b8e:	690b      	ldr	r3, [r1, #16]
 8004b90:	4607      	mov	r7, r0
 8004b92:	4293      	cmp	r3, r2
 8004b94:	bfb8      	it	lt
 8004b96:	4613      	movlt	r3, r2
 8004b98:	6033      	str	r3, [r6, #0]
 8004b9a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b9e:	460c      	mov	r4, r1
 8004ba0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ba4:	b10a      	cbz	r2, 8004baa <_printf_common+0x26>
 8004ba6:	3301      	adds	r3, #1
 8004ba8:	6033      	str	r3, [r6, #0]
 8004baa:	6823      	ldr	r3, [r4, #0]
 8004bac:	0699      	lsls	r1, r3, #26
 8004bae:	bf42      	ittt	mi
 8004bb0:	6833      	ldrmi	r3, [r6, #0]
 8004bb2:	3302      	addmi	r3, #2
 8004bb4:	6033      	strmi	r3, [r6, #0]
 8004bb6:	6825      	ldr	r5, [r4, #0]
 8004bb8:	f015 0506 	ands.w	r5, r5, #6
 8004bbc:	d106      	bne.n	8004bcc <_printf_common+0x48>
 8004bbe:	f104 0a19 	add.w	sl, r4, #25
 8004bc2:	68e3      	ldr	r3, [r4, #12]
 8004bc4:	6832      	ldr	r2, [r6, #0]
 8004bc6:	1a9b      	subs	r3, r3, r2
 8004bc8:	42ab      	cmp	r3, r5
 8004bca:	dc28      	bgt.n	8004c1e <_printf_common+0x9a>
 8004bcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004bd0:	1e13      	subs	r3, r2, #0
 8004bd2:	6822      	ldr	r2, [r4, #0]
 8004bd4:	bf18      	it	ne
 8004bd6:	2301      	movne	r3, #1
 8004bd8:	0692      	lsls	r2, r2, #26
 8004bda:	d42d      	bmi.n	8004c38 <_printf_common+0xb4>
 8004bdc:	4649      	mov	r1, r9
 8004bde:	4638      	mov	r0, r7
 8004be0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004be4:	47c0      	blx	r8
 8004be6:	3001      	adds	r0, #1
 8004be8:	d020      	beq.n	8004c2c <_printf_common+0xa8>
 8004bea:	6823      	ldr	r3, [r4, #0]
 8004bec:	68e5      	ldr	r5, [r4, #12]
 8004bee:	f003 0306 	and.w	r3, r3, #6
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	bf18      	it	ne
 8004bf6:	2500      	movne	r5, #0
 8004bf8:	6832      	ldr	r2, [r6, #0]
 8004bfa:	f04f 0600 	mov.w	r6, #0
 8004bfe:	68a3      	ldr	r3, [r4, #8]
 8004c00:	bf08      	it	eq
 8004c02:	1aad      	subeq	r5, r5, r2
 8004c04:	6922      	ldr	r2, [r4, #16]
 8004c06:	bf08      	it	eq
 8004c08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	bfc4      	itt	gt
 8004c10:	1a9b      	subgt	r3, r3, r2
 8004c12:	18ed      	addgt	r5, r5, r3
 8004c14:	341a      	adds	r4, #26
 8004c16:	42b5      	cmp	r5, r6
 8004c18:	d11a      	bne.n	8004c50 <_printf_common+0xcc>
 8004c1a:	2000      	movs	r0, #0
 8004c1c:	e008      	b.n	8004c30 <_printf_common+0xac>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	4652      	mov	r2, sl
 8004c22:	4649      	mov	r1, r9
 8004c24:	4638      	mov	r0, r7
 8004c26:	47c0      	blx	r8
 8004c28:	3001      	adds	r0, #1
 8004c2a:	d103      	bne.n	8004c34 <_printf_common+0xb0>
 8004c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c34:	3501      	adds	r5, #1
 8004c36:	e7c4      	b.n	8004bc2 <_printf_common+0x3e>
 8004c38:	2030      	movs	r0, #48	; 0x30
 8004c3a:	18e1      	adds	r1, r4, r3
 8004c3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c46:	4422      	add	r2, r4
 8004c48:	3302      	adds	r3, #2
 8004c4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c4e:	e7c5      	b.n	8004bdc <_printf_common+0x58>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4622      	mov	r2, r4
 8004c54:	4649      	mov	r1, r9
 8004c56:	4638      	mov	r0, r7
 8004c58:	47c0      	blx	r8
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	d0e6      	beq.n	8004c2c <_printf_common+0xa8>
 8004c5e:	3601      	adds	r6, #1
 8004c60:	e7d9      	b.n	8004c16 <_printf_common+0x92>
	...

08004c64 <_printf_i>:
 8004c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c68:	460c      	mov	r4, r1
 8004c6a:	7e27      	ldrb	r7, [r4, #24]
 8004c6c:	4691      	mov	r9, r2
 8004c6e:	2f78      	cmp	r7, #120	; 0x78
 8004c70:	4680      	mov	r8, r0
 8004c72:	469a      	mov	sl, r3
 8004c74:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c7a:	d807      	bhi.n	8004c8c <_printf_i+0x28>
 8004c7c:	2f62      	cmp	r7, #98	; 0x62
 8004c7e:	d80a      	bhi.n	8004c96 <_printf_i+0x32>
 8004c80:	2f00      	cmp	r7, #0
 8004c82:	f000 80d9 	beq.w	8004e38 <_printf_i+0x1d4>
 8004c86:	2f58      	cmp	r7, #88	; 0x58
 8004c88:	f000 80a4 	beq.w	8004dd4 <_printf_i+0x170>
 8004c8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c94:	e03a      	b.n	8004d0c <_printf_i+0xa8>
 8004c96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c9a:	2b15      	cmp	r3, #21
 8004c9c:	d8f6      	bhi.n	8004c8c <_printf_i+0x28>
 8004c9e:	a001      	add	r0, pc, #4	; (adr r0, 8004ca4 <_printf_i+0x40>)
 8004ca0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ca4:	08004cfd 	.word	0x08004cfd
 8004ca8:	08004d11 	.word	0x08004d11
 8004cac:	08004c8d 	.word	0x08004c8d
 8004cb0:	08004c8d 	.word	0x08004c8d
 8004cb4:	08004c8d 	.word	0x08004c8d
 8004cb8:	08004c8d 	.word	0x08004c8d
 8004cbc:	08004d11 	.word	0x08004d11
 8004cc0:	08004c8d 	.word	0x08004c8d
 8004cc4:	08004c8d 	.word	0x08004c8d
 8004cc8:	08004c8d 	.word	0x08004c8d
 8004ccc:	08004c8d 	.word	0x08004c8d
 8004cd0:	08004e1f 	.word	0x08004e1f
 8004cd4:	08004d41 	.word	0x08004d41
 8004cd8:	08004e01 	.word	0x08004e01
 8004cdc:	08004c8d 	.word	0x08004c8d
 8004ce0:	08004c8d 	.word	0x08004c8d
 8004ce4:	08004e41 	.word	0x08004e41
 8004ce8:	08004c8d 	.word	0x08004c8d
 8004cec:	08004d41 	.word	0x08004d41
 8004cf0:	08004c8d 	.word	0x08004c8d
 8004cf4:	08004c8d 	.word	0x08004c8d
 8004cf8:	08004e09 	.word	0x08004e09
 8004cfc:	680b      	ldr	r3, [r1, #0]
 8004cfe:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004d02:	1d1a      	adds	r2, r3, #4
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	600a      	str	r2, [r1, #0]
 8004d08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e0a4      	b.n	8004e5a <_printf_i+0x1f6>
 8004d10:	6825      	ldr	r5, [r4, #0]
 8004d12:	6808      	ldr	r0, [r1, #0]
 8004d14:	062e      	lsls	r6, r5, #24
 8004d16:	f100 0304 	add.w	r3, r0, #4
 8004d1a:	d50a      	bpl.n	8004d32 <_printf_i+0xce>
 8004d1c:	6805      	ldr	r5, [r0, #0]
 8004d1e:	600b      	str	r3, [r1, #0]
 8004d20:	2d00      	cmp	r5, #0
 8004d22:	da03      	bge.n	8004d2c <_printf_i+0xc8>
 8004d24:	232d      	movs	r3, #45	; 0x2d
 8004d26:	426d      	negs	r5, r5
 8004d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d2c:	230a      	movs	r3, #10
 8004d2e:	485e      	ldr	r0, [pc, #376]	; (8004ea8 <_printf_i+0x244>)
 8004d30:	e019      	b.n	8004d66 <_printf_i+0x102>
 8004d32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004d36:	6805      	ldr	r5, [r0, #0]
 8004d38:	600b      	str	r3, [r1, #0]
 8004d3a:	bf18      	it	ne
 8004d3c:	b22d      	sxthne	r5, r5
 8004d3e:	e7ef      	b.n	8004d20 <_printf_i+0xbc>
 8004d40:	680b      	ldr	r3, [r1, #0]
 8004d42:	6825      	ldr	r5, [r4, #0]
 8004d44:	1d18      	adds	r0, r3, #4
 8004d46:	6008      	str	r0, [r1, #0]
 8004d48:	0628      	lsls	r0, r5, #24
 8004d4a:	d501      	bpl.n	8004d50 <_printf_i+0xec>
 8004d4c:	681d      	ldr	r5, [r3, #0]
 8004d4e:	e002      	b.n	8004d56 <_printf_i+0xf2>
 8004d50:	0669      	lsls	r1, r5, #25
 8004d52:	d5fb      	bpl.n	8004d4c <_printf_i+0xe8>
 8004d54:	881d      	ldrh	r5, [r3, #0]
 8004d56:	2f6f      	cmp	r7, #111	; 0x6f
 8004d58:	bf0c      	ite	eq
 8004d5a:	2308      	moveq	r3, #8
 8004d5c:	230a      	movne	r3, #10
 8004d5e:	4852      	ldr	r0, [pc, #328]	; (8004ea8 <_printf_i+0x244>)
 8004d60:	2100      	movs	r1, #0
 8004d62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d66:	6866      	ldr	r6, [r4, #4]
 8004d68:	2e00      	cmp	r6, #0
 8004d6a:	bfa8      	it	ge
 8004d6c:	6821      	ldrge	r1, [r4, #0]
 8004d6e:	60a6      	str	r6, [r4, #8]
 8004d70:	bfa4      	itt	ge
 8004d72:	f021 0104 	bicge.w	r1, r1, #4
 8004d76:	6021      	strge	r1, [r4, #0]
 8004d78:	b90d      	cbnz	r5, 8004d7e <_printf_i+0x11a>
 8004d7a:	2e00      	cmp	r6, #0
 8004d7c:	d04d      	beq.n	8004e1a <_printf_i+0x1b6>
 8004d7e:	4616      	mov	r6, r2
 8004d80:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d84:	fb03 5711 	mls	r7, r3, r1, r5
 8004d88:	5dc7      	ldrb	r7, [r0, r7]
 8004d8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d8e:	462f      	mov	r7, r5
 8004d90:	42bb      	cmp	r3, r7
 8004d92:	460d      	mov	r5, r1
 8004d94:	d9f4      	bls.n	8004d80 <_printf_i+0x11c>
 8004d96:	2b08      	cmp	r3, #8
 8004d98:	d10b      	bne.n	8004db2 <_printf_i+0x14e>
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	07df      	lsls	r7, r3, #31
 8004d9e:	d508      	bpl.n	8004db2 <_printf_i+0x14e>
 8004da0:	6923      	ldr	r3, [r4, #16]
 8004da2:	6861      	ldr	r1, [r4, #4]
 8004da4:	4299      	cmp	r1, r3
 8004da6:	bfde      	ittt	le
 8004da8:	2330      	movle	r3, #48	; 0x30
 8004daa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004db2:	1b92      	subs	r2, r2, r6
 8004db4:	6122      	str	r2, [r4, #16]
 8004db6:	464b      	mov	r3, r9
 8004db8:	4621      	mov	r1, r4
 8004dba:	4640      	mov	r0, r8
 8004dbc:	f8cd a000 	str.w	sl, [sp]
 8004dc0:	aa03      	add	r2, sp, #12
 8004dc2:	f7ff fedf 	bl	8004b84 <_printf_common>
 8004dc6:	3001      	adds	r0, #1
 8004dc8:	d14c      	bne.n	8004e64 <_printf_i+0x200>
 8004dca:	f04f 30ff 	mov.w	r0, #4294967295
 8004dce:	b004      	add	sp, #16
 8004dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd4:	4834      	ldr	r0, [pc, #208]	; (8004ea8 <_printf_i+0x244>)
 8004dd6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004dda:	680e      	ldr	r6, [r1, #0]
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	f856 5b04 	ldr.w	r5, [r6], #4
 8004de2:	061f      	lsls	r7, r3, #24
 8004de4:	600e      	str	r6, [r1, #0]
 8004de6:	d514      	bpl.n	8004e12 <_printf_i+0x1ae>
 8004de8:	07d9      	lsls	r1, r3, #31
 8004dea:	bf44      	itt	mi
 8004dec:	f043 0320 	orrmi.w	r3, r3, #32
 8004df0:	6023      	strmi	r3, [r4, #0]
 8004df2:	b91d      	cbnz	r5, 8004dfc <_printf_i+0x198>
 8004df4:	6823      	ldr	r3, [r4, #0]
 8004df6:	f023 0320 	bic.w	r3, r3, #32
 8004dfa:	6023      	str	r3, [r4, #0]
 8004dfc:	2310      	movs	r3, #16
 8004dfe:	e7af      	b.n	8004d60 <_printf_i+0xfc>
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	f043 0320 	orr.w	r3, r3, #32
 8004e06:	6023      	str	r3, [r4, #0]
 8004e08:	2378      	movs	r3, #120	; 0x78
 8004e0a:	4828      	ldr	r0, [pc, #160]	; (8004eac <_printf_i+0x248>)
 8004e0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e10:	e7e3      	b.n	8004dda <_printf_i+0x176>
 8004e12:	065e      	lsls	r6, r3, #25
 8004e14:	bf48      	it	mi
 8004e16:	b2ad      	uxthmi	r5, r5
 8004e18:	e7e6      	b.n	8004de8 <_printf_i+0x184>
 8004e1a:	4616      	mov	r6, r2
 8004e1c:	e7bb      	b.n	8004d96 <_printf_i+0x132>
 8004e1e:	680b      	ldr	r3, [r1, #0]
 8004e20:	6826      	ldr	r6, [r4, #0]
 8004e22:	1d1d      	adds	r5, r3, #4
 8004e24:	6960      	ldr	r0, [r4, #20]
 8004e26:	600d      	str	r5, [r1, #0]
 8004e28:	0635      	lsls	r5, r6, #24
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	d501      	bpl.n	8004e32 <_printf_i+0x1ce>
 8004e2e:	6018      	str	r0, [r3, #0]
 8004e30:	e002      	b.n	8004e38 <_printf_i+0x1d4>
 8004e32:	0671      	lsls	r1, r6, #25
 8004e34:	d5fb      	bpl.n	8004e2e <_printf_i+0x1ca>
 8004e36:	8018      	strh	r0, [r3, #0]
 8004e38:	2300      	movs	r3, #0
 8004e3a:	4616      	mov	r6, r2
 8004e3c:	6123      	str	r3, [r4, #16]
 8004e3e:	e7ba      	b.n	8004db6 <_printf_i+0x152>
 8004e40:	680b      	ldr	r3, [r1, #0]
 8004e42:	1d1a      	adds	r2, r3, #4
 8004e44:	600a      	str	r2, [r1, #0]
 8004e46:	681e      	ldr	r6, [r3, #0]
 8004e48:	2100      	movs	r1, #0
 8004e4a:	4630      	mov	r0, r6
 8004e4c:	6862      	ldr	r2, [r4, #4]
 8004e4e:	f000 f82f 	bl	8004eb0 <memchr>
 8004e52:	b108      	cbz	r0, 8004e58 <_printf_i+0x1f4>
 8004e54:	1b80      	subs	r0, r0, r6
 8004e56:	6060      	str	r0, [r4, #4]
 8004e58:	6863      	ldr	r3, [r4, #4]
 8004e5a:	6123      	str	r3, [r4, #16]
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e62:	e7a8      	b.n	8004db6 <_printf_i+0x152>
 8004e64:	4632      	mov	r2, r6
 8004e66:	4649      	mov	r1, r9
 8004e68:	4640      	mov	r0, r8
 8004e6a:	6923      	ldr	r3, [r4, #16]
 8004e6c:	47d0      	blx	sl
 8004e6e:	3001      	adds	r0, #1
 8004e70:	d0ab      	beq.n	8004dca <_printf_i+0x166>
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	079b      	lsls	r3, r3, #30
 8004e76:	d413      	bmi.n	8004ea0 <_printf_i+0x23c>
 8004e78:	68e0      	ldr	r0, [r4, #12]
 8004e7a:	9b03      	ldr	r3, [sp, #12]
 8004e7c:	4298      	cmp	r0, r3
 8004e7e:	bfb8      	it	lt
 8004e80:	4618      	movlt	r0, r3
 8004e82:	e7a4      	b.n	8004dce <_printf_i+0x16a>
 8004e84:	2301      	movs	r3, #1
 8004e86:	4632      	mov	r2, r6
 8004e88:	4649      	mov	r1, r9
 8004e8a:	4640      	mov	r0, r8
 8004e8c:	47d0      	blx	sl
 8004e8e:	3001      	adds	r0, #1
 8004e90:	d09b      	beq.n	8004dca <_printf_i+0x166>
 8004e92:	3501      	adds	r5, #1
 8004e94:	68e3      	ldr	r3, [r4, #12]
 8004e96:	9903      	ldr	r1, [sp, #12]
 8004e98:	1a5b      	subs	r3, r3, r1
 8004e9a:	42ab      	cmp	r3, r5
 8004e9c:	dcf2      	bgt.n	8004e84 <_printf_i+0x220>
 8004e9e:	e7eb      	b.n	8004e78 <_printf_i+0x214>
 8004ea0:	2500      	movs	r5, #0
 8004ea2:	f104 0619 	add.w	r6, r4, #25
 8004ea6:	e7f5      	b.n	8004e94 <_printf_i+0x230>
 8004ea8:	080051c9 	.word	0x080051c9
 8004eac:	080051da 	.word	0x080051da

08004eb0 <memchr>:
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	b510      	push	{r4, lr}
 8004eb4:	b2c9      	uxtb	r1, r1
 8004eb6:	4402      	add	r2, r0
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	4618      	mov	r0, r3
 8004ebc:	d101      	bne.n	8004ec2 <memchr+0x12>
 8004ebe:	2000      	movs	r0, #0
 8004ec0:	e003      	b.n	8004eca <memchr+0x1a>
 8004ec2:	7804      	ldrb	r4, [r0, #0]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	428c      	cmp	r4, r1
 8004ec8:	d1f6      	bne.n	8004eb8 <memchr+0x8>
 8004eca:	bd10      	pop	{r4, pc}

08004ecc <memcpy>:
 8004ecc:	440a      	add	r2, r1
 8004ece:	4291      	cmp	r1, r2
 8004ed0:	f100 33ff 	add.w	r3, r0, #4294967295
 8004ed4:	d100      	bne.n	8004ed8 <memcpy+0xc>
 8004ed6:	4770      	bx	lr
 8004ed8:	b510      	push	{r4, lr}
 8004eda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ede:	4291      	cmp	r1, r2
 8004ee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ee4:	d1f9      	bne.n	8004eda <memcpy+0xe>
 8004ee6:	bd10      	pop	{r4, pc}

08004ee8 <memmove>:
 8004ee8:	4288      	cmp	r0, r1
 8004eea:	b510      	push	{r4, lr}
 8004eec:	eb01 0402 	add.w	r4, r1, r2
 8004ef0:	d902      	bls.n	8004ef8 <memmove+0x10>
 8004ef2:	4284      	cmp	r4, r0
 8004ef4:	4623      	mov	r3, r4
 8004ef6:	d807      	bhi.n	8004f08 <memmove+0x20>
 8004ef8:	1e43      	subs	r3, r0, #1
 8004efa:	42a1      	cmp	r1, r4
 8004efc:	d008      	beq.n	8004f10 <memmove+0x28>
 8004efe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f02:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f06:	e7f8      	b.n	8004efa <memmove+0x12>
 8004f08:	4601      	mov	r1, r0
 8004f0a:	4402      	add	r2, r0
 8004f0c:	428a      	cmp	r2, r1
 8004f0e:	d100      	bne.n	8004f12 <memmove+0x2a>
 8004f10:	bd10      	pop	{r4, pc}
 8004f12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f1a:	e7f7      	b.n	8004f0c <memmove+0x24>

08004f1c <_free_r>:
 8004f1c:	b538      	push	{r3, r4, r5, lr}
 8004f1e:	4605      	mov	r5, r0
 8004f20:	2900      	cmp	r1, #0
 8004f22:	d043      	beq.n	8004fac <_free_r+0x90>
 8004f24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f28:	1f0c      	subs	r4, r1, #4
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	bfb8      	it	lt
 8004f2e:	18e4      	addlt	r4, r4, r3
 8004f30:	f000 f8d0 	bl	80050d4 <__malloc_lock>
 8004f34:	4a1e      	ldr	r2, [pc, #120]	; (8004fb0 <_free_r+0x94>)
 8004f36:	6813      	ldr	r3, [r2, #0]
 8004f38:	4610      	mov	r0, r2
 8004f3a:	b933      	cbnz	r3, 8004f4a <_free_r+0x2e>
 8004f3c:	6063      	str	r3, [r4, #4]
 8004f3e:	6014      	str	r4, [r2, #0]
 8004f40:	4628      	mov	r0, r5
 8004f42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f46:	f000 b8cb 	b.w	80050e0 <__malloc_unlock>
 8004f4a:	42a3      	cmp	r3, r4
 8004f4c:	d90a      	bls.n	8004f64 <_free_r+0x48>
 8004f4e:	6821      	ldr	r1, [r4, #0]
 8004f50:	1862      	adds	r2, r4, r1
 8004f52:	4293      	cmp	r3, r2
 8004f54:	bf01      	itttt	eq
 8004f56:	681a      	ldreq	r2, [r3, #0]
 8004f58:	685b      	ldreq	r3, [r3, #4]
 8004f5a:	1852      	addeq	r2, r2, r1
 8004f5c:	6022      	streq	r2, [r4, #0]
 8004f5e:	6063      	str	r3, [r4, #4]
 8004f60:	6004      	str	r4, [r0, #0]
 8004f62:	e7ed      	b.n	8004f40 <_free_r+0x24>
 8004f64:	461a      	mov	r2, r3
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	b10b      	cbz	r3, 8004f6e <_free_r+0x52>
 8004f6a:	42a3      	cmp	r3, r4
 8004f6c:	d9fa      	bls.n	8004f64 <_free_r+0x48>
 8004f6e:	6811      	ldr	r1, [r2, #0]
 8004f70:	1850      	adds	r0, r2, r1
 8004f72:	42a0      	cmp	r0, r4
 8004f74:	d10b      	bne.n	8004f8e <_free_r+0x72>
 8004f76:	6820      	ldr	r0, [r4, #0]
 8004f78:	4401      	add	r1, r0
 8004f7a:	1850      	adds	r0, r2, r1
 8004f7c:	4283      	cmp	r3, r0
 8004f7e:	6011      	str	r1, [r2, #0]
 8004f80:	d1de      	bne.n	8004f40 <_free_r+0x24>
 8004f82:	6818      	ldr	r0, [r3, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	4401      	add	r1, r0
 8004f88:	6011      	str	r1, [r2, #0]
 8004f8a:	6053      	str	r3, [r2, #4]
 8004f8c:	e7d8      	b.n	8004f40 <_free_r+0x24>
 8004f8e:	d902      	bls.n	8004f96 <_free_r+0x7a>
 8004f90:	230c      	movs	r3, #12
 8004f92:	602b      	str	r3, [r5, #0]
 8004f94:	e7d4      	b.n	8004f40 <_free_r+0x24>
 8004f96:	6820      	ldr	r0, [r4, #0]
 8004f98:	1821      	adds	r1, r4, r0
 8004f9a:	428b      	cmp	r3, r1
 8004f9c:	bf01      	itttt	eq
 8004f9e:	6819      	ldreq	r1, [r3, #0]
 8004fa0:	685b      	ldreq	r3, [r3, #4]
 8004fa2:	1809      	addeq	r1, r1, r0
 8004fa4:	6021      	streq	r1, [r4, #0]
 8004fa6:	6063      	str	r3, [r4, #4]
 8004fa8:	6054      	str	r4, [r2, #4]
 8004faa:	e7c9      	b.n	8004f40 <_free_r+0x24>
 8004fac:	bd38      	pop	{r3, r4, r5, pc}
 8004fae:	bf00      	nop
 8004fb0:	20000164 	.word	0x20000164

08004fb4 <_malloc_r>:
 8004fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb6:	1ccd      	adds	r5, r1, #3
 8004fb8:	f025 0503 	bic.w	r5, r5, #3
 8004fbc:	3508      	adds	r5, #8
 8004fbe:	2d0c      	cmp	r5, #12
 8004fc0:	bf38      	it	cc
 8004fc2:	250c      	movcc	r5, #12
 8004fc4:	2d00      	cmp	r5, #0
 8004fc6:	4606      	mov	r6, r0
 8004fc8:	db01      	blt.n	8004fce <_malloc_r+0x1a>
 8004fca:	42a9      	cmp	r1, r5
 8004fcc:	d903      	bls.n	8004fd6 <_malloc_r+0x22>
 8004fce:	230c      	movs	r3, #12
 8004fd0:	6033      	str	r3, [r6, #0]
 8004fd2:	2000      	movs	r0, #0
 8004fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fd6:	f000 f87d 	bl	80050d4 <__malloc_lock>
 8004fda:	4921      	ldr	r1, [pc, #132]	; (8005060 <_malloc_r+0xac>)
 8004fdc:	680a      	ldr	r2, [r1, #0]
 8004fde:	4614      	mov	r4, r2
 8004fe0:	b99c      	cbnz	r4, 800500a <_malloc_r+0x56>
 8004fe2:	4f20      	ldr	r7, [pc, #128]	; (8005064 <_malloc_r+0xb0>)
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	b923      	cbnz	r3, 8004ff2 <_malloc_r+0x3e>
 8004fe8:	4621      	mov	r1, r4
 8004fea:	4630      	mov	r0, r6
 8004fec:	f000 f862 	bl	80050b4 <_sbrk_r>
 8004ff0:	6038      	str	r0, [r7, #0]
 8004ff2:	4629      	mov	r1, r5
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	f000 f85d 	bl	80050b4 <_sbrk_r>
 8004ffa:	1c43      	adds	r3, r0, #1
 8004ffc:	d123      	bne.n	8005046 <_malloc_r+0x92>
 8004ffe:	230c      	movs	r3, #12
 8005000:	4630      	mov	r0, r6
 8005002:	6033      	str	r3, [r6, #0]
 8005004:	f000 f86c 	bl	80050e0 <__malloc_unlock>
 8005008:	e7e3      	b.n	8004fd2 <_malloc_r+0x1e>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	1b5b      	subs	r3, r3, r5
 800500e:	d417      	bmi.n	8005040 <_malloc_r+0x8c>
 8005010:	2b0b      	cmp	r3, #11
 8005012:	d903      	bls.n	800501c <_malloc_r+0x68>
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	441c      	add	r4, r3
 8005018:	6025      	str	r5, [r4, #0]
 800501a:	e004      	b.n	8005026 <_malloc_r+0x72>
 800501c:	6863      	ldr	r3, [r4, #4]
 800501e:	42a2      	cmp	r2, r4
 8005020:	bf0c      	ite	eq
 8005022:	600b      	streq	r3, [r1, #0]
 8005024:	6053      	strne	r3, [r2, #4]
 8005026:	4630      	mov	r0, r6
 8005028:	f000 f85a 	bl	80050e0 <__malloc_unlock>
 800502c:	f104 000b 	add.w	r0, r4, #11
 8005030:	1d23      	adds	r3, r4, #4
 8005032:	f020 0007 	bic.w	r0, r0, #7
 8005036:	1ac2      	subs	r2, r0, r3
 8005038:	d0cc      	beq.n	8004fd4 <_malloc_r+0x20>
 800503a:	1a1b      	subs	r3, r3, r0
 800503c:	50a3      	str	r3, [r4, r2]
 800503e:	e7c9      	b.n	8004fd4 <_malloc_r+0x20>
 8005040:	4622      	mov	r2, r4
 8005042:	6864      	ldr	r4, [r4, #4]
 8005044:	e7cc      	b.n	8004fe0 <_malloc_r+0x2c>
 8005046:	1cc4      	adds	r4, r0, #3
 8005048:	f024 0403 	bic.w	r4, r4, #3
 800504c:	42a0      	cmp	r0, r4
 800504e:	d0e3      	beq.n	8005018 <_malloc_r+0x64>
 8005050:	1a21      	subs	r1, r4, r0
 8005052:	4630      	mov	r0, r6
 8005054:	f000 f82e 	bl	80050b4 <_sbrk_r>
 8005058:	3001      	adds	r0, #1
 800505a:	d1dd      	bne.n	8005018 <_malloc_r+0x64>
 800505c:	e7cf      	b.n	8004ffe <_malloc_r+0x4a>
 800505e:	bf00      	nop
 8005060:	20000164 	.word	0x20000164
 8005064:	20000168 	.word	0x20000168

08005068 <_realloc_r>:
 8005068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800506a:	4607      	mov	r7, r0
 800506c:	4614      	mov	r4, r2
 800506e:	460e      	mov	r6, r1
 8005070:	b921      	cbnz	r1, 800507c <_realloc_r+0x14>
 8005072:	4611      	mov	r1, r2
 8005074:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005078:	f7ff bf9c 	b.w	8004fb4 <_malloc_r>
 800507c:	b922      	cbnz	r2, 8005088 <_realloc_r+0x20>
 800507e:	f7ff ff4d 	bl	8004f1c <_free_r>
 8005082:	4625      	mov	r5, r4
 8005084:	4628      	mov	r0, r5
 8005086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005088:	f000 f830 	bl	80050ec <_malloc_usable_size_r>
 800508c:	42a0      	cmp	r0, r4
 800508e:	d20f      	bcs.n	80050b0 <_realloc_r+0x48>
 8005090:	4621      	mov	r1, r4
 8005092:	4638      	mov	r0, r7
 8005094:	f7ff ff8e 	bl	8004fb4 <_malloc_r>
 8005098:	4605      	mov	r5, r0
 800509a:	2800      	cmp	r0, #0
 800509c:	d0f2      	beq.n	8005084 <_realloc_r+0x1c>
 800509e:	4631      	mov	r1, r6
 80050a0:	4622      	mov	r2, r4
 80050a2:	f7ff ff13 	bl	8004ecc <memcpy>
 80050a6:	4631      	mov	r1, r6
 80050a8:	4638      	mov	r0, r7
 80050aa:	f7ff ff37 	bl	8004f1c <_free_r>
 80050ae:	e7e9      	b.n	8005084 <_realloc_r+0x1c>
 80050b0:	4635      	mov	r5, r6
 80050b2:	e7e7      	b.n	8005084 <_realloc_r+0x1c>

080050b4 <_sbrk_r>:
 80050b4:	b538      	push	{r3, r4, r5, lr}
 80050b6:	2300      	movs	r3, #0
 80050b8:	4d05      	ldr	r5, [pc, #20]	; (80050d0 <_sbrk_r+0x1c>)
 80050ba:	4604      	mov	r4, r0
 80050bc:	4608      	mov	r0, r1
 80050be:	602b      	str	r3, [r5, #0]
 80050c0:	f7fc ff2c 	bl	8001f1c <_sbrk>
 80050c4:	1c43      	adds	r3, r0, #1
 80050c6:	d102      	bne.n	80050ce <_sbrk_r+0x1a>
 80050c8:	682b      	ldr	r3, [r5, #0]
 80050ca:	b103      	cbz	r3, 80050ce <_sbrk_r+0x1a>
 80050cc:	6023      	str	r3, [r4, #0]
 80050ce:	bd38      	pop	{r3, r4, r5, pc}
 80050d0:	200004ac 	.word	0x200004ac

080050d4 <__malloc_lock>:
 80050d4:	4801      	ldr	r0, [pc, #4]	; (80050dc <__malloc_lock+0x8>)
 80050d6:	f000 b811 	b.w	80050fc <__retarget_lock_acquire_recursive>
 80050da:	bf00      	nop
 80050dc:	200004b4 	.word	0x200004b4

080050e0 <__malloc_unlock>:
 80050e0:	4801      	ldr	r0, [pc, #4]	; (80050e8 <__malloc_unlock+0x8>)
 80050e2:	f000 b80c 	b.w	80050fe <__retarget_lock_release_recursive>
 80050e6:	bf00      	nop
 80050e8:	200004b4 	.word	0x200004b4

080050ec <_malloc_usable_size_r>:
 80050ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050f0:	1f18      	subs	r0, r3, #4
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	bfbc      	itt	lt
 80050f6:	580b      	ldrlt	r3, [r1, r0]
 80050f8:	18c0      	addlt	r0, r0, r3
 80050fa:	4770      	bx	lr

080050fc <__retarget_lock_acquire_recursive>:
 80050fc:	4770      	bx	lr

080050fe <__retarget_lock_release_recursive>:
 80050fe:	4770      	bx	lr

08005100 <_init>:
 8005100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005102:	bf00      	nop
 8005104:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005106:	bc08      	pop	{r3}
 8005108:	469e      	mov	lr, r3
 800510a:	4770      	bx	lr

0800510c <_fini>:
 800510c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800510e:	bf00      	nop
 8005110:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005112:	bc08      	pop	{r3}
 8005114:	469e      	mov	lr, r3
 8005116:	4770      	bx	lr
