#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 31 10:37:09 2025
# Process ID: 242424
# Current directory: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System
# Command line: vivado
# Log file: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vivado.log
# Journal file: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vivado.jou
# Running On: dewsjoe-HP-Z440-Workstation, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 6, Host memory: 33554 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/dewsjoe/.Xilinx/Vivado/Vivado_init.tcl'
20 Beta devices matching pattern found, 0 enabled.
WARNING: [Board 49-91] Board repository path '/media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/boards/board_files/*' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/boards/board_files/*' does not exist, it will not be used to search board files.
enable_beta_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7500.840 ; gain = 110.734 ; free physical = 15927 ; free virtual = 54517
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_vadd_s_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_vadd_mm_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_user_subtractor_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_vadd_s_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_user_counter_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_vadd_s_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/dewsjoe/70a2247e-2d5c-4e37-83ea-ed9638ae8af5/tools/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 8149.676 ; gain = 554.402 ; free physical = 15585 ; free virtual = 54180
update_compile_order -fileset sources_1
open_bd_design {/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_350m_rstgen
Adding component instance block -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding component instance block -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding component instance block -- analog.com:user:jesd204_versal_gt_adapter_rx:1.0 - rx_adapt_0
Adding component instance block -- analog.com:user:jesd204_versal_gt_adapter_rx:1.0 - rx_adapt_1
Adding component instance block -- analog.com:user:jesd204_versal_gt_adapter_tx:1.0 - tx_adapt_0
Adding component instance block -- analog.com:user:jesd204_versal_gt_adapter_tx:1.0 - tx_adapt_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_iloresetdone
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_iloresetdone
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_cplllock
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_cplllock
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_ch
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - slice_ch0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - slice_ch1
Adding component instance block -- xilinx.com:ip:bufg_gt:1.0 - bufg_gt_rx_0
Adding component instance block -- xilinx.com:ip:bufg_gt:1.0 - bufg_gt_tx_0
Adding component instance block -- xilinx.com:ip:gt_bridge_ip:1.1 - gt_bridge_ip_0
Adding component instance block -- xilinx.com:ip:gt_quad_base:1.1 - gt_quad_base_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rx_device_clk_rstgen
Adding component instance block -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding component instance block -- analog.com:user:jesd204_rx:1.0 - rx
Adding component instance block -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - adc_tpl_core
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_7
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_mxfe_cpack
Adding component instance block -- analog.com:user:data_offload:1.0 - i_data_offload
Adding component instance block -- analog.com:user:util_do_ram:1.0 - storage_unit
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_mxfe_rx_dma
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - tx_device_clk_rstgen
Adding component instance block -- analog.com:user:axi_jesd204_tx:1.0 - tx_axi
Adding component instance block -- analog.com:user:jesd204_tx:1.0 - tx
Adding component instance block -- analog.com:user:ad_ip_jesd204_tpl_dac:1.0 - dac_tpl_core
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - data_concat0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_7
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_mxfe_upack
Adding component instance block -- analog.com:user:data_offload:1.0 - i_data_offload
Adding component instance block -- analog.com:user:util_do_ram:1.0 - storage_unit
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_mxfe_tx_dma
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - cpack_rst_logic
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - cpack_reset_sources
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - upack_rst_logic
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - upack_reset_sources
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio
Adding component instance block -- xilinx.com:ip:axi_noc:1.0 - axi_noc_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - manual_sync_or
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - rx_do_rstout_logic
Adding component instance block -- xilinx.com:ip:versal_cips:3.4 - sys_cips
Adding component instance block -- xilinx.com:ip:ai_engine:2.0 - ai_engine_0
Adding component instance block -- xilinx.com:ip:axi_noc:1.0 - axi_noc_1
Adding component instance block -- xilinx.com:user:counter:1.0 - counter_0
Adding component instance block -- xilinx.com:hls:mm2s_vadd_s:1.0 - mm2s_vadd_s_1
Adding component instance block -- xilinx.com:hls:mm2s_vadd_s:1.0 - mm2s_vadd_s_2
Adding component instance block -- xilinx.com:hls:s2mm_vadd_s:1.0 - s2mm_vadd_s_1
Adding component instance block -- xilinx.com:user:subtractor:1.0 - subtractor_0
Adding component instance block -- xilinx.com:hls:vadd_mm:1.0 - vadd_mm_1
Adding component instance block -- xilinx.com:hls:vadd_s:1.0 - vadd_s_1
Excluding slave segment /axi_noc_1/S00_INI/C0_DDR_LOW1 from address space /axi_mxfe_rx_dma/m_dest_axi.
Excluding slave segment /axi_noc_1/S00_INI/C0_DDR_LOW1 from address space /axi_mxfe_tx_dma/m_src_axi.
Successfully read diagram <system> from block design file </home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.srcs/sources_1/bd/system/system.bd>
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
open_bd_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 9327.977 ; gain = 55.785 ; free physical = 14439 ; free virtual = 53034
write_bd_layout -format pdf -orientation landscape /home/dewsjoe/Desktop/LaviniaDiGiovanni/system_after_full_impl.pdf
/home/dewsjoe/Desktop/LaviniaDiGiovanni/system_after_full_impl.pdf
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 9859.184 ; gain = 0.000 ; free physical = 11558 ; free virtual = 52453
INFO: [Netlist 29-17] Analyzing 14015 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[0].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[1].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[2].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[3].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[4].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[5].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[6].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'VOH' constraint because cell 'i_system_wrapper/system_i/axi_noc_1/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/IO_VREF[7].I_VREF' is not directly connected to top level port. 'VOH' is ignored by Vivado but preserved inside the database.
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 10158.672 ; gain = 5.000 ; free physical = 11287 ; free virtual = 52182
Reading AI Engine Project File '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_top_routed/system_top.aiedb'
Reading Traffic File '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_top_routed/system_top.nts'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 16 insts (0 INI), 19 paths (0 INI). After Merge: 16 insts (0 INI), 19 paths (0 INI). Noc Frequency: 1000 0 error slaves
Reading Logical Architecture File './.Xil/Vivado-242424-dewsjoe-HP-Z440-Workstation/AIEPRJ/aiearchive/vivado/logical_arch_aie.larch' for cell 'i_system_wrapper/system_i/ai_engine_0'
Reading NOC Solution File '/home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_top_routed/system_top.ncr'
Reading AI Engine Shim Solution File './.Xil/Vivado-242424-dewsjoe-HP-Z440-Workstation/AIEPRJ/aiearchive/vivado/aie_interface.aieintfsol' for cell 'i_system_wrapper/system_i/ai_engine_0'
INFO: [Constraints 18-5158] Loading Memory Image Database: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/prj/prj.runs/impl_1/system_top_routed/system_top_mem_image.db
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 11451.355 ; gain = 0.000 ; free physical = 10078 ; free virtual = 50973
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11451.355 ; gain = 0.000 ; free physical = 10078 ; free virtual = 50973
Read PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 11451.355 ; gain = 0.000 ; free physical = 10069 ; free virtual = 50966
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11451.355 ; gain = 0.000 ; free physical = 10069 ; free virtual = 50966
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 11663.918 ; gain = 212.562 ; free physical = 9852 ; free virtual = 50749
Read Physdb Files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 11663.918 ; gain = 212.562 ; free physical = 9852 ; free virtual = 50749
Restored from archive | CPU: 22.650000 secs | Memory: 651.076958 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 11663.918 ; gain = 212.562 ; free physical = 9850 ; free virtual = 50747
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11663.918 ; gain = 0.000 ; free physical = 9847 ; free virtual = 50745
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14009 instances were transformed.
  DSP48E => DSP48E5 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, GND, VCC): 32 instances
  DSP58 => DSP58 (inverted pins: RSTA, RSTB, RSTC, RSTP) (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 8 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 13710 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 154 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 54 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E5(x4), VCC): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 36 instances
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 12963.562 ; gain = 3104.379 ; free physical = 8407 ; free virtual = 49309
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_vadd_mm_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_s2mm_vadd_s_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_vadd_s_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_mm2s_vadd_s_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_user_subtractor_1_0/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/jesd204_tx/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/axi_dmac/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/jesd204_versal_gt_adapter_tx/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/util_pack/util_upack2/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/jesd204_versal_gt_adapter_rx/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/sysid_rom/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/data_offload/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/axi_sysid/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/ad_ip_jesd204_tpl_dac/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/util_do_ram/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/axi_jesd204_rx/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/jesd204_rx/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/ad_ip_jesd204_tpl_adc/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/util_pack/util_cpack2/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/library/jesd204/axi_jesd204_tx/component.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/dewsjoe/Desktop/prj_thin2/01-Versal_Custom_Thin_Platform_Extensible_System/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_user_counter_1_0/component.xml. It will be created.
