#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 27 08:57:32 2025
# Process ID: 17964
# Current directory: C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18452 C:\Users\kccistc\Desktop\250325_Uart_Sensor-1\project_2\project_2.xpr
# Log file: C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_2/vivado.log
# Journal file: C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_2/project_2.gen/sources_1', nor could it be found using path 'C:/Users/parkj/Desktop/250325_Uart_Sensor/project_2/project_2.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/verilog/Basys-3-Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/verilog/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/verilog/Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse D:/XDC/Basys-3-Master.xdc
close_project
create_project project_3 C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -fileset constrs_1 -norecurse D:/XDC/Basys-3-Master.xdc
file mkdir C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new
close [ open C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/test.v w ]
add_files C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/test.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/test.v
add_files -norecurse -scan_for_includes {C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/tick_gen_2.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dist_1.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/ctr_watch.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/top_dut_2.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/btn_debounce_2.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/display.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dist.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fsm.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/register.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/led_indi_1.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/clock.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/led_indi.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu_backup.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dtn_1.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dnt_led_2.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dut_ctr_2.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp_1.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/ram_ip.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu_1.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/led.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/top.v C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/top_1.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu_backup.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu_backup.v
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_stopwatch
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1667.652 ; gain = 247.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dtn_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu.v:194]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (2#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:44]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:114]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (4#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:147]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:147]
WARNING: [Synth 8-7071] port 'o_state' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:107]
WARNING: [Synth 8-7071] port 'o_bit_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:107]
WARNING: [Synth 8-7071] port 'o_tick_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:107]
WARNING: [Synth 8-7023] instance 'U_uart_tx' of module 'uart_tx' has 10 connections declared, but only 7 given [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:107]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:474]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:474]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:280]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:280]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (9#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fsm.v:1]
	Parameter STATE_0 bound to: 2'b00 
	Parameter STATE_1 bound to: 2'b01 
	Parameter STATE_2 bound to: 2'b10 
	Parameter STATE_3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (10#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (11#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:74]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (12#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:74]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:74]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (12#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:74]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:37]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:47]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:74]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (12#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:57]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:115]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (13#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:115]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (14#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (15#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/display.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:213]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (17#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:213]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:246]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (18#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:246]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:267]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:273]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (19#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:267]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:294]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (20#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:294]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:294]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (20#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:294]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:294]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (20#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:294]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:367]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:372]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (21#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:367]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (22#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/fnd_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (23#1) [C:/Users/kccistc/Desktop/250325_Uart_Sensor-1/project_3/project_3.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.816 ; gain = 308.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.816 ; gain = 308.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.816 ; gain = 308.965
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1728.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/XDC/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/XDC/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/XDC/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/XDC/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/XDC/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/XDC/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [D:/XDC/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_next'. [D:/XDC/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'idle'. [D:/XDC/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'start'. [D:/XDC/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'read'. [D:/XDC/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dut_io'. [D:/XDC/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_sync_out'. [D:/XDC/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_bit_out'. [D:/XDC/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fsm_error'. [D:/XDC/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'stop_out'. [D:/XDC/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sync_low_out'. [D:/XDC/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sync_high_out'. [D:/XDC/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wait_state'. [D:/XDC/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/XDC/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1839.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1983.395 ; gain = 563.543
62 Infos, 33 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1983.395 ; gain = 841.750
