$date
	Mon Dec 19 17:24:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module data_mem_tb $end
$var wire 32 ! rdata [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ wdata [31:0] $end
$var reg 1 % write $end
$scope module dut $end
$var wire 32 & addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 ' wdata [31:0] $end
$var wire 1 % write $end
$var reg 32 ( rdata [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
x%
bx $
0#
bx "
bx !
$end
#100
b10 $
b10 '
b1 "
b1 &
1%
1#
#200
0#
#300
1#
b10 "
b10 &
0%
#400
0#
#500
1#
#600
0#
#700
1#
#800
0#
