from math import e
from struct import pack
import kratos as kts
from kratos import *
from lake.attributes.shared_fifo_attr import SharedFifoAttr
from lake.passes.passes import lift_config_reg
from lake.utils.util import sticky_flag, trim_config_list, add_counter
from lake.attributes.formal_attr import FormalAttr, FormalSignalConstraint
from lake.attributes.config_reg_attr import ConfigRegAttr
from lake.top.memory_controller import MemoryController
from lake.attributes.control_signal_attr import ControlSignalAttr
from _kratos import create_wrapper_flatten
from lake.modules.reg_fifo import RegFIFO
from enum import Enum, unique
from lake.utils.util import add_counter


@unique
class JoinerOp(Enum):
    INTERSECT = 0
    UNION = 1


class Intersect(MemoryController):
    def __init__(self,
                 data_width=16,
                 use_merger=False,
                 fifo_depth=8,
                 add_clk_enable=True,
                 add_flush=False,
                 lift_config=False,
                 defer_fifos=True,
                 perf_debug=True):

        name_str = f"intersect_unit{'_w_crddrop' if use_merger else ''}"
        super().__init__(name=name_str, debug=True)

        self.data_width = data_width
        self.add_clk_enable = add_clk_enable
        self.add_flush = add_flush
        self.lift_config = lift_config
        self.use_merger = use_merger
        self.fifo_depth = fifo_depth
        self.defer_fifos = defer_fifos
        self.perf_debug = perf_debug

        # For compatibility with tile integration...
        self.total_sets = 0

        self.num_streams = 2

        # inputs
        self._clk = self.clock("clk")
        self._clk.add_attribute(FormalAttr(f"{self._clk.name}", FormalSignalConstraint.CLK))
        self._rst_n = self.reset("rst_n")
        self._rst_n.add_attribute(FormalAttr(f"{self._rst_n.name}", FormalSignalConstraint.RSTN))
        self._clk_en = self.clock_en("clk_en", 1)

        # Enable/Disable tile
        self._tile_en = self.input("tile_en", 1)
        self._tile_en.add_attribute(ConfigRegAttr("Tile logic enable manifested as clock gate"))

        gclk = self.var("gclk", 1)
        self._gclk = kts.util.clock(gclk)
        self.wire(gclk, kts.util.clock(self._clk & self._tile_en))

        if len(JoinerOp) == 1:
            op_bits = 1
        else:
            op_bits = kts.clog2(len(JoinerOp))

        self._joiner_op = self.input("joiner_op", op_bits)
        self._joiner_op.add_attribute(ConfigRegAttr("Operation to perform"))

        # Vector Reduce Mode
        self._vector_reduce_mode = self.input("vector_reduce_mode", 1)
        self._vector_reduce_mode.add_attribute(ConfigRegAttr("Operating in vector reduce mode?"))

        # Scanner interface will need
        # input data, input valid
        # output address, output valid
        self._coord_in = []
        self._coord_valid_in = []
        self._coord_ready_out = []
        self._pos_in = []
        self._pos_valid_in = []
        self._pos_ready_out = []

        self._pos_out = []
        self._pos_out_valid_out = []
        self._pos_out_ready_in = []
        # self._pos_out_eos_out = []
        for i in range(self.num_streams):

            tmp_coord_in = self.input(f"coord_in_{i}", self.data_width + 1, packed=True)
            tmp_coord_in.add_attribute(ControlSignalAttr(is_control=False, full_bus=True))

            tmp_coord_valid = self.input(f"coord_in_{i}_valid", 1)
            tmp_coord_valid.add_attribute(ControlSignalAttr(is_control=True))

            tmp_coord_ready = self.output(f"coord_in_{i}_ready", 1)
            tmp_coord_ready.add_attribute(ControlSignalAttr(is_control=False))

            self._coord_in.append(tmp_coord_in)
            self._coord_valid_in.append(tmp_coord_valid)
            self._coord_ready_out.append(tmp_coord_ready)

            tmp_pos_in = self.input(f"pos_in_{i}", self.data_width + 1, packed=True)
            tmp_pos_in.add_attribute(ControlSignalAttr(is_control=False, full_bus=True))

            tmp_pos_valid = self.input(f"pos_in_{i}_valid", 1)
            tmp_pos_valid.add_attribute(ControlSignalAttr(is_control=True))

            tmp_pos_ready = self.output(f"pos_in_{i}_ready", 1)
            tmp_pos_ready.add_attribute(ControlSignalAttr(is_control=False))

            self._pos_in.append(tmp_pos_in)
            self._pos_valid_in.append(tmp_pos_valid)
            self._pos_ready_out.append(tmp_pos_ready)

            # POS OUT
            tmp_pos_out = self.output(f"pos_out_{i}", self.data_width + 1, packed=True)
            tmp_pos_out.add_attribute(ControlSignalAttr(is_control=False, full_bus=True))

            tmp_pos_out_valid = self.output(f"pos_out_{i}_valid", 1)
            tmp_pos_out_valid.add_attribute(ControlSignalAttr(is_control=False))

            tmp_pos_out_ready = self.input(f"pos_out_{i}_ready", 1)
            tmp_pos_out_ready.add_attribute(ControlSignalAttr(is_control=True))

            self._pos_out.append(tmp_pos_out)
            self._pos_out_valid_out.append(tmp_pos_out_valid)
            self._pos_out_ready_in.append(tmp_pos_out_ready)

        # only send one common coord out for now.
        self._coord_out = self.output("coord_out", self.data_width + 1, packed=True)
        self._coord_out.add_attribute(ControlSignalAttr(is_control=False, full_bus=True))

        self._coord_out_ready_in = self.input("coord_out_ready", 1)
        self._coord_out_ready_in.add_attribute(ControlSignalAttr(is_control=True))

        self._coord_out_valid_out = self.output("coord_out_valid", 1)
        self._coord_out_valid_out.add_attribute(ControlSignalAttr(is_control=False))

# ==========================================
# Main logic begin - FIFO inputs
# ==========================================

        self._coord_in_fifo_in = []
        self._coord_in_fifo_valid_in = []
        self._coord_in_fifo_eos_in = []
        self._pos_in_fifo_in = []
        self._pos_in_fifo_valid_in = []
        self._pos_in_fifo_eos_in = []

        # Control Vars from FSM
        # self._rst_pos_cnt = self.var("rst_pos_cnt", self.num_streams)
        self._pop_fifo = self.var("pop_fifo", self.num_streams)

        for i in range(self.num_streams):

            # COORD IN FIFOS
            tmp_coord_fifo = RegFIFO(data_width=self._coord_in[i].width, width_mult=1, depth=self.fifo_depth, defer_hrdwr_gen=True)
            tmp_coord_fifo.add_attribute(SharedFifoAttr(direction="IN"))

            tmp_coord_in_valid_in = self.var(f"coord_in_{i}_fifo_valid_in", 1)

            tmp_coord_in = self.var(f"coord_in_{i}_fifo_in", self.data_width + 1, packed=True)
            tmp_coord_in_eos_in = self.var(f"coord_in_{i}_fifo_eos_in", 1, packed=True)

            self.wire(tmp_coord_in_eos_in, tmp_coord_in[self.data_width])

            self.add_child(f"coord_in_fifo_{i}",
                           tmp_coord_fifo,
                           clk=self._gclk,
                           rst_n=self._rst_n,
                           clk_en=self._clk_en,
                           push=self._coord_valid_in[i],
                           pop=self._pop_fifo[i],
                           data_in=self._coord_in[i],
                           data_out=tmp_coord_in)

            self.wire(self._coord_ready_out[i], ~tmp_coord_fifo.ports.full)
            self.wire(tmp_coord_in_valid_in, ~tmp_coord_fifo.ports.empty)

            self._coord_in_fifo_in.append(tmp_coord_in)
            self._coord_in_fifo_valid_in.append(tmp_coord_in_valid_in)
            self._coord_in_fifo_eos_in.append(tmp_coord_in_eos_in)

            # POS IN FIFOS
            tmp_pos_fifo = RegFIFO(data_width=self._pos_in[i].width, width_mult=1, depth=self.fifo_depth, defer_hrdwr_gen=True)
            tmp_pos_fifo.add_attribute(SharedFifoAttr(direction="IN"))

            tmp_pos_in_valid_in = self.var(f"pos_in_{i}_fifo_valid_in", 1)

            tmp_pos_in = self.var(f"pos_in_{i}_fifo_in", self.data_width + 1, packed=True)
            tmp_pos_in_eos_in = self.var(f"pos_in_{i}_fifo_eos_in", 1, packed=True)

            self.wire(tmp_pos_in_eos_in, tmp_pos_in[self.data_width])

            self.add_child(f"pos_in_fifo_{i}",
                           tmp_pos_fifo,
                           clk=self._gclk,
                           rst_n=self._rst_n,
                           clk_en=self._clk_en,
                           push=self._pos_valid_in[i],
                           pop=self._pop_fifo[i],
                           data_in=self._pos_in[i],
                           data_out=tmp_pos_in)

            self.wire(self._pos_ready_out[i], ~tmp_pos_fifo.ports.full)
            self.wire(tmp_pos_in_valid_in, ~tmp_pos_fifo.ports.empty)

            self._pos_in_fifo_in.append(tmp_pos_in)
            self._pos_in_fifo_valid_in.append(tmp_pos_in_valid_in)
            self._pos_in_fifo_eos_in.append(tmp_pos_in_eos_in)

        # Create sticky bits for seeing EOS on either side...
        self._eos_in_sticky = self.var("eos_in_sticky", self.num_streams)
        self._clr_eos_sticky = self.var("clr_eos_sticky", self.num_streams)
        for i in range(self.num_streams):
            # tmp_sticky = sticky_flag(self, self._coord_in_fifo_eos_in[i], clear=self._clr_eos_sticky[i], name=f"eos_sticky_{i}")
            # tmp_sticky = sticky_flag(self, self._coord_in_fifo_eos_in[i] & self._coord_in_fifo_valid_in[i], clear=self._clr_eos_sticky[i], name=f"eos_sticky_{i}")
            # Need to join the coord and pos
            tmp_sticky = sticky_flag(self, self._coord_in_fifo_eos_in[i] & self._coord_in_fifo_valid_in[i] & self._pos_in_fifo_eos_in[i] & self._pos_in_fifo_valid_in[i],
                                     clear=self._clr_eos_sticky[i], name=f"eos_sticky_{i}")
            self.wire(self._eos_in_sticky[i], tmp_sticky)

        if self.perf_debug:

            cyc_count = add_counter(self, "clock_cycle_count", 64, increment=self._clk & self._clk_en)

            # Start when any of the coord inputs is valid
            # self._start_signal = sticky_flag(self, kts.concat((*[self._coord_in_fifo_valid_in[i] for i in range(self.num_streams)])).r_or(),
            self._start_signal = sticky_flag(self, self._coord_in_fifo_valid_in[0],
                                             name='start_indicator')
            self.add_performance_indicator(self._start_signal, edge='posedge', label='start', cycle_count=cyc_count)

            # End when we see DONE on the output ref signal
            self._done_signal = sticky_flag(self, (self._coord_out == MemoryController.DONE_PROXY) & self._coord_out[MemoryController.EOS_BIT] & self._coord_out_valid_out,
                                            name='done_indicator')
            self.add_performance_indicator(self._done_signal, edge='posedge', label='done', cycle_count=cyc_count)
        """
        # Intermediates
        # MO: This isn't used!
        self._pos_cnt = self.var("pos_cnt", self.data_width,
                                  size=self.num_streams,
                                  explicit_array=True,
                                  packed=True)
        """
# ==========================================
# Generate FSM for Intersecting these streams...
# ==========================================

        self._all_are_valid_but_no_eos = self.var("all_are_valid_but_no_eos", 1)
        self._all_are_valid = self.var("all_are_valid", 1)

        self._all_have_eos = self.var("all_have_eos", 1)
        self._any_has_eos = self.var("any_has_eos", 1)

        # Concat valids
        valid_concat = kts.concat(*self._coord_in_fifo_valid_in, *self._pos_in_fifo_valid_in)
        self.wire(self._all_are_valid_but_no_eos, valid_concat.r_and() & ~self._any_has_eos)
        self.wire(self._all_are_valid, valid_concat.r_and())

        eos_concat = kts.concat(*self._coord_in_fifo_eos_in, *self._pos_in_fifo_eos_in) & valid_concat

        all_have_eos_and_all_valid = self.var("all_have_eos_and_all_valid", 2)
        self.wire(all_have_eos_and_all_valid[0], self._coord_in_fifo_eos_in[0] & self._pos_in_fifo_eos_in[0] & self._coord_in_fifo_valid_in[0] & self._pos_in_fifo_valid_in[0])
        self.wire(all_have_eos_and_all_valid[1], self._coord_in_fifo_eos_in[1] & self._pos_in_fifo_eos_in[1] & self._coord_in_fifo_valid_in[1] & self._pos_in_fifo_valid_in[1])

        self.wire(self._any_has_eos, eos_concat.r_or())
        self.wire(self._all_have_eos, eos_concat.r_and())

        self._maybe = self.var("maybe", self.data_width)
        self._maybeconstant = kts.concat(kts.const(0, 6), kts.const(2, 2), kts.const(0, 8))
        self.wire(self._maybe, kts.ternary(self._vector_reduce_mode, kts.const(0, self.data_width), self._maybeconstant))

        self._semi_done_token = self.var("semi_done_token", self.data_width + 1)
        self.wire(self._semi_done_token, kts.concat(kts.const(1, 1), kts.const(0, 11), kts.const(1, 1), kts.const(0, 4)))

        self._done_token = self.var("done_token", self.data_width + 1)
        self.wire(self._done_token, kts.concat(kts.const(1, 1), kts.const(0, 7), kts.const(1, 1), kts.const(0, 8)))

        """
        # MO: This isn't used!
        # for i in range(self.num_streams):
        #     @always_ff((posedge, "clk"), (negedge, "rst_n"))
        #     def pos_cnt_ff():
        #         if ~self._rst_n:
        #             self._pos_cnt[i] = 0
        #         elif self._rst_pos_cnt[i]:
        #             self._pos_cnt[i] = 0
        #         elif self._pop_fifo[i]:
        #             self._pos_cnt[i] = self._pos_cnt[i] + 1
        #     self.add_code(pos_cnt_ff)
        """

        # self._ready_out - already declared but lets us pop
        self._fifo_push = self.var("fifo_push", 1)
        self._fifo_full = self.var("fifo_full", 3)

        # Swap ins for FIFO
        self._coord_to_fifo = self.var("coord_to_fifo", 16)
        self._pos_to_fifo = self.var("pos_to_fifo", 16, size=self.num_streams, explicit_array=True, packed=True)

        self._coord_to_fifo_eos = self.var("coord_to_fifo_eos", 1)
        self._pos_to_fifo_eos = self.var("pos_to_fifo_eos", self.num_streams)

        # Create FSM
        self.intersect_fsm = self.add_fsm("intersect_seq", reset_high=False)
        IDLE = self.intersect_fsm.add_state("IDLE")
        ITER = self.intersect_fsm.add_state("ITER")
        UNION = self.intersect_fsm.add_state("UNION")
        DRAIN = self.intersect_fsm.add_state("DRAIN")
        PASS_DONE = self.intersect_fsm.add_state("PASS_DONE")
        WAIT_FOR_VALID = self.intersect_fsm.add_state("WAIT_FOR_VALID")
        ALIGN = self.intersect_fsm.add_state("ALIGN")
        # ALIGN_UNION = self.intersect_fsm.add_state("ALIGN_UNION")
        DONE = self.intersect_fsm.add_state("DONE")

        self.intersect_fsm.output(self._pop_fifo[0])
        self.intersect_fsm.output(self._pop_fifo[1])
        # self.intersect_fsm.output(self._rst_pos_cnt[0])
        # self.intersect_fsm.output(self._rst_pos_cnt[1])
        # self.intersect_fsm.output(self._ready_out)
        self.intersect_fsm.output(self._fifo_push)
        # self.intersect_fsm.output(self._eos_seen_set[0])
        # self.intersect_fsm.output(self._eos_seen_set[1])
        # self.intersect_fsm.output(self._eos_seen_clr[0])
        # self.intersect_fsm.output(self._eos_seen_clr[1])
        self.intersect_fsm.output(self._clr_eos_sticky[0])
        self.intersect_fsm.output(self._clr_eos_sticky[1])
        self.intersect_fsm.output(self._coord_to_fifo)
        self.intersect_fsm.output(self._coord_to_fifo_eos)
        self.intersect_fsm.output(self._pos_to_fifo[0])
        self.intersect_fsm.output(self._pos_to_fifo_eos[0])
        self.intersect_fsm.output(self._pos_to_fifo[1])
        self.intersect_fsm.output(self._pos_to_fifo_eos[1])

        ####################
        # Next State Logic
        ####################

        # In IDLE we stay if the fifo is full, otherwise wait
        # until we have two valids...
        IDLE.next(UNION, self._all_are_valid & (self._joiner_op == kts.const(JoinerOp.UNION.value, op_bits)) & self._tile_en)
        # If either stream is empty, we can skip to DRAIN right away
        IDLE.next(ALIGN, self._any_has_eos & (self._joiner_op == kts.const(JoinerOp.INTERSECT.value, op_bits)) & self._tile_en)
        IDLE.next(ITER, self._all_are_valid_but_no_eos & (self._joiner_op == kts.const(JoinerOp.INTERSECT.value, op_bits)) & self._tile_en)
        IDLE.next(IDLE, None)

        ITER.next(ALIGN, self._any_has_eos & ~self._all_have_eos)
        ITER.next(ITER, None)

        # First we align the streams to both stop tokens
        ALIGN.next(ITER, self._all_have_eos)
        ALIGN.next(ALIGN, None)

        # For Union, there is no real early stop, we just can go until both streams hit stop tokens
        # UNION.next(DRAIN, self._eos_in_sticky.r_and())
        # UNION.next(DRAIN, self._all_have_eos)
        # CHANGE 1
        # In non-VR mode, we stay in this stage
        # UNION.next(DRAIN, self._all_have_eos & self._vector_reduce_mode)
        UNION.next(DRAIN, self._all_have_eos & self._vector_reduce_mode & self._fifo_full.r_or())
        UNION.next(PASS_DONE, self._all_have_eos & self._vector_reduce_mode & ~self._fifo_full.r_or())  # Failed to push to the down stream
        UNION.next(UNION, None)

        # Then in DRAIN, we pass thru the stop tokens (MO: and the DONE token in non-VR mode)
        # The only way to leave DRAIN is to get new data where both streams are valid but not both streams are eos
        # In VR_mode, DRAIN transitions "unconditionally" to PASS_DONE
        # CHANGE 1
        # DRAIN.next(PASS_DONE, self._vector_reduce_mode & ~self._fifo_full.r_or())
        # CHANGE 2
        # No longer reachable from non-VR mode
        # DRAIN.next(PASS_DONE, self._vector_reduce_mode & ~self._fifo_full.r_or() & valid_concat.r_and())
        DRAIN.next(PASS_DONE, ~self._fifo_full.r_or() & valid_concat.r_and())
        # DRAIN.next(UNION, ~self._vector_reduce_mode & ~self._all_have_eos & valid_concat.r_and())
        DRAIN.next(DRAIN, None)

        # PASS_DONE can only be accessed in VR mode to insert a semi-DONE token into the outgoing stream.
        # CHANGE 2
        # PASS_DONE.next(WAIT_FOR_VALID, ~self._fifo_full.r_or())
        PASS_DONE.next(WAIT_FOR_VALID, ~self._fifo_full.r_or() & valid_concat.r_and())
        PASS_DONE.next(PASS_DONE, None)

        # WAIT_FOR_VALID can only be accessed while in VR_mode. We stay in this state while waiting for a new stream. The transition condition is the same
        # as that of leaving DRAIN in non-VR mode
        WAIT_FOR_VALID.next(DONE, self._vector_reduce_mode & valid_concat.r_and())
        WAIT_FOR_VALID.next(DONE, ~self._all_have_eos & valid_concat.r_and())
        WAIT_FOR_VALID.next(WAIT_FOR_VALID, None)

        # Once done, we need another flush
        # Just go back to beginning
        DONE.next(IDLE, None)

        ####################
        # FSM Output Logic
        ####################

        #######
        # IDLE - TODO - Generate general hardware...
        #######
        # Can detect empty here
        IDLE.output(self._pop_fifo[0], 0)
        IDLE.output(self._pop_fifo[1], 0)
        IDLE.output(self._fifo_push, 0)
        IDLE.output(self._clr_eos_sticky[0], 0)
        IDLE.output(self._clr_eos_sticky[1], 0)
        IDLE.output(self._coord_to_fifo, kts.const(0, 16))
        IDLE.output(self._pos_to_fifo[0], kts.const(0, 16))
        IDLE.output(self._pos_to_fifo[1], kts.const(0, 16))
        IDLE.output(self._coord_to_fifo_eos, 0)
        IDLE.output(self._pos_to_fifo_eos[0], 0)
        IDLE.output(self._pos_to_fifo_eos[1], 0)

        #######
        # ITER
        #######
        # ITER.output(self._pop_fifo[0], (self._all_are_valid_but_no_eos & (self._coord_in_fifo_in[0] <= self._coord_in_fifo_in[1])) & ~self._fifo_full.r_or())
        # ITER.output(self._pop_fifo[1], (self._all_are_valid_but_no_eos & (self._coord_in_fifo_in[0] >= self._coord_in_fifo_in[1])) & ~self._fifo_full.r_or())
        # ITER.output(self._pop_fifo[0], self._all_are_valid & ((~self._any_has_eos | self._all_have_eos) & (self._coord_in_fifo_in[0] <= self._coord_in_fifo_in[1]) & ~self._fifo_full.r_or()) |
        #            (~self._all_have_eos & all_have_eos_and_all_valid[1]))
        # ITER.output(self._pop_fifo[1], self._all_are_valid & ((~self._any_has_eos | self._all_have_eos) & (self._coord_in_fifo_in[0] >= self._coord_in_fifo_in[1]) & ~self._fifo_full.r_or()) |
        #            (~self._all_have_eos & all_have_eos_and_all_valid[0]))
        ITER.output(self._pop_fifo[0], (((self._all_are_valid_but_no_eos | (self._all_are_valid & self._all_have_eos)) & (self._coord_in_fifo_in[0] <= self._coord_in_fifo_in[1])) & ~self._fifo_full.r_or()) |
                    (self._all_are_valid & ~self._all_have_eos & all_have_eos_and_all_valid[1]))
        ITER.output(self._pop_fifo[1], (((self._all_are_valid_but_no_eos | (self._all_are_valid & self._all_have_eos)) & (self._coord_in_fifo_in[0] >= self._coord_in_fifo_in[1])) & ~self._fifo_full.r_or()) |
                    (self._all_are_valid & ~self._all_have_eos & all_have_eos_and_all_valid[0]))
        # We need to push any good coordinates, then push at EOS? Or do something so that EOS gets in the pipe
        ITER.output(self._fifo_push, self._all_are_valid & (((self._coord_in_fifo_in[0] == self._coord_in_fifo_in[1]) & ~self._any_has_eos) | (self._all_have_eos)) & ~self._fifo_full.r_or())
        ITER.output(self._clr_eos_sticky[0], (self._all_have_eos & ~self._fifo_full.r_or()))
        ITER.output(self._clr_eos_sticky[1], (self._all_have_eos & ~self._fifo_full.r_or()))
        ITER.output(self._coord_to_fifo, self._coord_in_fifo_in[0][15, 0])
        ITER.output(self._pos_to_fifo[0], self._pos_in_fifo_in[0][15, 0])
        ITER.output(self._pos_to_fifo[1], self._pos_in_fifo_in[1][15, 0])
        ITER.output(self._coord_to_fifo_eos, self._all_have_eos)
        ITER.output(self._pos_to_fifo_eos[0], self._all_have_eos)
        ITER.output(self._pos_to_fifo_eos[1], self._all_have_eos)

        #######
        # ALIGN
        #######
        # Need to align the inputs as well
        ALIGN.output(self._pop_fifo[0], (~self._eos_in_sticky[0] & self._coord_in_fifo_valid_in[0] & self._pos_in_fifo_valid_in[0]) | (self._all_have_eos & ~self._fifo_full.r_or()))
        ALIGN.output(self._pop_fifo[1], (~self._eos_in_sticky[1] & self._coord_in_fifo_valid_in[1] & self._pos_in_fifo_valid_in[1]) | (self._all_have_eos & ~self._fifo_full.r_or()))
        # We need to push any good coordinates, then push at EOS? Or do something so that EOS gets in the pipe
        ALIGN.output(self._fifo_push, (self._all_have_eos & ~self._fifo_full.r_or()))
        ALIGN.output(self._clr_eos_sticky[0], (self._all_have_eos & ~self._fifo_full.r_or()))
        ALIGN.output(self._clr_eos_sticky[1], (self._all_have_eos & ~self._fifo_full.r_or()))
        ALIGN.output(self._coord_to_fifo, self._coord_in_fifo_in[0][15, 0])
        ALIGN.output(self._pos_to_fifo[0], self._pos_in_fifo_in[0][15, 0])
        ALIGN.output(self._pos_to_fifo[1], self._pos_in_fifo_in[1][15, 0])
        ALIGN.output(self._coord_to_fifo_eos, 1)
        ALIGN.output(self._pos_to_fifo_eos[0], 1)
        ALIGN.output(self._pos_to_fifo_eos[1], 1)

        #######
        # UNION
        #######
        # Pop if the lesser coord or the other stream is at eos
        # UNION.output(self._pop_fifo[0], self._all_are_valid & ((self._coord_in_fifo_in[0] <= self._coord_in_fifo_in[1]) | self._coord_in_fifo_eos_in[1]) & ~self._fifo_full.r_or() & ~self._coord_in_fifo_eos_in[0])
        # UNION.output(self._pop_fifo[1], self._all_are_valid & ((self._coord_in_fifo_in[0] >= self._coord_in_fifo_in[1]) | self._coord_in_fifo_eos_in[0]) & ~self._fifo_full.r_or() & ~self._coord_in_fifo_eos_in[1])
        UNION.output(self._pop_fifo[0], self._all_are_valid & ~self._fifo_full.r_or() & ((((self._coord_in_fifo_in[0] <= self._coord_in_fifo_in[1]) | self._coord_in_fifo_eos_in[1]) & ~self._coord_in_fifo_eos_in[0]) | self._all_have_eos))
        UNION.output(self._pop_fifo[1], self._all_are_valid & ~self._fifo_full.r_or() & ((((self._coord_in_fifo_in[0] >= self._coord_in_fifo_in[1]) | self._coord_in_fifo_eos_in[0]) & ~self._coord_in_fifo_eos_in[1]) | self._all_have_eos))
        # We need to push any coordinate period as long as there is room and they are not all eos
        # UNION.output(self._fifo_push, self._all_are_valid_but_no_eos & ~self._fifo_full.r_or() & ~self._all_have_eos)
        # UNION.output(self._fifo_push, self._all_are_valid & ~self._fifo_full.r_or() & ~self._all_have_eos)
        UNION.output(self._fifo_push, self._all_are_valid & ~self._fifo_full.r_or())
        UNION.output(self._clr_eos_sticky[0], 0)
        UNION.output(self._clr_eos_sticky[1], 0)
        # Need to pick which FIFO to pass through
        # UNION.output(self._coord_to_fifo, kts.ternary(self._pop_fifo[0], self._coord_in_fifo_in[0][15, 0], self._coord_in_fifo_in[1][15, 0]))
        # UNION.output(self._pos_to_fifo[0], kts.ternary(self._pop_fifo[0], self._pos_in_fifo_in[0][15, 0], self._maybe))
        # UNION.output(self._pos_to_fifo[1], kts.ternary(self._pop_fifo[1], self._pos_in_fifo_in[1][15, 0], self._maybe))
        UNION.output(self._coord_to_fifo, kts.ternary(self._all_have_eos, self._coord_in_fifo_in[0][15, 0],
                                                    kts.ternary(self._pop_fifo[0], self._coord_in_fifo_in[0][15, 0], self._coord_in_fifo_in[1][15, 0])))
        UNION.output(self._pos_to_fifo[0], kts.ternary(self._all_have_eos, self._pos_in_fifo_in[0][15, 0],
                                                    kts.ternary(self._pop_fifo[0], self._pos_in_fifo_in[0][15, 0], self._maybe)))
        UNION.output(self._pos_to_fifo[1], kts.ternary(self._all_have_eos, self._pos_in_fifo_in[0][15, 0],  # In Theory, the stop token value should be aligned
                                                    kts.ternary(self._pop_fifo[1], self._pos_in_fifo_in[1][15, 0], self._maybe)))
        # UNION.output(self._coord_to_fifo_eos, 0)
        # UNION.output(self._pos_to_fifo_eos[0], ~self._vector_reduce_mode & ~self._pop_fifo[0])  # MO: Will maybe token having EOS cause issues?
        # UNION.output(self._pos_to_fifo_eos[1], ~self._vector_reduce_mode & ~self._pop_fifo[1])  # MO: Will maybe token having EOS cause issues?
        UNION.output(self._coord_to_fifo_eos, self._all_have_eos)
        UNION.output(self._pos_to_fifo_eos[0], (~self._vector_reduce_mode & ~self._pop_fifo[0]) | self._all_have_eos)  # MO: Will maybe token having EOS cause issues?
        UNION.output(self._pos_to_fifo_eos[1], (~self._vector_reduce_mode & ~self._pop_fifo[1]) | self._all_have_eos)  # MO: Will maybe token having EOS cause issues?

        #######
        # DRAIN
        #######
        # DRAIN.output(self._pop_fifo[0], ~self._fifo_full.r_or() & self._all_have_eos & valid_concat.r_and())
        # DRAIN.output(self._pop_fifo[1], ~self._fifo_full.r_or() & self._all_have_eos & valid_concat.r_and())
        DRAIN.output(self._pop_fifo[0], ~self._fifo_full.r_or() & self._all_have_eos)
        DRAIN.output(self._pop_fifo[1], ~self._fifo_full.r_or() & self._all_have_eos)
        # Keep DRAINing while we have eos in...should be aligned
        # DRAIN.output(self._fifo_push, ~self._fifo_full.r_or() & self._coord_in_fifo_eos_in[0] & valid_concat.r_and())
        DRAIN.output(self._fifo_push, ~self._fifo_full.r_or() & self._all_have_eos)
        DRAIN.output(self._clr_eos_sticky[0], 0)
        DRAIN.output(self._clr_eos_sticky[1], 0)
        DRAIN.output(self._coord_to_fifo, self._coord_in_fifo_in[0][15, 0])
        DRAIN.output(self._pos_to_fifo[0], self._pos_in_fifo_in[0][15, 0])
        DRAIN.output(self._pos_to_fifo[1], self._pos_in_fifo_in[0][15, 0])
        DRAIN.output(self._coord_to_fifo_eos, self._any_has_eos)
        DRAIN.output(self._pos_to_fifo_eos[0], self._any_has_eos)
        DRAIN.output(self._pos_to_fifo_eos[1], self._any_has_eos)

        ###########
        # PASS_DONE
        ###########
        # CHANGE 4
        # PASS_DONE.output(self._pop_fifo[0], (self._coord_in_fifo_valid_in[0] & (self._coord_in_fifo_in[0] == self._done_token)))
        # PASS_DONE.output(self._pop_fifo[1], (self._coord_in_fifo_valid_in[1] & (self._coord_in_fifo_in[1] == self._done_token)))
        PASS_DONE.output(self._pop_fifo[0], (~self._fifo_full.r_or() & valid_concat.r_and() & (self._coord_in_fifo_in[0] == self._done_token)))
        PASS_DONE.output(self._pop_fifo[1], (~self._fifo_full.r_or() & valid_concat.r_and() & (self._coord_in_fifo_in[1] == self._done_token)))
        # CHANGE 3
        # PASS_DONE.output(self._fifo_push, ~self._fifo_full.r_or())
        PASS_DONE.output(self._fifo_push, ~self._fifo_full.r_or() & valid_concat.r_and())
        PASS_DONE.output(self._clr_eos_sticky[0], 0)
        PASS_DONE.output(self._clr_eos_sticky[1], 0)
        # If incoming stream has done token (meaning we're REALLY done), send done, else send semi-done.
        PASS_DONE.output(self._coord_to_fifo, kts.ternary((self._coord_in_fifo_in[0] == self._done_token), self._done_token[15, 0], self._semi_done_token[15, 0]))
        PASS_DONE.output(self._pos_to_fifo[0], kts.ternary((self._coord_in_fifo_in[0] == self._done_token), self._done_token[15, 0], self._semi_done_token[15, 0]))
        PASS_DONE.output(self._pos_to_fifo[1], kts.ternary((self._coord_in_fifo_in[0] == self._done_token), self._done_token[15, 0], self._semi_done_token[15, 0]))
        PASS_DONE.output(self._coord_to_fifo_eos, kts.const(1, 1))
        PASS_DONE.output(self._pos_to_fifo_eos[0], kts.const(1, 1))
        PASS_DONE.output(self._pos_to_fifo_eos[1], kts.const(1, 1))

        #################
        # WAIT_FOR_VALID
        #################
        WAIT_FOR_VALID.output(self._pop_fifo[0], 0)
        WAIT_FOR_VALID.output(self._pop_fifo[1], 0)
        WAIT_FOR_VALID.output(self._fifo_push, 0)
        WAIT_FOR_VALID.output(self._clr_eos_sticky[0], 0)
        WAIT_FOR_VALID.output(self._clr_eos_sticky[1], 0)
        WAIT_FOR_VALID.output(self._coord_to_fifo, 0)
        WAIT_FOR_VALID.output(self._pos_to_fifo[0], 0)
        WAIT_FOR_VALID.output(self._pos_to_fifo[1], 0)
        WAIT_FOR_VALID.output(self._coord_to_fifo_eos, 0)
        WAIT_FOR_VALID.output(self._pos_to_fifo_eos[0], 0)
        WAIT_FOR_VALID.output(self._pos_to_fifo_eos[1], 0)

        #######
        # DONE
        #######
        DONE.output(self._pop_fifo[0], 0)
        DONE.output(self._pop_fifo[1], 0)
        DONE.output(self._fifo_push, 0)
        DONE.output(self._clr_eos_sticky[0], 1)
        DONE.output(self._clr_eos_sticky[1], 1)
        DONE.output(self._coord_to_fifo, kts.const(0, 16))
        DONE.output(self._pos_to_fifo[0], kts.const(0, 16))
        DONE.output(self._pos_to_fifo[1], kts.const(0, 16))
        DONE.output(self._coord_to_fifo_eos, 0)
        DONE.output(self._pos_to_fifo_eos[0], 0)
        DONE.output(self._pos_to_fifo_eos[1], 0)

        self.intersect_fsm.set_start_state(IDLE)

# ===================================
# Dump metadata into fifo
# ===================================
        self._coord_fifo = RegFIFO(data_width=self.data_width + 1, width_mult=1, depth=self.fifo_depth, defer_hrdwr_gen=True)
        self._coord_fifo.add_attribute(SharedFifoAttr(direction="OUT"))
        self._pos0_fifo = RegFIFO(data_width=self.data_width + 1, width_mult=1, depth=self.fifo_depth, defer_hrdwr_gen=True)
        self._pos0_fifo.add_attribute(SharedFifoAttr(direction="OUT"))
        self._pos1_fifo = RegFIFO(data_width=self.data_width + 1, width_mult=1, depth=self.fifo_depth, defer_hrdwr_gen=True)
        self._pos1_fifo.add_attribute(SharedFifoAttr(direction="OUT"))

        # Stupid convert -
        self._coord_data_in_packed = self.var("coord_fifo_in_packed", self.data_width + 1, packed=True)
        self.wire(self._coord_data_in_packed[self.data_width], self._coord_to_fifo_eos)
        self.wire(self._coord_data_in_packed[self.data_width - 1, 0 * self.data_width], self._coord_to_fifo)

        self._coord_data_out_packed = self.var("coord_fifo_out_packed", self.data_width + 1, packed=True)
        self.wire(self._coord_out[self.data_width], self._coord_data_out_packed[self.data_width])
        self.wire(self._coord_out[self.data_width - 1, 0], self._coord_data_out_packed[self.data_width - 1, 0 * self.data_width])

        self._pos0_data_in_packed = self.var("pos0_fifo_in_packed", self.data_width + 1, packed=True)
        self.wire(self._pos0_data_in_packed[self.data_width], self._pos_to_fifo_eos[0])
        self.wire(self._pos0_data_in_packed[self.data_width - 1, 0 * self.data_width], self._pos_to_fifo[0])

        self._pos0_data_out_packed = self.var("pos0_fifo_out_packed", self.data_width + 1, packed=True)
        self.wire(self._pos_out[0][self.data_width], self._pos0_data_out_packed[self.data_width])
        self.wire(self._pos_out[0][self.data_width - 1, 0], self._pos0_data_out_packed[self.data_width - 1, 0 * self.data_width])

        self._pos1_data_in_packed = self.var("pos1_fifo_in_packed", self.data_width + 1, packed=True)
        self.wire(self._pos1_data_in_packed[self.data_width], self._pos_to_fifo_eos[1])
        self.wire(self._pos1_data_in_packed[self.data_width - 1, 0 * self.data_width], self._pos_to_fifo[1])

        self._pos1_data_out_packed = self.var("pos1_fifo_out_packed", self.data_width + 1, packed=True)
        self.wire(self._pos_out[1][self.data_width], self._pos1_data_out_packed[self.data_width])
        self.wire(self._pos_out[1][self.data_width - 1, 0], self._pos1_data_out_packed[self.data_width - 1, 0 * self.data_width])

        self.add_child(f"coordinate_fifo",
                       self._coord_fifo,
                       clk=self._gclk,
                       rst_n=self._rst_n,
                       clk_en=self._clk_en,
                       push=self._fifo_push,
                       pop=self._coord_out_ready_in,
                       data_in=self._coord_data_in_packed,
                       data_out=self._coord_data_out_packed,
                       full=self._fifo_full[0])

        self.add_child(f"pos0_fifo",
                       self._pos0_fifo,
                       clk=self._gclk,
                       rst_n=self._rst_n,
                       clk_en=self._clk_en,
                       push=self._fifo_push,
                       pop=self._pos_out_ready_in[0],
                       data_in=self._pos0_data_in_packed,
                       data_out=self._pos0_data_out_packed,
                       full=self._fifo_full[1])

        self.add_child(f"pos1_fifo",
                       self._pos1_fifo,
                       clk=self._gclk,
                       rst_n=self._rst_n,
                       clk_en=self._clk_en,
                       push=self._fifo_push,
                       pop=self._pos_out_ready_in[1],
                       data_in=self._pos1_data_in_packed,
                       data_out=self._pos1_data_out_packed,
                       full=self._fifo_full[2])

        self.wire(self._coord_out_valid_out, ~self._coord_fifo.ports.empty)
        self.wire(self._pos_out_valid_out[0], ~self._pos0_fifo.ports.empty)
        self.wire(self._pos_out_valid_out[1], ~self._pos1_fifo.ports.empty)
        # Build in the merging logic.

        # Force FSM realization first so that flush gets added...
        kts.passes.realize_fsm(self.internal_generator)

        if self.defer_fifos is False:
            all_fifos = self.get_fifos()
            for child_fifo in all_fifos:
                child_fifo.generate_hardware()

        if self.add_clk_enable:
            # self.clock_en("clk_en")
            kts.passes.auto_insert_clock_enable(self.internal_generator)
            clk_en_port = self.internal_generator.get_port("clk_en")
            clk_en_port.add_attribute(ControlSignalAttr(False))

        if self.add_flush:
            self.add_attribute("sync-reset=flush")
            kts.passes.auto_insert_sync_reset(self.internal_generator)
            flush_port = self.internal_generator.get_port("flush")
            flush_port.add_attribute(ControlSignalAttr(True))

        if self.lift_config:
            # Finally, lift the config regs...
            lift_config_reg(self.internal_generator)

    # def get_bitstream(self, cmrg_enable=0, cmrg_stop_lvl=0, op=JoinerOp.INTERSECT.value):
    def get_bitstream(self, config_kwargs):

        op = config_kwargs['op']
        vr_mode = config_kwargs['vr_mode']

        # Store all configurations here
        config = [("tile_en", 1),
                  ("joiner_op", op), ("vector_reduce_mode", vr_mode)]

        # Dummy variables to fill in later when compiler
        # generates different collateral for different designs
        flattened = create_wrapper_flatten(self.internal_generator.clone(),
                                           self.name + "_W")

        # Trim the list
        return trim_config_list(flattened, config)

    def get_memory_ports(self):
        '''
        Use this method to indicate what memory ports this controller has
        '''
        return [[None]]

    def get_config_mode_str(self):
        return "intersect"


if __name__ == "__main__":
    intersect_dut = Intersect(data_width=16,
                              use_merger=False,
                              defer_fifos=False)

    # Lift config regs and generate annotation
    # lift_config_reg(pond_dut.internal_generator)
    # extract_formal_annotation(pond_dut, "pond.txt")

    verilog(intersect_dut, filename="intersect.sv",
            optimize_if=False)
