[INFO  HLS_VERIFIER] Executing modelsim: [vsim -c -do simulation.do]
Reading pref.tcl

# 2020.1

# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# ** Error: (vcom-11) Could not find work.and_n.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/join.vhd(21): (vcom-1195) Cannot find expanded name "work.and_n".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/join.vhd(21): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/join.vhd(40): VHDL Compiler exiting
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_to_bram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_to_bram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/merge_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity merge_dataless
# -- Compiling architecture arch of merge_dataless
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of merge_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/gate.vhd(3): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/gate.vhd(3): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/gate.vhd(5): VHDL Compiler exiting
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# ** Error: (vcom-11) Could not find work.or_n.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd(25): (vcom-1195) Cannot find expanded name "work.or_n".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd(25): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.eager_fork_register_block.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd(35): (vcom-1195) Cannot find expanded name "work.eager_fork_register_block".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd(35): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd(49): VHDL Compiler exiting
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(4): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(6): VHDL Compiler exiting
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/elastic_fifo_inner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_fifo_inner.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mc_support.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mc_support.vhd(5): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mc_support.vhd(7): VHDL Compiler exiting
# End time: 01:28:54 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:54 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity fork_dataless
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(674): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(674): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(698): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(698): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(722): (vcom-1195) Cannot find expanded name "work.mem_controller".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(722): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(757): (vcom-1195) Cannot find expanded name "work.mem_controller".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(757): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(792): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(792): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(816): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(816): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(827): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(827): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(839): (vcom-1195) Cannot find expanded name "work.mux_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(839): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb_init.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(854): (vcom-1195) Cannot find expanded name "work.tehb_init".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(854): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.unbundle.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(866): (vcom-1195) Cannot find expanded name "work.unbundle".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(866): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(878): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(878): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(896): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(896): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(908): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(908): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(923): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(923): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.control_merge_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(935): (vcom-1195) Cannot find expanded name "work.control_merge_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(935): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(962): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(962): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(973): (vcom-1195) Cannot find expanded name "work.tfifo_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(973): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.load.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(983): (vcom-1195) Cannot find expanded name "work.load".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(983): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1001): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1001): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1016): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1016): Unknown expanded name.
# -- Loading entity cond_br_dataless
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1043): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1043): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1055): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1055): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1065): (vcom-1195) Cannot find expanded name "work.mux_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1065): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb_init.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1080): (vcom-1195) Cannot find expanded name "work.tehb_init".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1080): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1092): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1092): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1104): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1104): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1122): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1122): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1134): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1134): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1158): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1158): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1170): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1170): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1182): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1182): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1194): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1194): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1206): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1206): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1218): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1218): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1230): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1230): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1242): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1242): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1254): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1254): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1272): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1272): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1284): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1284): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1302): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1302): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1314): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1314): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1332): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1332): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1344): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1344): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1356): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1356): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.control_merge_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1368): (vcom-1195) Cannot find expanded name "work.control_merge_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1368): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1383): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1383): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1413): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1413): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1424): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1424): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1436): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1436): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_2.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1444): (vcom-1195) Cannot find expanded name "work.handshake_constant_2".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1444): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1455): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1455): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1470): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1470): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1482): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1482): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1494): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1494): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1506): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1506): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1514): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1514): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1525): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1525): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.muli.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1537): (vcom-1195) Cannot find expanded name "work.muli".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1537): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1552): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1552): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1564): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1564): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.load.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1579): (vcom-1195) Cannot find expanded name "work.load".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1579): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1597): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1597): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1612): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1612): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.gate.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1622): (vcom-1195) Cannot find expanded name "work.gate".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1622): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1636): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1636): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.load.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1648): (vcom-1195) Cannot find expanded name "work.load".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1648): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.load.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1666): (vcom-1195) Cannot find expanded name "work.load".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1666): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.muli.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1684): (vcom-1195) Cannot find expanded name "work.muli".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1684): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1699): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1699): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1714): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1714): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1724): (vcom-1195) Cannot find expanded name "work.tfifo_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1724): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.store.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1734): (vcom-1195) Cannot find expanded name "work.store".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1734): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.load.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1756): (vcom-1195) Cannot find expanded name "work.load".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1756): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.muli.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1774): (vcom-1195) Cannot find expanded name "work.muli".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1774): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1789): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1789): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1801): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1801): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1816): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1816): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1831): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1831): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1843): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1843): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1858): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1858): Unknown expanded name.
# -- Loading entity handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1885): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1885): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1897): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1897): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1924): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1924): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1942): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1942): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1951): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1951): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1963): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1963): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1981): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1981): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1993): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1993): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2005): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2005): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2023): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2023): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2063): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2063): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2075): (vcom-1195) Cannot find expanded name "work.sink_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2075): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2083): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2083): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2098): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2098): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2110): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2110): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2122): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2122): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2134): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2134): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2161): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2161): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2172): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2172): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2184): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2184): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_2.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2192): (vcom-1195) Cannot find expanded name "work.handshake_constant_2".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2192): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2203): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2203): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.source.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2215): (vcom-1195) Cannot find expanded name "work.source".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2215): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2223): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2223): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2234): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2234): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.gate.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2246): (vcom-1195) Cannot find expanded name "work.gate".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2246): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2260): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2260): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.store.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2272): (vcom-1195) Cannot find expanded name "work.store".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2272): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2294): (vcom-1195) Cannot find expanded name "work.sink_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2294): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2302): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2302): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2317): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2317): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2329): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2329): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.trunci.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2344): (vcom-1195) Cannot find expanded name "work.trunci".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2344): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2371): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2371): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2383): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2383): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2407): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2407): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2425): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2425): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2449): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2449): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2467): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2467): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2479): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2479): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2506): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:01
# Errors: 360, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux.vhd(5): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux.vhd(7): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/cond_br.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb.vhd(26): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb.vhd(26): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb.vhd(49): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/sink_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink_dataless
# -- Compiling architecture arch of sink_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/elastic_fifo_inner_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner_dataless
# -- Compiling architecture arch of elastic_fifo_inner_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_fifo_inner_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg_wrapper
# -- Compiling architecture behavioral of bicg_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity bicg
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of bicg_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tfifo_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo_dataless
# -- Compiling architecture arch of tfifo_dataless
# -- Loading entity elastic_fifo_inner_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tfifo_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd(4): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd(6): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/source.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of source.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/trunci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of trunci.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_constant_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb_dataless_init.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless_init
# -- Compiling architecture arch of tehb_dataless_init
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless_init.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/control_merge_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_merge_dataless
# -- Compiling architecture arch of control_merge_dataless
# -- Loading entity merge_dataless
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/control_merge_dataless.vhd(50): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/control_merge_dataless.vhd(50): Unknown expanded name.
# -- Loading entity fork_dataless
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/control_merge_dataless.vhd(73): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(9): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(9): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(10): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/extsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of extsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd(8): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd(11): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tfifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tfifo.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/store.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of store.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_loadless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_loadless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_loadless.vhd(4): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_loadless.vhd(6): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd(34): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd(34): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd(51): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd(51): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd(67): VHDL Compiler exiting
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/unbundle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unbundle
# -- Compiling architecture arch of unbundle
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of unbundle.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/muli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity oehb
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of muli.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 01:28:55 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:55 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_fork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of handshake_fork.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/eager_fork_register_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of eager_fork_register_block.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of logic.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb_init.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_init
# -- Compiling architecture arch of tehb_init
# -- Loading entity tehb_dataless_init
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_init.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity gate
# -- Compiling architecture arch of gate
# -- Loading entity join
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of gate.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fork_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# ** Error: (vcom-11) Could not find work.read_memory_arbiter.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(49): (vcom-1195) Cannot find expanded name "work.read_memory_arbiter".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(49): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mc_control.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(75): (vcom-1195) Cannot find expanded name "work.mc_control".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(75): Unknown expanded name.
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd(88): VHDL Compiler exiting
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mc_support.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_storeless
# ** Error: (vcom-11) Could not find work.mem_controller.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(722): (vcom-1195) Cannot find expanded name "work.mem_controller".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(722): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(757): (vcom-1195) Cannot find expanded name "work.mem_controller".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(757): Unknown expanded name.
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity tehb_init
# -- Loading entity unbundle
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(878): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(878): Unknown expanded name.
# -- Loading entity tehb
# -- Loading entity handshake_fork
# -- Loading entity trunci
# -- Loading entity control_merge_dataless
# -- Loading entity tfifo_dataless
# -- Loading entity load
# -- Loading entity cond_br_dataless
# -- Loading entity tfifo
# -- Loading entity tehb_dataless
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1104): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1104): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1254): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1254): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1284): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(1284): Unknown expanded name.
# -- Loading entity handshake_constant_1
# -- Loading entity source
# -- Loading entity handshake_constant_2
# -- Loading entity muli
# -- Loading entity addi
# -- Loading entity gate
# -- Loading entity oehb_dataless
# -- Loading entity store
# -- Loading entity oehb
# -- Loading entity handshake_cmpi_0
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity sink_dataless
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd(2506): VHDL Compiler exiting
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller
# -- Compiling architecture arch of mem_controller
# ** Error: (vcom-11) Could not find work.mem_controller_loadless.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd(64): (vcom-1195) Cannot find expanded name "work.mem_controller_loadless".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd(64): Unknown expanded name.
# -- Loading entity read_memory_arbiter
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd(117): VHDL Compiler exiting
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/control_merge_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_merge_dataless
# -- Compiling architecture arch of control_merge_dataless
# -- Loading entity merge_dataless
# -- Loading entity tehb
# -- Loading entity fork_dataless
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of control_merge_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(126): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity bicg
# -- Loading entity two_port_RAM
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(312): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(312): Unknown expanded name.
# -- Loading entity tb_join
# ** Note: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(628): VHDL Compiler exiting
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_loadless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_loadless
# -- Compiling architecture arch of mem_controller_loadless
# -- Loading entity write_memory_arbiter
# -- Loading entity mc_control
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_loadless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of load.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_storeless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_storeless
# -- Loading entity mem_controller
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity tehb_init
# -- Loading entity unbundle
# -- Loading entity mux
# -- Loading entity tehb
# -- Loading entity handshake_fork
# -- Loading entity trunci
# -- Loading entity control_merge_dataless
# -- Loading entity tfifo_dataless
# -- Loading entity load
# -- Loading entity cond_br_dataless
# -- Loading entity tfifo
# -- Loading entity tehb_dataless
# -- Loading entity handshake_constant_1
# -- Loading entity source
# -- Loading entity handshake_constant_2
# -- Loading entity muli
# -- Loading entity addi
# -- Loading entity gate
# -- Loading entity oehb_dataless
# -- Loading entity store
# -- Loading entity oehb
# -- Loading entity handshake_cmpi_0
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity sink_dataless
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of bicg.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller
# -- Compiling architecture arch of mem_controller
# -- Loading entity mem_controller_loadless
# -- Loading entity read_memory_arbiter
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:28:56 on Dec 16,2025
# vcom -work work -2008 -explicit /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(126): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity bicg
# -- Loading entity two_port_RAM
# -- Loading entity single_argument
# -- Loading entity tb_join
# End time: 01:28:56 on Dec 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of tb_bicg.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_to_bram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/cond_br_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/merge_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity merge_dataless
# -- Compiling architecture arch of merge_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/elastic_fifo_inner.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/addi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/sink.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/cond_br.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/sink_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink_dataless
# -- Compiling architecture arch of sink_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/elastic_fifo_inner_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner_dataless
# -- Compiling architecture arch of elastic_fifo_inner_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg_wrapper
# -- Compiling architecture behavioral of bicg_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity bicg
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tfifo_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo_dataless
# -- Compiling architecture arch of tfifo_dataless
# -- Loading entity elastic_fifo_inner_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/source.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity source
# -- Compiling architecture arch of source
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/trunci.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_constant_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb_dataless_init.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless_init
# -- Compiling architecture arch of tehb_dataless_init
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/extsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tfifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/store.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity store
# -- Compiling architecture arch of store
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/unbundle.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unbundle
# -- Compiling architecture arch of unbundle
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/muli.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity oehb
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/handshake_fork.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/eager_fork_register_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/logic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tehb_init.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_init
# -- Compiling architecture arch of tehb_init
# -- Loading entity tehb_dataless_init
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/gate.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity gate
# -- Compiling architecture arch of gate
# -- Loading entity join
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/fork_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mc_support.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/oehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/control_merge_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_merge_dataless
# -- Compiling architecture arch of control_merge_dataless
# -- Loading entity merge_dataless
# -- Loading entity tehb
# -- Loading entity fork_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_loadless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_loadless
# -- Compiling architecture arch of mem_controller_loadless
# -- Loading entity write_memory_arbiter
# -- Loading entity mc_control
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/load.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller_storeless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/bicg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bicg
# -- Compiling architecture behavioral of bicg
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_storeless
# -- Loading entity mem_controller
# -- Loading entity handshake_constant_0
# -- Loading entity extsi
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity tehb_init
# -- Loading entity unbundle
# -- Loading entity mux
# -- Loading entity tehb
# -- Loading entity handshake_fork
# -- Loading entity trunci
# -- Loading entity control_merge_dataless
# -- Loading entity tfifo_dataless
# -- Loading entity load
# -- Loading entity cond_br_dataless
# -- Loading entity tfifo
# -- Loading entity tehb_dataless
# -- Loading entity handshake_constant_1
# -- Loading entity source
# -- Loading entity handshake_constant_2
# -- Loading entity muli
# -- Loading entity addi
# -- Loading entity gate
# -- Loading entity oehb_dataless
# -- Loading entity store
# -- Loading entity oehb
# -- Loading entity handshake_cmpi_0
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity sink_dataless
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/mem_controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller
# -- Compiling architecture arch of mem_controller
# -- Loading entity mem_controller_loadless
# -- Loading entity read_memory_arbiter
ModelSim> # vcom -work work -2008 -explicit -stats=none /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity tb
# -- Compiling architecture behavior of tb
# ** Warning: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd(126): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity bicg
# -- Loading entity two_port_RAM
# -- Loading entity single_argument
# -- Loading entity tb_join
ModelSim> # 50 compiles, 0 failed with no errors.
# vsim tb 
# Start time: 01:28:58 on Dec 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.tb(behavior)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.bicg(behavioral)
# Loading work.fork_dataless(arch)
# Loading work.or_n(arch)
# Loading work.eager_fork_register_block(arch)
# Loading work.mem_controller_storeless(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.mc_control(arch)
# Loading work.mem_controller(arch)
# Loading work.mem_controller_loadless(arch)
# Loading work.write_memory_arbiter(arch)
# Loading work.write_priority(arch)
# Loading work.write_address_mux(arch)
# Loading work.write_address_ready(arch)
# Loading work.write_data_signals(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.extsi(arch)
# Loading work.mux_dataless(arch)
# Loading work.tehb_init(arch)
# Loading work.tehb_dataless_init(arch)
# Loading work.unbundle(arch)
# Loading work.mux(arch)
# Loading work.tehb(arch)
# Loading work.tehb_dataless(arch)
# Loading work.handshake_fork(arch)
# Loading work.trunci(arch)
# Loading work.control_merge_dataless(arch)
# Loading work.merge_dataless(arch)
# Loading work.tfifo_dataless(arch)
# Loading work.elastic_fifo_inner_dataless(arch)
# Loading work.load(arch)
# Loading work.cond_br_dataless(arch)
# Loading work.join(arch)
# Loading work.and_n(arch)
# Loading work.tfifo(arch)
# Loading work.elastic_fifo_inner(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.source(arch)
# Loading work.handshake_constant_2(arch)
# Loading work.muli(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.oehb(arch)
# Loading work.oehb_dataless(arch)
# Loading work.addi(arch)
# Loading work.gate(arch)
# Loading work.store(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.cond_br(arch)
# Loading work.sink(arch)
# Loading work.sink_dataless(arch)
# Loading work.two_port_ram(behav)
# Loading work.single_argument(behav)
# Loading work.tb_join(arch)
# ** Warning: Design size of 19027 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/cmpi1
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 0  Instance: /tb/duv_inst/mux4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/cmpi1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 2  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux6
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux1
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 3  Instance: /tb/duv_inst/mux0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 fs  Iteration: 4  Instance: /tb/duv_inst/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /tb/duv_inst/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /tb/duv_inst/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 4  Instance: /tb/duv_inst/mux2
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 4  Instance: /tb/duv_inst/mux2
# ** Note: Simulation done! Latency = 2714 cycles
#    Time: 10866 ns  Iteration: 1  Instance: /tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 10866 ns  Iteration: 1  Process: /tb/generate_sim_done_proc File: /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd
# Break in Process generate_sim_done_proc at /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd line 547
# Stopped at /beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-16_00-21-05/bicg-0/out/sim/HDL_SRC/tb_bicg.vhd line 547
# End time: 01:29:02 on Dec 16,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 93
Comparison of [a] : Pass
Comparison of [s] : Pass
Comparison of [q] : Pass
Comparison of [p] : Pass
Comparison of [r] : Pass
Comparison of [out0] : Pass
[INFO  HLS_VERIFIER] C and VHDL outputs match
