-----SIPO------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity SIPO is
    Port ( clk : in  STD_LOGIC;
    clk_slw : inout  STD_LOGIC;
           in2 : in  STD_LOGIC;
           out2 : inout  STD_LOGIC_VECTOR (3 downto 0));
end SIPO;

architecture Behavioral of SIPO is
	signal counter: STD_LOGIC_VECTOR(1 downto 0):=(others=>'0');
begin
	process(clk_slw,in2,out2)
	begin
	if(clk_slw'EVENT and clk_slw='1') THEN
		out2(3 DOWNTO 1) <= out2(2 DOWNTO 0);
		out2(0) <= in2;
	end if;
	end process;
	process(clk)
        begin
        if (clk'event and clk='1')then
        counter<=counter+'1';
        end if;
        end process;
        clk_slw<=counter(1);
end Behavioral;
