0 10 0 library std
1 10 1 std ;
2 10 2 ; use
3 10 3 use std
4 10 4 std .
5 10 5 . textio
6 10 6 textio .
7 10 5 . all
8 10 7 all ;
9 10 8 ; 
0 24 0 library ieee
1 24 1 ieee ;
2 24 2 ; use
3 24 3 use ieee
4 24 4 ieee .
5 24 5 . bit_1164
6 24 6 bit_1164 .
7 24 5 . all
8 24 7 all ;
9 24 8 ; use
10 24 3 use ieee
11 24 4 ieee .
12 24 5 . bit_misc
13 24 6 bit_misc .
14 24 5 . all
15 24 7 all ;
16 24 8 ; use
17 24 3 use ieee
18 24 4 ieee .
19 24 5 . bit_arith
20 24 6 bit_arith .
21 24 5 . all
22 24 7 all ;
23 24 8 ; 
0 21 0 entity archivide
1 21 1 archivide is
2 21 2 is port
3 21 3 port (
4 21 4 ( FLAG_PORT
5 21 5 FLAG_PORT ;
6 21 6 ; FLAG_PORT
7 21 5 FLAG_PORT ;
8 21 6 ; FLAG_PORT
9 21 5 FLAG_PORT ;
10 21 6 ; FLAG_PORT
11 21 5 FLAG_PORT ;
12 21 6 ; FLAG_PORT
13 21 5 FLAG_PORT ;
14 21 6 ; FLAG_PORT
15 21 5 FLAG_PORT )
16 21 7 ) ;
17 21 8 ; end
18 21 9 end archivide
19 21 10 archivide ;
20 21 11 ; 
0 4 0 clk :
1 4 2 : in
2 4 3 in bit
3 4 4 bit 
0 4 0 rst :
1 4 2 : in
2 4 3 in bit
3 4 4 bit 
0 4 0 start :
1 4 2 : in
2 4 3 in bit
3 4 4 bit 
0 4 0 done :
1 4 2 : in
2 4 3 in bit
3 4 4 bit 
0 9 0 din :
1 9 2 : in
2 9 3 in bit_vector
3 9 5 bit_vector (
4 9 6 ( 15
5 9 7 15 downto
6 9 8 downto 0
7 9 9 0 )
8 9 10 ) 
0 9 0 dout :
1 9 2 : out
2 9 3 out bit_vector
3 9 5 bit_vector (
4 9 6 ( 15
5 9 7 15 downto
6 9 8 downto 0
7 9 9 0 )
8 9 10 ) 
001INF Information: BEGINNING OF THE SYNTHESIS OF THE "TEST/FINAL_TEST/archivide.vhd" FILE
005INF Information: The "TEST/FINAL_TEST/archivide.vhd" file was successfully opened 
009INF Information line 2: The library "std" has been detected
009INF Information line 4: The library "ieee" has been detected
010INF Information line 9: The entity "archivide" has been detected
011INF Information line 20: The architecture "vide" has been detected
050INF Information: THE CREATION OF THE DATA TREE IS ENDED
100INF Information: THE REORGANIZATION OF THE LEXEMES IS ENDED
200INF Information: THE SYNTAX VERIFICATION IS ENDED
300INF Information: THE PRESYNTHESIS VERIFICATION IS ENDED
