{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 13:47:23 2019 " "Info: Processing started: Fri Oct 11 13:47:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxD:MuxD\|toALU\[2\] " "Warning: Node \"MuxD:MuxD\|toALU\[2\]\" is a latch" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MuxD:MuxD\|Mux32~0 " "Info: Detected gated clock \"MuxD:MuxD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxD:MuxD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[0\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/sinxk/desktop/quartetus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxD:MuxD\|toALU\[2\] register Registrador:PC\|Saida\[31\] 89.7 MHz 11.148 ns Internal " "Info: Clock \"clock\" has Internal fmax of 89.7 MHz between source register \"MuxD:MuxD\|toALU\[2\]\" and destination register \"Registrador:PC\|Saida\[31\]\" (period= 11.148 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.480 ns + Longest register register " "Info: + Longest register to register delay is 4.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxD:MuxD\|toALU\[2\] 1 REG LCCOMB_X6_Y10_N18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.053 ns) 0.447 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X6_Y10_N0 3 " "Info: 2: + IC(0.394 ns) + CELL(0.053 ns) = 0.447 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 0.714 ns Ula32:Alu\|carry_temp\[7\]~2 3 COMB LCCOMB_X6_Y10_N4 4 " "Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 0.714 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 0.989 ns Ula32:Alu\|carry_temp\[11\]~4 4 COMB LCCOMB_X6_Y10_N10 3 " "Info: 4: + IC(0.222 ns) + CELL(0.053 ns) = 0.989 ns; Loc. = LCCOMB_X6_Y10_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 1.254 ns Ula32:Alu\|carry_temp\[13\]~5 5 COMB LCCOMB_X6_Y10_N14 3 " "Info: 5: + IC(0.212 ns) + CELL(0.053 ns) = 1.254 ns; Loc. = LCCOMB_X6_Y10_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.523 ns Ula32:Alu\|carry_temp\[15\]~6 6 COMB LCCOMB_X6_Y10_N16 3 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 1.523 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.789 ns Ula32:Alu\|carry_temp\[17\]~7 7 COMB LCCOMB_X6_Y10_N22 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 1.789 ns; Loc. = LCCOMB_X6_Y10_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 2.148 ns Ula32:Alu\|carry_temp\[19\]~8 8 COMB LCCOMB_X6_Y10_N20 3 " "Info: 8: + IC(0.306 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.414 ns Ula32:Alu\|carry_temp\[21\]~9 9 COMB LCCOMB_X6_Y10_N26 3 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 2.414 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.681 ns Ula32:Alu\|carry_temp\[23\]~10 10 COMB LCCOMB_X6_Y10_N28 3 " "Info: 10: + IC(0.214 ns) + CELL(0.053 ns) = 2.681 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 3.108 ns Ula32:Alu\|carry_temp\[25\]~11 11 COMB LCCOMB_X6_Y10_N12 3 " "Info: 11: + IC(0.374 ns) + CELL(0.053 ns) = 3.108 ns; Loc. = LCCOMB_X6_Y10_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 3.531 ns Ula32:Alu\|carry_temp\[27\]~12 12 COMB LCCOMB_X6_Y10_N2 3 " "Info: 12: + IC(0.370 ns) + CELL(0.053 ns) = 3.531 ns; Loc. = LCCOMB_X6_Y10_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.053 ns) 3.961 ns Ula32:Alu\|carry_temp\[29\]~13 13 COMB LCCOMB_X6_Y10_N30 2 " "Info: 13: + IC(0.377 ns) + CELL(0.053 ns) = 3.961 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 4.325 ns Ula32:Alu\|Mux0~0 14 COMB LCCOMB_X5_Y10_N8 2 " "Info: 14: + IC(0.311 ns) + CELL(0.053 ns) = 4.325 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux0~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.480 ns Registrador:PC\|Saida\[31\] 15 REG LCFF_X5_Y10_N9 2 " "Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 4.480 ns; Loc. = LCFF_X5_Y10_N9; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.844 ns ( 18.84 % ) " "Info: Total cell delay = 0.844 ns ( 18.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 81.16 % ) " "Info: Total interconnect delay = 3.636 ns ( 81.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "4.480 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.394ns 0.214ns 0.222ns 0.212ns 0.216ns 0.213ns 0.306ns 0.213ns 0.214ns 0.374ns 0.370ns 0.377ns 0.311ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.004 ns - Smallest " "Info: - Smallest clock skew is -1.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 143 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 143; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Registrador:PC\|Saida\[31\] 3 REG LCFF_X5_Y10_N9 2 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X5_Y10_N9; Fanout = 2; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.484 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.712 ns) 2.311 ns Controle:controle\|PCSource\[0\] 2 REG LCFF_X2_Y10_N9 33 " "Info: 2: + IC(0.745 ns) + CELL(0.712 ns) = 2.311 ns; Loc. = LCFF_X2_Y10_N9; Fanout = 33; REG Node = 'Controle:controle\|PCSource\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clock Controle:controle|PCSource[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.272 ns) 3.139 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X5_Y10_N26 1 " "Info: 3: + IC(0.556 ns) + CELL(0.272 ns) = 3.139 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.053 ns) 3.484 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X6_Y10_N18 4 " "Info: 4: + IC(0.292 ns) + CELL(0.053 ns) = 3.484 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 54.28 % ) " "Info: Total cell delay = 1.891 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.593 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.745ns 0.556ns 0.292ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.745ns 0.556ns 0.292ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "4.480 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} Registrador:PC|Saida[31] {} } { 0.000ns 0.394ns 0.214ns 0.222ns 0.212ns 0.216ns 0.213ns 0.306ns 0.213ns 0.214ns 0.374ns 0.370ns 0.377ns 0.311ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Registrador:PC|Saida[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.745ns 0.556ns 0.292ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Controle:controle\|AluSrcB\[2\] MuxD:MuxD\|toALU\[2\] clock 73 ps " "Info: Found hold time violation between source  pin or register \"Controle:controle\|AluSrcB\[2\]\" and destination pin or register \"MuxD:MuxD\|toALU\[2\]\" for clock \"clock\" (Hold time is 73 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.267 ns + Largest " "Info: + Largest clock skew is 1.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.712 ns) 2.311 ns Controle:controle\|PCSource\[0\] 2 REG LCFF_X2_Y10_N9 33 " "Info: 2: + IC(0.745 ns) + CELL(0.712 ns) = 2.311 ns; Loc. = LCFF_X2_Y10_N9; Fanout = 33; REG Node = 'Controle:controle\|PCSource\[0\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { clock Controle:controle|PCSource[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.272 ns) 3.139 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X5_Y10_N26 1 " "Info: 3: + IC(0.556 ns) + CELL(0.272 ns) = 3.139 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.053 ns) 3.484 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X6_Y10_N18 4 " "Info: 4: + IC(0.292 ns) + CELL(0.053 ns) = 3.484 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.891 ns ( 54.28 % ) " "Info: Total cell delay = 1.891 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.593 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.593 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.745ns 0.556ns 0.292ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.217 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.618 ns) 2.217 ns Controle:controle\|AluSrcB\[2\] 2 REG LCFF_X2_Y10_N31 3 " "Info: 2: + IC(0.745 ns) + CELL(0.618 ns) = 2.217 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 3; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 66.40 % ) " "Info: Total cell delay = 1.472 ns ( 66.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 33.60 % ) " "Info: Total interconnect delay = 0.745 ns ( 33.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.745ns 0.556ns 0.292ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.100 ns - Shortest register register " "Info: - Shortest register to register delay is 1.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:controle\|AluSrcB\[2\] 1 REG LCFF_X2_Y10_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y10_N31; Fanout = 3; REG Node = 'Controle:controle\|AluSrcB\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.053 ns) 0.569 ns MuxD:MuxD\|Mux2~0 2 COMB LCCOMB_X5_Y10_N10 1 " "Info: 2: + IC(0.516 ns) + CELL(0.053 ns) = 0.569 ns; Loc. = LCCOMB_X5_Y10_N10; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux2~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Controle:controle|AluSrcB[2] MuxD:MuxD|Mux2~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.225 ns) 1.100 ns MuxD:MuxD\|toALU\[2\] 3 REG LCCOMB_X6_Y10_N18 4 " "Info: 3: + IC(0.306 ns) + CELL(0.225 ns) = 1.100 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 4; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 25.27 % ) " "Info: Total cell delay = 0.278 ns ( 25.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.822 ns ( 74.73 % ) " "Info: Total interconnect delay = 0.822 ns ( 74.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Controle:controle|AluSrcB[2] MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { Controle:controle|AluSrcB[2] {} MuxD:MuxD|Mux2~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.516ns 0.306ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "3.484 ns" { clock Controle:controle|PCSource[0] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "3.484 ns" { clock {} clock~combout {} Controle:controle|PCSource[0] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.745ns 0.556ns 0.292ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.053ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { clock Controle:controle|AluSrcB[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[2] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { Controle:controle|AluSrcB[2] MuxD:MuxD|Mux2~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "1.100 ns" { Controle:controle|AluSrcB[2] {} MuxD:MuxD|Mux2~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.516ns 0.306ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|AluSrcB\[1\] reset clock 3.505 ns register " "Info: tsu for register \"Controle:controle\|AluSrcB\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 3.505 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.632 ns + Longest pin register " "Info: + Longest pin to register delay is 5.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.371 ns) + CELL(0.397 ns) 5.632 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X2_Y10_N19 35 " "Info: 2: + IC(4.371 ns) + CELL(0.397 ns) = 5.632 ns; Loc. = LCFF_X2_Y10_N19; Fanout = 35; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.768 ns" { reset Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 22.39 % ) " "Info: Total cell delay = 1.261 ns ( 22.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.371 ns ( 77.61 % ) " "Info: Total interconnect delay = 4.371 ns ( 77.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { reset Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.632 ns" { reset {} reset~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 4.371ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.217 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.618 ns) 2.217 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X2_Y10_N19 35 " "Info: 2: + IC(0.745 ns) + CELL(0.618 ns) = 2.217 ns; Loc. = LCFF_X2_Y10_N19; Fanout = 35; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 66.40 % ) " "Info: Total cell delay = 1.472 ns ( 66.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 33.60 % ) " "Info: Total interconnect delay = 0.745 ns ( 33.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.632 ns" { reset Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.632 ns" { reset {} reset~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 4.371ns } { 0.000ns 0.864ns 0.397ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.217 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[31\] Registrador:PC\|Saida\[3\] 12.110 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[31\]\" through register \"Registrador:PC\|Saida\[3\]\" is 12.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 143 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 143; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns Registrador:PC\|Saida\[3\] 3 REG LCFF_X7_Y10_N17 4 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X7_Y10_N17; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[3\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl Registrador:PC|Saida[3] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:PC|Saida[3] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.532 ns + Longest register pin " "Info: + Longest register to pin delay is 9.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:PC\|Saida\[3\] 1 REG LCFF_X7_Y10_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N17; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[3\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:PC|Saida[3] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.225 ns) 1.402 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X6_Y10_N0 3 " "Info: 2: + IC(1.177 ns) + CELL(0.225 ns) = 1.402 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { Registrador:PC|Saida[3] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 1.669 ns Ula32:Alu\|carry_temp\[7\]~2 3 COMB LCCOMB_X6_Y10_N4 4 " "Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 1.669 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 1.944 ns Ula32:Alu\|carry_temp\[11\]~4 4 COMB LCCOMB_X6_Y10_N10 3 " "Info: 4: + IC(0.222 ns) + CELL(0.053 ns) = 1.944 ns; Loc. = LCCOMB_X6_Y10_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 2.209 ns Ula32:Alu\|carry_temp\[13\]~5 5 COMB LCCOMB_X6_Y10_N14 3 " "Info: 5: + IC(0.212 ns) + CELL(0.053 ns) = 2.209 ns; Loc. = LCCOMB_X6_Y10_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 2.478 ns Ula32:Alu\|carry_temp\[15\]~6 6 COMB LCCOMB_X6_Y10_N16 3 " "Info: 6: + IC(0.216 ns) + CELL(0.053 ns) = 2.478 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.744 ns Ula32:Alu\|carry_temp\[17\]~7 7 COMB LCCOMB_X6_Y10_N22 3 " "Info: 7: + IC(0.213 ns) + CELL(0.053 ns) = 2.744 ns; Loc. = LCCOMB_X6_Y10_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 3.103 ns Ula32:Alu\|carry_temp\[19\]~8 8 COMB LCCOMB_X6_Y10_N20 3 " "Info: 8: + IC(0.306 ns) + CELL(0.053 ns) = 3.103 ns; Loc. = LCCOMB_X6_Y10_N20; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.369 ns Ula32:Alu\|carry_temp\[21\]~9 9 COMB LCCOMB_X6_Y10_N26 3 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 3.369 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 3.636 ns Ula32:Alu\|carry_temp\[23\]~10 10 COMB LCCOMB_X6_Y10_N28 3 " "Info: 10: + IC(0.214 ns) + CELL(0.053 ns) = 3.636 ns; Loc. = LCCOMB_X6_Y10_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.053 ns) 4.063 ns Ula32:Alu\|carry_temp\[25\]~11 11 COMB LCCOMB_X6_Y10_N12 3 " "Info: 11: + IC(0.374 ns) + CELL(0.053 ns) = 4.063 ns; Loc. = LCCOMB_X6_Y10_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 4.486 ns Ula32:Alu\|carry_temp\[27\]~12 12 COMB LCCOMB_X6_Y10_N2 3 " "Info: 12: + IC(0.370 ns) + CELL(0.053 ns) = 4.486 ns; Loc. = LCCOMB_X6_Y10_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.053 ns) 4.916 ns Ula32:Alu\|carry_temp\[29\]~13 13 COMB LCCOMB_X6_Y10_N30 2 " "Info: 13: + IC(0.377 ns) + CELL(0.053 ns) = 4.916 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.053 ns) 5.280 ns Ula32:Alu\|Mux0~0 14 COMB LCCOMB_X5_Y10_N8 2 " "Info: 14: + IC(0.311 ns) + CELL(0.053 ns) = 5.280 ns; Loc. = LCCOMB_X5_Y10_N8; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux0~0'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.364 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(2.002 ns) 9.532 ns AluResult\[31\] 15 PIN PIN_A18 0 " "Info: 15: + IC(2.250 ns) + CELL(2.002 ns) = 9.532 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'AluResult\[31\]'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { Ula32:Alu|Mux0~0 AluResult[31] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 30.04 % ) " "Info: Total cell delay = 2.863 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.669 ns ( 69.96 % ) " "Info: Total interconnect delay = 6.669 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { Registrador:PC|Saida[3] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 AluResult[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "9.532 ns" { Registrador:PC|Saida[3] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} AluResult[31] {} } { 0.000ns 1.177ns 0.214ns 0.222ns 0.212ns 0.216ns 0.213ns 0.306ns 0.213ns 0.214ns 0.374ns 0.370ns 0.377ns 0.311ns 2.250ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.002ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:PC|Saida[3] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "9.532 ns" { Registrador:PC|Saida[3] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 AluResult[31] } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "9.532 ns" { Registrador:PC|Saida[3] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux0~0 {} AluResult[31] {} } { 0.000ns 1.177ns 0.214ns 0.222ns 0.212ns 0.216ns 0.213ns 0.306ns 0.213ns 0.214ns 0.374ns 0.370ns 0.377ns 0.311ns 2.250ns } { 0.000ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.002ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|estado.DECODE reset clock -2.885 ns register " "Info: th for register \"Controle:controle\|estado.DECODE\" (data pin = \"reset\", clock pin = \"clock\") is -2.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 143 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 143; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns Controle:controle\|estado.DECODE 3 REG LCFF_X5_Y10_N13 4 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 4; REG Node = 'Controle:controle\|estado.DECODE'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clock~clkctrl Controle:controle|estado.DECODE } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Controle:controle|estado.DECODE } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado.DECODE {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.514 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.267 ns) + CELL(0.228 ns) 5.359 ns Controle:controle\|estado~24 2 COMB LCCOMB_X5_Y10_N12 1 " "Info: 2: + IC(4.267 ns) + CELL(0.228 ns) = 5.359 ns; Loc. = LCCOMB_X5_Y10_N12; Fanout = 1; COMB Node = 'Controle:controle\|estado~24'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { reset Controle:controle|estado~24 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.514 ns Controle:controle\|estado.DECODE 3 REG LCFF_X5_Y10_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.514 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 4; REG Node = 'Controle:controle\|estado.DECODE'" {  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Controle:controle|estado~24 Controle:controle|estado.DECODE } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 22.62 % ) " "Info: Total cell delay = 1.247 ns ( 22.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.267 ns ( 77.38 % ) " "Info: Total interconnect delay = 4.267 ns ( 77.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.514 ns" { reset Controle:controle|estado~24 Controle:controle|estado.DECODE } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.514 ns" { reset {} reset~combout {} Controle:controle|estado~24 {} Controle:controle|estado.DECODE {} } { 0.000ns 0.000ns 4.267ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clock clock~clkctrl Controle:controle|estado.DECODE } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|estado.DECODE {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/sinxk/desktop/quartetus/quartus/bin/TimingClosureFloorplan.fld" "" "5.514 ns" { reset Controle:controle|estado~24 Controle:controle|estado.DECODE } "NODE_NAME" } } { "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/sinxk/desktop/quartetus/quartus/bin/Technology_Viewer.qrui" "5.514 ns" { reset {} reset~combout {} Controle:controle|estado~24 {} Controle:controle|estado.DECODE {} } { 0.000ns 0.000ns 4.267ns 0.000ns } { 0.000ns 0.864ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 13:47:23 2019 " "Info: Processing ended: Fri Oct 11 13:47:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
