

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s'
================================================================
* Date:           Thu Feb 15 07:29:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%layer18_out_read = read i252 @_ssdm_op_Read.ap_fifo.volatile.i252P0A, i252 %layer18_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 7 'read' 'layer18_out_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 252> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_V = trunc i252 %layer18_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 8 'trunc' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_V_124 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 9 'partselect' 'data_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_V_125 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 10 'partselect' 'data_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_V_126 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 11 'partselect' 'data_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_V_127 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 12 'partselect' 'data_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_V_128 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 13 'partselect' 'data_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_129 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 14 'partselect' 'data_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_V_130 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 15 'partselect' 'data_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_V_131 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 48, i32 53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 16 'partselect' 'data_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_V_132 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 17 'partselect' 'data_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_V_133 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 18 'partselect' 'data_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_V_134 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 19 'partselect' 'data_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_V_135 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 20 'partselect' 'data_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_V_136 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 21 'partselect' 'data_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_V_137 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 22 'partselect' 'data_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V_138 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 90, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 23 'partselect' 'data_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_139 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 96, i32 101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 24 'partselect' 'data_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_V_140 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 102, i32 107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 25 'partselect' 'data_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_V_141 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 108, i32 113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 26 'partselect' 'data_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_V_142 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 114, i32 119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 27 'partselect' 'data_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_V_143 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 120, i32 125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 28 'partselect' 'data_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_V_144 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 126, i32 131" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 29 'partselect' 'data_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_V_145 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 132, i32 137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 30 'partselect' 'data_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_V_146 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 138, i32 143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 31 'partselect' 'data_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_147 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 144, i32 149" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 32 'partselect' 'data_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_148 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 150, i32 155" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 33 'partselect' 'data_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_V_149 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 156, i32 161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 34 'partselect' 'data_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_V_150 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 162, i32 167" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 35 'partselect' 'data_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_V_151 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 168, i32 173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 36 'partselect' 'data_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V_152 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 174, i32 179" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 37 'partselect' 'data_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_V_153 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 180, i32 185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 38 'partselect' 'data_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_V_154 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 186, i32 191" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 39 'partselect' 'data_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_V_155 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 192, i32 197" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 40 'partselect' 'data_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_V_156 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 198, i32 203" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 41 'partselect' 'data_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_V_157 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 204, i32 209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 42 'partselect' 'data_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_158 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 210, i32 215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 43 'partselect' 'data_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_V_159 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 216, i32 221" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 44 'partselect' 'data_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_160 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 222, i32 227" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 45 'partselect' 'data_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_V_161 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 228, i32 233" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 46 'partselect' 'data_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_V_162 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 234, i32 239" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43]   --->   Operation 47 'partselect' 'data_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_V_2024 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 1, i32 5"   --->   Operation 48 'partselect' 'mult_V_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mult_V_343 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 7, i32 11"   --->   Operation 49 'partselect' 'mult_V_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_347 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 13, i32 17"   --->   Operation 50 'partselect' 'mult_V_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mult_V_350 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 19, i32 23"   --->   Operation 51 'partselect' 'mult_V_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mult_V_357 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 25, i32 29"   --->   Operation 52 'partselect' 'mult_V_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_358 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 31, i32 35"   --->   Operation 53 'partselect' 'mult_V_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mult_V_362 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 37, i32 41"   --->   Operation 54 'partselect' 'mult_V_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 43, i32 47"   --->   Operation 55 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_370 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 49, i32 53"   --->   Operation 56 'partselect' 'mult_V_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mult_V_374 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 55, i32 59"   --->   Operation 57 'partselect' 'mult_V_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_V_375 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 61, i32 65"   --->   Operation 58 'partselect' 'mult_V_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V_380 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 67, i32 71"   --->   Operation 59 'partselect' 'mult_V_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mult_V_382 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 73, i32 77"   --->   Operation 60 'partselect' 'mult_V_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 79, i32 83"   --->   Operation 61 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mult_V_390 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 85, i32 89"   --->   Operation 62 'partselect' 'mult_V_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 91, i32 95"   --->   Operation 63 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 97, i32 101"   --->   Operation 64 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mult_V_400 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 103, i32 107"   --->   Operation 65 'partselect' 'mult_V_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_402 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 109, i32 113"   --->   Operation 66 'partselect' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_404 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 115, i32 119"   --->   Operation 67 'partselect' 'mult_V_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 121, i32 125"   --->   Operation 68 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mult_V_410 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 127, i32 131"   --->   Operation 69 'partselect' 'mult_V_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 133, i32 137"   --->   Operation 70 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 139, i32 143"   --->   Operation 71 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 145, i32 149"   --->   Operation 72 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mult_V_419 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 151, i32 155"   --->   Operation 73 'partselect' 'mult_V_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_421 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 157, i32 161"   --->   Operation 74 'partselect' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 163, i32 167"   --->   Operation 75 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_427 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 169, i32 173"   --->   Operation 76 'partselect' 'mult_V_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 175, i32 179"   --->   Operation 77 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_431 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 181, i32 185"   --->   Operation 78 'partselect' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mult_V_433 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 187, i32 191"   --->   Operation 79 'partselect' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 193, i32 197"   --->   Operation 80 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_437 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 199, i32 203"   --->   Operation 81 'partselect' 'mult_V_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mult_V_440 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 205, i32 209"   --->   Operation 82 'partselect' 'mult_V_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 217, i32 221"   --->   Operation 83 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%mult_V_445 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 223, i32 227"   --->   Operation 84 'partselect' 'mult_V_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_2090 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 235, i32 239"   --->   Operation 85 'partselect' 'mult_V_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 240, i32 245"   --->   Operation 86 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1273_9 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 241, i32 245"   --->   Operation 87 'partselect' 'trunc_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1273_s = partselect i6 @_ssdm_op_PartSelect.i6.i252.i32.i32, i252 %layer18_out_read, i32 246, i32 251"   --->   Operation 88 'partselect' 'trunc_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln17_268 = partselect i5 @_ssdm_op_PartSelect.i5.i252.i32.i32, i252 %layer18_out_read, i32 247, i32 251" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 89 'partselect' 'trunc_ln17_268' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %data_V"   --->   Operation 90 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1273_206 = zext i6 %data_V"   --->   Operation 91 'zext' 'zext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1273_207 = zext i6 %data_V"   --->   Operation 92 'zext' 'zext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1273_208 = zext i6 %data_V"   --->   Operation 93 'zext' 'zext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%r_V_2951 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V, i1 0"   --->   Operation 94 'bitconcatenate' 'r_V_2951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i7 %r_V_2951"   --->   Operation 95 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i7 %r_V_2951"   --->   Operation 96 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %data_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 97 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%r_V_2013 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V, i2 0"   --->   Operation 98 'bitconcatenate' 'r_V_2013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i8 %r_V_2013"   --->   Operation 99 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln17_201 = zext i7 %r_V_2951" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 100 'zext' 'zext_ln17_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.70ns)   --->   "%r_V_2053 = sub i9 0, i9 %zext_ln1270_2"   --->   Operation 101 'sub' 'r_V_2053' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %r_V_2053"   --->   Operation 102 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.71ns)   --->   "%r_V = sub i10 %sext_ln1273, i10 %zext_ln1273_206"   --->   Operation 103 'sub' 'r_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V, i32 1, i32 9"   --->   Operation 104 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1273_1501 = sext i9 %trunc_ln"   --->   Operation 105 'sext' 'sext_ln1273_1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.70ns)   --->   "%r_V_2026 = sub i8 0, i8 %zext_ln1270_1"   --->   Operation 106 'sub' 'r_V_2026' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2026, i32 1, i32 7"   --->   Operation 107 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_1502 = sext i7 %trunc_ln818_s"   --->   Operation 108 'sext' 'sext_ln1273_1502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_1503 = sext i7 %trunc_ln818_s"   --->   Operation 109 'sext' 'sext_ln1273_1503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1273_1504 = sext i7 %trunc_ln818_s"   --->   Operation 110 'sext' 'sext_ln1273_1504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.70ns)   --->   "%r_V_2034 = sub i9 %zext_ln1270_2, i9 %zext_ln1273"   --->   Operation 111 'sub' 'r_V_2034' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2034, i32 1, i32 8"   --->   Operation 112 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i8 %trunc_ln818_103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 113 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln17_272 = zext i11 %sext_ln17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 114 'zext' 'zext_ln17_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.70ns)   --->   "%r_V_2049 = sub i7 0, i7 %zext_ln1273_208"   --->   Operation 115 'sub' 'r_V_2049' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2049, i32 1, i32 6"   --->   Operation 116 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i6 %trunc_ln818_104"   --->   Operation 117 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2053, i32 1, i32 8"   --->   Operation 118 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i8 %trunc_ln818_105"   --->   Operation 119 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V, i3 0"   --->   Operation 120 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273_209 = zext i9 %shl_ln"   --->   Operation 121 'zext' 'zext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.71ns)   --->   "%r_V_2070 = sub i10 %zext_ln1273_209, i10 %zext_ln1270"   --->   Operation 122 'sub' 'r_V_2070' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_341 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2070, i32 1, i32 9"   --->   Operation 123 'partselect' 'mult_V_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln818_571 = sext i9 %mult_V_341"   --->   Operation 124 'sext' 'sext_ln818_571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln818_150 = zext i11 %sext_ln818_571"   --->   Operation 125 'zext' 'zext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.71ns)   --->   "%r_V_2083 = sub i10 %zext_ln1273_209, i10 %zext_ln1273_206"   --->   Operation 126 'sub' 'r_V_2083' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2083, i32 1, i32 9"   --->   Operation 127 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln17_1573 = sext i9 %trunc_ln818_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 128 'sext' 'sext_ln17_1573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln17_274 = zext i11 %sext_ln17_1573" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 129 'zext' 'zext_ln17_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1273_210 = zext i6 %data_V_124"   --->   Operation 130 'zext' 'zext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1273_211 = zext i6 %data_V_124"   --->   Operation 131 'zext' 'zext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1273_212 = zext i6 %data_V_124"   --->   Operation 132 'zext' 'zext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_2172 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_124, i1 0"   --->   Operation 133 'bitconcatenate' 'r_V_2172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273_213 = zext i7 %r_V_2172"   --->   Operation 134 'zext' 'zext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1273_214 = zext i7 %r_V_2172"   --->   Operation 135 'zext' 'zext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.70ns)   --->   "%r_V_2086 = sub i8 0, i8 %zext_ln1273_214"   --->   Operation 136 'sub' 'r_V_2086' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2086, i32 1, i32 7"   --->   Operation 137 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1273_1505 = sext i7 %trunc_ln818_107"   --->   Operation 138 'sext' 'sext_ln1273_1505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_124, i3 0"   --->   Operation 139 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1270_3 = zext i9 %r_V_1"   --->   Operation 140 'zext' 'zext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_342 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_124, i2 0"   --->   Operation 141 'bitconcatenate' 'mult_V_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln17_275 = zext i8 %mult_V_342" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 142 'zext' 'zext_ln17_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.70ns)   --->   "%r_V_2097 = sub i7 0, i7 %zext_ln1273_212"   --->   Operation 143 'sub' 'r_V_2097' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2097, i32 1, i32 6"   --->   Operation 144 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln17_206 = zext i5 %mult_V_343" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 145 'zext' 'zext_ln17_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln17_276 = zext i5 %mult_V_343" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 146 'zext' 'zext_ln17_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.70ns)   --->   "%r_V_2138 = sub i9 0, i9 %zext_ln17_275"   --->   Operation 147 'sub' 'r_V_2138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1270_42 = sext i9 %r_V_2138"   --->   Operation 148 'sext' 'sext_ln1270_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2138, i32 1, i32 8"   --->   Operation 149 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1273_1506 = sext i8 %trunc_ln818_109"   --->   Operation 150 'sext' 'sext_ln1273_1506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.70ns)   --->   "%r_V_2150 = sub i9 %zext_ln1273_211, i9 %zext_ln17_275"   --->   Operation 151 'sub' 'r_V_2150' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2150, i32 1, i32 8"   --->   Operation 152 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_1507 = sext i8 %trunc_ln818_110"   --->   Operation 153 'sext' 'sext_ln1273_1507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.70ns)   --->   "%r_V_2152 = sub i9 %zext_ln17_275, i9 %zext_ln1273_211"   --->   Operation 154 'sub' 'r_V_2152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_344 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2152, i32 1, i32 8"   --->   Operation 155 'partselect' 'mult_V_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln818_573 = sext i8 %mult_V_344"   --->   Operation 156 'sext' 'sext_ln818_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln818_151 = zext i11 %sext_ln818_573"   --->   Operation 157 'zext' 'zext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.71ns)   --->   "%r_V_2186 = sub i10 0, i10 %zext_ln1270_3"   --->   Operation 158 'sub' 'r_V_2186' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2186, i32 1, i32 9"   --->   Operation 159 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i9 %trunc_ln818_111" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 160 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.71ns)   --->   "%r_V_2198 = sub i10 %zext_ln1270_3, i10 %zext_ln1273_213"   --->   Operation 161 'sub' 'r_V_2198' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2198, i32 1, i32 9"   --->   Operation 162 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln17_1576 = sext i9 %trunc_ln818_112" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 163 'sext' 'sext_ln17_1576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln17_277 = zext i11 %sext_ln17_1576" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 164 'zext' 'zext_ln17_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.70ns)   --->   "%r_V_2215 = add i9 %zext_ln17_275, i9 %zext_ln1273_211"   --->   Operation 165 'add' 'r_V_2215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mult_V_345 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2215, i32 1, i32 8"   --->   Operation 166 'partselect' 'mult_V_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln818_152 = zext i8 %mult_V_345"   --->   Operation 167 'zext' 'zext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.71ns)   --->   "%r_V_2220 = sub i10 %sext_ln1270_42, i10 %zext_ln1273_210"   --->   Operation 168 'sub' 'r_V_2220' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2220, i32 1, i32 9"   --->   Operation 169 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i9 %trunc_ln818_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 170 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1273_216 = zext i6 %data_V_125"   --->   Operation 171 'zext' 'zext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1273_217 = zext i6 %data_V_125"   --->   Operation 172 'zext' 'zext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_125, i2 0"   --->   Operation 173 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1273_218 = zext i8 %shl_ln1273_s"   --->   Operation 174 'zext' 'zext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.70ns)   --->   "%r_V_2225 = sub i9 %zext_ln1273_218, i9 %zext_ln1273_217"   --->   Operation 175 'sub' 'r_V_2225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_346 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2225, i32 1, i32 8"   --->   Operation 176 'partselect' 'mult_V_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln818_574 = sext i8 %mult_V_346"   --->   Operation 177 'sext' 'sext_ln818_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln818_153 = zext i11 %sext_ln818_574"   --->   Operation 178 'zext' 'zext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln17_278 = zext i11 %sext_ln818_574" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 179 'zext' 'zext_ln17_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln17_279 = zext i5 %mult_V_347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 180 'zext' 'zext_ln17_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.70ns)   --->   "%r_V_2229 = sub i9 0, i9 %zext_ln1273_218"   --->   Operation 181 'sub' 'r_V_2229' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2229, i32 1, i32 8"   --->   Operation 182 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln17_1577 = sext i8 %trunc_ln818_114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 183 'sext' 'sext_ln17_1577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.70ns)   --->   "%r_V_2248 = sub i7 0, i7 %zext_ln1273_216"   --->   Operation 184 'sub' 'r_V_2248' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2248, i32 1, i32 6"   --->   Operation 185 'partselect' 'trunc_ln818_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln17_1578 = sext i6 %trunc_ln818_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 186 'sext' 'sext_ln17_1578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1273_1508 = sext i6 %trunc_ln818_115"   --->   Operation 187 'sext' 'sext_ln1273_1508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.70ns)   --->   "%r_V_2287 = add i9 %zext_ln1273_218, i9 %zext_ln1273_217"   --->   Operation 188 'add' 'r_V_2287' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2287, i32 1, i32 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 189 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.70ns)   --->   "%r_V_2356 = sub i9 %zext_ln1273_217, i9 %zext_ln1273_218"   --->   Operation 190 'sub' 'r_V_2356' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2356, i32 1, i32 8"   --->   Operation 191 'partselect' 'trunc_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln17_25 = sext i8 %trunc_ln818_118" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 192 'sext' 'sext_ln17_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1273_1512 = sext i8 %trunc_ln818_118"   --->   Operation 193 'sext' 'sext_ln1273_1512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1273_220 = zext i6 %data_V_126"   --->   Operation 194 'zext' 'zext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1273_221 = zext i6 %data_V_126"   --->   Operation 195 'zext' 'zext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln1273_222 = zext i6 %data_V_126"   --->   Operation 196 'zext' 'zext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1273_223 = zext i6 %data_V_126"   --->   Operation 197 'zext' 'zext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%r_V_2952 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_126, i2 0"   --->   Operation 198 'bitconcatenate' 'r_V_2952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1273_224 = zext i8 %r_V_2952"   --->   Operation 199 'zext' 'zext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.70ns)   --->   "%r_V_2410 = sub i9 0, i9 %zext_ln1273_224"   --->   Operation 200 'sub' 'r_V_2410' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1270_44 = sext i9 %r_V_2410"   --->   Operation 201 'sext' 'sext_ln1270_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2410, i32 1, i32 8"   --->   Operation 202 'partselect' 'trunc_ln818_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln17_1580 = sext i8 %trunc_ln818_122" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 203 'sext' 'sext_ln17_1580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln17_30 = sext i8 %trunc_ln818_122" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 204 'sext' 'sext_ln17_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_126, i1 0"   --->   Operation 205 'bitconcatenate' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1273_225 = zext i7 %mult_V"   --->   Operation 206 'zext' 'zext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1273_226 = zext i7 %mult_V"   --->   Operation 207 'zext' 'zext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_126, i3 0"   --->   Operation 208 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1273_228 = zext i9 %r_V_3"   --->   Operation 209 'zext' 'zext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.71ns)   --->   "%r_V_2461 = sub i10 %zext_ln1273_228, i10 %zext_ln1273_221"   --->   Operation 210 'sub' 'r_V_2461' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2461, i32 1, i32 9"   --->   Operation 211 'partselect' 'trunc_ln818_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln17_1583 = sext i9 %trunc_ln818_124" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 212 'sext' 'sext_ln17_1583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln17_281 = zext i11 %sext_ln17_1583" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 213 'zext' 'zext_ln17_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.70ns)   --->   "%r_V_2463 = add i9 %zext_ln1273_224, i9 %zext_ln1273_222"   --->   Operation 214 'add' 'r_V_2463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_348 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2463, i32 1, i32 8"   --->   Operation 215 'partselect' 'mult_V_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln818_154 = zext i8 %mult_V_348"   --->   Operation 216 'zext' 'zext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.71ns)   --->   "%r_V_2464 = sub i10 %zext_ln1273_228, i10 %zext_ln1273_226"   --->   Operation 217 'sub' 'r_V_2464' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%mult_V_349 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2464, i32 1, i32 9"   --->   Operation 218 'partselect' 'mult_V_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln818_575 = sext i9 %mult_V_349"   --->   Operation 219 'sext' 'sext_ln818_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln818_155 = zext i11 %sext_ln818_575"   --->   Operation 220 'zext' 'zext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln17_283 = zext i7 %mult_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'zext' 'zext_ln17_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.71ns)   --->   "%sub_ln1273 = sub i10 0, i10 %zext_ln1273_228"   --->   Operation 222 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1273_1516 = sext i10 %sub_ln1273"   --->   Operation 223 'sext' 'sext_ln1273_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.72ns)   --->   "%r_V_2496 = sub i11 %sext_ln1273_1516, i11 %zext_ln1273_220"   --->   Operation 224 'sub' 'r_V_2496' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2496, i32 1, i32 10"   --->   Operation 225 'partselect' 'trunc_ln818_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1270_45 = sext i10 %trunc_ln818_125"   --->   Operation 226 'sext' 'sext_ln1270_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.71ns)   --->   "%r_V_2498 = sub i10 %zext_ln1273_226, i10 %zext_ln1273_228"   --->   Operation 227 'sub' 'r_V_2498' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2498, i32 1, i32 9"   --->   Operation 228 'partselect' 'trunc_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln17_1584 = sext i9 %trunc_ln818_126" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 229 'sext' 'sext_ln17_1584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln17_36 = sext i9 %trunc_ln818_126" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 230 'sext' 'sext_ln17_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.71ns)   --->   "%r_V_2499 = sub i10 %sext_ln1270_44, i10 %zext_ln1273_221"   --->   Operation 231 'sub' 'r_V_2499' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2499, i32 1, i32 9"   --->   Operation 232 'partselect' 'trunc_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln17_1585 = sext i9 %trunc_ln818_127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 233 'sext' 'sext_ln17_1585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.72ns)   --->   "%r_V_2500 = sub i11 %sext_ln1273_1516, i11 %zext_ln1273_225"   --->   Operation 234 'sub' 'r_V_2500' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2500, i32 1, i32 10"   --->   Operation 235 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1273_1517 = sext i10 %trunc_ln818_128"   --->   Operation 236 'sext' 'sext_ln1273_1517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.70ns)   --->   "%r_V_2501 = sub i7 0, i7 %zext_ln1273_223"   --->   Operation 237 'sub' 'r_V_2501' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2501, i32 1, i32 6"   --->   Operation 238 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln818_576 = sext i6 %trunc_ln818_129"   --->   Operation 239 'sext' 'sext_ln818_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln818_577 = sext i6 %trunc_ln818_129"   --->   Operation 240 'sext' 'sext_ln818_577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln17_284 = zext i5 %mult_V_350" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 241 'zext' 'zext_ln17_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.70ns)   --->   "%r_V_2502 = sub i9 %zext_ln1273_224, i9 %zext_ln1273_222"   --->   Operation 242 'sub' 'r_V_2502' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%mult_V_351 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2502, i32 1, i32 8"   --->   Operation 243 'partselect' 'mult_V_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln818_578 = sext i8 %mult_V_351"   --->   Operation 244 'sext' 'sext_ln818_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln818_156 = zext i11 %sext_ln818_578"   --->   Operation 245 'zext' 'zext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.71ns)   --->   "%r_V_2503 = sub i10 %zext_ln1273_221, i10 %zext_ln1273_228"   --->   Operation 246 'sub' 'r_V_2503' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2503, i32 1, i32 9"   --->   Operation 247 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i9 %trunc_ln818_130" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 248 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1273_229 = zext i6 %data_V_127"   --->   Operation 249 'zext' 'zext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1273_230 = zext i6 %data_V_127"   --->   Operation 250 'zext' 'zext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1273_231 = zext i6 %data_V_127"   --->   Operation 251 'zext' 'zext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1273_232 = zext i6 %data_V_127"   --->   Operation 252 'zext' 'zext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%r_V_2509 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_127, i2 0"   --->   Operation 253 'bitconcatenate' 'r_V_2509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1273_233 = zext i8 %r_V_2509"   --->   Operation 254 'zext' 'zext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.70ns)   --->   "%r_V_2504 = sub i9 %zext_ln1273_232, i9 %zext_ln1273_233"   --->   Operation 255 'sub' 'r_V_2504' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2504, i32 1, i32 8"   --->   Operation 256 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1273_1518 = sext i8 %trunc_ln818_131"   --->   Operation 257 'sext' 'sext_ln1273_1518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1273_1519 = sext i8 %trunc_ln818_131"   --->   Operation 258 'sext' 'sext_ln1273_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1273_897 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_127, i3 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1273_234 = zext i9 %shl_ln1273_897"   --->   Operation 260 'zext' 'zext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%mult_V_2094 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_127, i1 0"   --->   Operation 261 'bitconcatenate' 'mult_V_2094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1273_235 = zext i7 %mult_V_2094"   --->   Operation 262 'zext' 'zext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.71ns)   --->   "%r_V_2505 = sub i10 %zext_ln1273_235, i10 %zext_ln1273_234"   --->   Operation 263 'sub' 'r_V_2505' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln818_132 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2505, i32 1, i32 9"   --->   Operation 264 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln17_1587 = sext i9 %trunc_ln818_132" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 265 'sext' 'sext_ln17_1587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1273_1520 = sext i9 %trunc_ln818_132"   --->   Operation 266 'sext' 'sext_ln1273_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.70ns)   --->   "%r_V_2506 = sub i7 0, i7 %zext_ln1273_231"   --->   Operation 267 'sub' 'r_V_2506' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln818_133 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2506, i32 1, i32 6"   --->   Operation 268 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.70ns)   --->   "%r_V_2507 = sub i9 %zext_ln1273_233, i9 %zext_ln1273_232"   --->   Operation 269 'sub' 'r_V_2507' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%mult_V_352 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2507, i32 1, i32 8"   --->   Operation 270 'partselect' 'mult_V_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (1.23ns)   --->   "%r_V_2508 = mul i11 %zext_ln1273_230, i11 2037"   --->   Operation 271 'mul' 'r_V_2508' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln818_134 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2508, i32 1, i32 10"   --->   Operation 272 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1270_46 = sext i10 %trunc_ln818_134"   --->   Operation 273 'sext' 'sext_ln1270_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln17_286 = zext i7 %mult_V_2094" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 274 'zext' 'zext_ln17_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.70ns)   --->   "%r_V_2511 = add i9 %zext_ln1273_233, i9 %zext_ln1273_232"   --->   Operation 275 'add' 'r_V_2511' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_353 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2511, i32 1, i32 8"   --->   Operation 276 'partselect' 'mult_V_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln818_158 = zext i8 %mult_V_353"   --->   Operation 277 'zext' 'zext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln17_288 = zext i8 %mult_V_353" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 278 'zext' 'zext_ln17_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.70ns)   --->   "%r_V_2512 = sub i9 0, i9 %zext_ln1273_233"   --->   Operation 279 'sub' 'r_V_2512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1270_47 = sext i9 %r_V_2512"   --->   Operation 280 'sext' 'sext_ln1270_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln818_135 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2512, i32 1, i32 8"   --->   Operation 281 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.71ns)   --->   "%r_V_2513 = add i10 %zext_ln1273_234, i10 %zext_ln1273_229"   --->   Operation 282 'add' 'r_V_2513' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_354 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2513, i32 1, i32 9"   --->   Operation 283 'partselect' 'mult_V_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln818_159 = zext i9 %mult_V_354"   --->   Operation 284 'zext' 'zext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.71ns)   --->   "%r_V_2514 = sub i10 %zext_ln1273_234, i10 %zext_ln1273_229"   --->   Operation 285 'sub' 'r_V_2514' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%mult_V_355 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2514, i32 1, i32 9"   --->   Operation 286 'partselect' 'mult_V_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln818_580 = sext i9 %mult_V_355"   --->   Operation 287 'sext' 'sext_ln818_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln818_160 = zext i11 %sext_ln818_580"   --->   Operation 288 'zext' 'zext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.71ns)   --->   "%r_V_2515 = add i10 %zext_ln1273_234, i10 %zext_ln1273_235"   --->   Operation 289 'add' 'r_V_2515' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_356 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2515, i32 1, i32 9"   --->   Operation 290 'partselect' 'mult_V_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln818_161 = zext i9 %mult_V_356"   --->   Operation 291 'zext' 'zext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.71ns)   --->   "%sub_ln1273_1250 = sub i10 0, i10 %zext_ln1273_234"   --->   Operation 292 'sub' 'sub_ln1273_1250' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1273_1522 = sext i10 %sub_ln1273_1250"   --->   Operation 293 'sext' 'sext_ln1273_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.72ns)   --->   "%r_V_2516 = sub i11 %sext_ln1273_1522, i11 %zext_ln1273_230"   --->   Operation 294 'sub' 'r_V_2516' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln818_136 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2516, i32 1, i32 10"   --->   Operation 295 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln17_289 = zext i5 %mult_V_357" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 296 'zext' 'zext_ln17_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.71ns)   --->   "%r_V_2517 = sub i10 %sext_ln1270_47, i10 %zext_ln1273_229"   --->   Operation 297 'sub' 'r_V_2517' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln818_137 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2517, i32 1, i32 9"   --->   Operation 298 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln1273_236 = zext i6 %data_V_128"   --->   Operation 299 'zext' 'zext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1273_238 = zext i6 %data_V_128"   --->   Operation 300 'zext' 'zext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1273_240 = zext i6 %data_V_128"   --->   Operation 301 'zext' 'zext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%r_V_2953 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_128, i1 0"   --->   Operation 302 'bitconcatenate' 'r_V_2953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln17_237 = zext i5 %mult_V_358" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 303 'zext' 'zext_ln17_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln17_290 = zext i5 %mult_V_358" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 304 'zext' 'zext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%r_V_2520 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_128, i2 0"   --->   Operation 305 'bitconcatenate' 'r_V_2520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln1273_241 = zext i8 %r_V_2520"   --->   Operation 306 'zext' 'zext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.70ns)   --->   "%r_V_2519 = sub i9 %zext_ln1273_241, i9 %zext_ln1273_238"   --->   Operation 307 'sub' 'r_V_2519' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%mult_V_359 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2519, i32 1, i32 8"   --->   Operation 308 'partselect' 'mult_V_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln818_582 = sext i8 %mult_V_359"   --->   Operation 309 'sext' 'sext_ln818_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln818_163 = zext i11 %sext_ln818_582"   --->   Operation 310 'zext' 'zext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln17_293 = zext i7 %r_V_2953" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 311 'zext' 'zext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln17_242 = zext i7 %r_V_2953" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 312 'zext' 'zext_ln17_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.70ns)   --->   "%r_V_2525 = sub i9 0, i9 %zext_ln1273_241"   --->   Operation 313 'sub' 'r_V_2525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.70ns)   --->   "%r_V_2522 = add i9 %zext_ln1273_241, i9 %zext_ln1273_238"   --->   Operation 314 'add' 'r_V_2522' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_360 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2522, i32 1, i32 8"   --->   Operation 315 'partselect' 'mult_V_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln818_164 = zext i8 %mult_V_360"   --->   Operation 316 'zext' 'zext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln17_294 = zext i8 %mult_V_360" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 317 'zext' 'zext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.70ns)   --->   "%r_V_2524 = sub i9 %zext_ln1273_238, i9 %zext_ln1273_241"   --->   Operation 318 'sub' 'r_V_2524' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln818_140 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2524, i32 1, i32 8"   --->   Operation 319 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1270_48 = sext i8 %trunc_ln818_140"   --->   Operation 320 'sext' 'sext_ln1270_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln818_141 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2525, i32 1, i32 8"   --->   Operation 321 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.70ns)   --->   "%r_V_2527 = sub i7 0, i7 %zext_ln1273_240"   --->   Operation 322 'sub' 'r_V_2527' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%trunc_ln818_142 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2527, i32 1, i32 6"   --->   Operation 323 'partselect' 'trunc_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_1526 = sext i6 %trunc_ln818_142"   --->   Operation 324 'sext' 'sext_ln1273_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (1.23ns)   --->   "%r_V_2528 = mul i11 %zext_ln1273_236, i11 2037"   --->   Operation 325 'mul' 'r_V_2528' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln818_143 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2528, i32 1, i32 10"   --->   Operation 326 'partselect' 'trunc_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i10 %trunc_ln818_143" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 327 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln17_296 = zext i5 %mult_V_362" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'zext' 'zext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln17_246 = zext i5 %mult_V_362" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 329 'zext' 'zext_ln17_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln17_297 = zext i5 %mult_V_362" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 330 'zext' 'zext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1273_243 = zext i6 %data_V_129"   --->   Operation 331 'zext' 'zext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1273_244 = zext i6 %data_V_129"   --->   Operation 332 'zext' 'zext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1273_245 = zext i6 %data_V_129"   --->   Operation 333 'zext' 'zext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1273_246 = zext i6 %data_V_129"   --->   Operation 334 'zext' 'zext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1273_247 = zext i6 %data_V_129"   --->   Operation 335 'zext' 'zext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%r_V_2529 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_129, i3 0"   --->   Operation 336 'bitconcatenate' 'r_V_2529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln1270_7 = zext i9 %r_V_2529"   --->   Operation 337 'zext' 'zext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%mult_V_2095 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_129, i2 0"   --->   Operation 338 'bitconcatenate' 'mult_V_2095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%r_V_2954 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_129, i1 0"   --->   Operation 339 'bitconcatenate' 'r_V_2954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln1273_248 = zext i7 %r_V_2954"   --->   Operation 340 'zext' 'zext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.71ns)   --->   "%r_V_2530 = sub i10 %zext_ln1270_7, i10 %zext_ln1273_248"   --->   Operation 341 'sub' 'r_V_2530' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln818_144 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2530, i32 1, i32 9"   --->   Operation 342 'partselect' 'trunc_ln818_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln17_1590 = sext i9 %trunc_ln818_144" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'sext' 'sext_ln17_1590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln17_299 = zext i11 %sext_ln17_1590" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 344 'zext' 'zext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.71ns)   --->   "%r_V_2531 = add i10 %zext_ln1270_7, i10 %zext_ln1273_246"   --->   Operation 345 'add' 'r_V_2531' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_364 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2531, i32 1, i32 9"   --->   Operation 346 'partselect' 'mult_V_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln818_165 = zext i9 %mult_V_364"   --->   Operation 347 'zext' 'zext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln1273_249 = zext i8 %mult_V_2095"   --->   Operation 348 'zext' 'zext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%r_V_2542 = sub i9 0, i9 %zext_ln1273_249"   --->   Operation 349 'sub' 'r_V_2542' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1273_1528 = sext i9 %r_V_2542"   --->   Operation 350 'sext' 'sext_ln1273_1528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.71ns)   --->   "%r_V_2532 = sub i10 %sext_ln1273_1528, i10 %zext_ln1273_246"   --->   Operation 351 'sub' 'r_V_2532' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln818_145 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2532, i32 1, i32 9"   --->   Operation 352 'partselect' 'trunc_ln818_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.70ns)   --->   "%r_V_2534 = sub i9 %zext_ln1273_249, i9 %zext_ln1273_247"   --->   Operation 353 'sub' 'r_V_2534' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln818_146 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2534, i32 1, i32 8"   --->   Operation 354 'partselect' 'trunc_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.70ns)   --->   "%r_V_2535 = add i9 %zext_ln1273_249, i9 %zext_ln1273_247"   --->   Operation 355 'add' 'r_V_2535' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%mult_V_365 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2535, i32 1, i32 8"   --->   Operation 356 'partselect' 'mult_V_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.71ns)   --->   "%r_V_2536 = sub i10 %zext_ln1273_248, i10 %zext_ln1270_7"   --->   Operation 357 'sub' 'r_V_2536' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln818_147 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2536, i32 1, i32 9"   --->   Operation 358 'partselect' 'trunc_ln818_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1270_52 = sext i9 %trunc_ln818_147"   --->   Operation 359 'sext' 'sext_ln1270_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln17_302 = zext i7 %r_V_2954" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 360 'zext' 'zext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.71ns)   --->   "%r_V_2538 = sub i10 %zext_ln1273_246, i10 %zext_ln1270_7"   --->   Operation 361 'sub' 'r_V_2538' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln818_148 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2538, i32 1, i32 9"   --->   Operation 362 'partselect' 'trunc_ln818_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.71ns)   --->   "%r_V_2539 = sub i10 %zext_ln1270_7, i10 %zext_ln1273_246"   --->   Operation 363 'sub' 'r_V_2539' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_366 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2539, i32 1, i32 9"   --->   Operation 364 'partselect' 'mult_V_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln818_583 = sext i9 %mult_V_366"   --->   Operation 365 'sext' 'sext_ln818_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln818_167 = zext i11 %sext_ln818_583"   --->   Operation 366 'zext' 'zext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.70ns)   --->   "%r_V_2540 = sub i9 %zext_ln1273_247, i9 %zext_ln1273_249"   --->   Operation 367 'sub' 'r_V_2540' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln818_149 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2540, i32 1, i32 8"   --->   Operation 368 'partselect' 'trunc_ln818_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.71ns)   --->   "%r_V_2541 = add i10 %zext_ln1270_7, i10 %zext_ln1273_248"   --->   Operation 369 'add' 'r_V_2541' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%mult_V_367 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2541, i32 1, i32 9"   --->   Operation 370 'partselect' 'mult_V_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln818_150 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2542, i32 1, i32 8"   --->   Operation 371 'partselect' 'trunc_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (1.23ns)   --->   "%r_V_2543 = mul i11 %zext_ln1273_243, i11 2037"   --->   Operation 372 'mul' 'r_V_2543' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln818_151 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2543, i32 1, i32 10"   --->   Operation 373 'partselect' 'trunc_ln818_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1273_251 = zext i6 %data_V_130"   --->   Operation 374 'zext' 'zext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1273_252 = zext i6 %data_V_130"   --->   Operation 375 'zext' 'zext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln1273_253 = zext i6 %data_V_130"   --->   Operation 376 'zext' 'zext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%r_V_2551 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_130, i3 0"   --->   Operation 377 'bitconcatenate' 'r_V_2551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln1273_254 = zext i9 %r_V_2551"   --->   Operation 378 'zext' 'zext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%r_V_2955 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_130, i1 0"   --->   Operation 379 'bitconcatenate' 'r_V_2955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1273_255 = zext i7 %r_V_2955"   --->   Operation 380 'zext' 'zext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln1273_256 = zext i7 %r_V_2955"   --->   Operation 381 'zext' 'zext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.71ns)   --->   "%r_V_2544 = sub i10 %zext_ln1273_254, i10 %zext_ln1273_256"   --->   Operation 382 'sub' 'r_V_2544' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%mult_V_2035 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2544, i32 1, i32 9"   --->   Operation 383 'partselect' 'mult_V_2035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln818_584 = sext i9 %mult_V_2035"   --->   Operation 384 'sext' 'sext_ln818_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln818_169 = zext i11 %sext_ln818_584"   --->   Operation 385 'zext' 'zext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln17_303 = zext i11 %sext_ln818_584" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 386 'zext' 'zext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.71ns)   --->   "%r_V_2545 = sub i10 %zext_ln1273_254, i10 %zext_ln1273_252"   --->   Operation 387 'sub' 'r_V_2545' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln818_152 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2545, i32 1, i32 9"   --->   Operation 388 'partselect' 'trunc_ln818_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%r_V_2956 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_130, i2 0"   --->   Operation 389 'bitconcatenate' 'r_V_2956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1273_257 = zext i8 %r_V_2956"   --->   Operation 390 'zext' 'zext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.70ns)   --->   "%r_V_2546 = add i9 %zext_ln1273_257, i9 %zext_ln1273_253"   --->   Operation 391 'add' 'r_V_2546' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%mult_V_2037 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2546, i32 1, i32 8"   --->   Operation 392 'partselect' 'mult_V_2037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln17_305 = zext i8 %mult_V_2037" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 393 'zext' 'zext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.70ns)   --->   "%r_V_2547 = sub i9 %zext_ln1273_257, i9 %zext_ln1273_253"   --->   Operation 394 'sub' 'r_V_2547' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln818_153 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2547, i32 1, i32 8"   --->   Operation 395 'partselect' 'trunc_ln818_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.70ns)   --->   "%r_V_2548 = sub i9 0, i9 %zext_ln1273_257"   --->   Operation 396 'sub' 'r_V_2548' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1270_53 = sext i9 %r_V_2548"   --->   Operation 397 'sext' 'sext_ln1270_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln818_154 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2548, i32 1, i32 8"   --->   Operation 398 'partselect' 'trunc_ln818_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln17_1594 = sext i8 %trunc_ln818_154" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 399 'sext' 'sext_ln17_1594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1273_1531 = sext i8 %trunc_ln818_154"   --->   Operation 400 'sext' 'sext_ln1273_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.70ns)   --->   "%r_V_2549 = sub i8 0, i8 %zext_ln1273_255"   --->   Operation 401 'sub' 'r_V_2549' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln818_155 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2549, i32 1, i32 7"   --->   Operation 402 'partselect' 'trunc_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.71ns)   --->   "%r_V_2550 = sub i10 %sext_ln1270_53, i10 %zext_ln1273_252"   --->   Operation 403 'sub' 'r_V_2550' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln818_156 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2550, i32 1, i32 9"   --->   Operation 404 'partselect' 'trunc_ln818_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln17_1595 = sext i9 %trunc_ln818_156" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 405 'sext' 'sext_ln17_1595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln17_311 = zext i8 %r_V_2956" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 406 'zext' 'zext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.71ns)   --->   "%r_V_2552 = add i10 %zext_ln1273_254, i10 %zext_ln1273_256"   --->   Operation 407 'add' 'r_V_2552' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_368 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2552, i32 1, i32 9"   --->   Operation 408 'partselect' 'mult_V_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.71ns)   --->   "%r_V_2553 = sub i10 %zext_ln1273_256, i10 %zext_ln1273_254"   --->   Operation 409 'sub' 'r_V_2553' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln818_157 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2553, i32 1, i32 9"   --->   Operation 410 'partselect' 'trunc_ln818_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i9 %trunc_ln818_157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 411 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1273_258 = zext i6 %data_V_131"   --->   Operation 412 'zext' 'zext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1273_259 = zext i6 %data_V_131"   --->   Operation 413 'zext' 'zext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1273_260 = zext i6 %data_V_131"   --->   Operation 414 'zext' 'zext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln1273_261 = zext i6 %data_V_131"   --->   Operation 415 'zext' 'zext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%r_V_2957 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_131, i1 0"   --->   Operation 416 'bitconcatenate' 'r_V_2957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln1270_8 = zext i7 %r_V_2957"   --->   Operation 417 'zext' 'zext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln1270_9 = zext i7 %r_V_2957"   --->   Operation 418 'zext' 'zext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%mult_V_2096 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_131, i2 0"   --->   Operation 419 'bitconcatenate' 'mult_V_2096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1273_262 = zext i8 %mult_V_2096"   --->   Operation 420 'zext' 'zext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.70ns)   --->   "%r_V_2566 = sub i9 0, i9 %zext_ln1273_262"   --->   Operation 421 'sub' 'r_V_2566' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1273_1533 = sext i9 %r_V_2566"   --->   Operation 422 'sext' 'sext_ln1273_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.71ns)   --->   "%r_V_2555 = sub i10 %sext_ln1273_1533, i10 %zext_ln1273_260"   --->   Operation 423 'sub' 'r_V_2555' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln818_158 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2555, i32 1, i32 9"   --->   Operation 424 'partselect' 'trunc_ln818_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln17_313 = zext i5 %mult_V_370" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 425 'zext' 'zext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%r_V_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_131, i3 0"   --->   Operation 426 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1270_10 = zext i9 %r_V_7"   --->   Operation 427 'zext' 'zext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.70ns)   --->   "%r_V_2556 = add i9 %zext_ln1273_262, i9 %zext_ln1273_258"   --->   Operation 428 'add' 'r_V_2556' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%mult_V_371 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2556, i32 1, i32 8"   --->   Operation 429 'partselect' 'mult_V_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln17_317 = zext i8 %mult_V_371" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 430 'zext' 'zext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.71ns)   --->   "%r_V_2557 = sub i10 %zext_ln1270_9, i10 %zext_ln1270_10"   --->   Operation 431 'sub' 'r_V_2557' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln818_159 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2557, i32 1, i32 9"   --->   Operation 432 'partselect' 'trunc_ln818_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1273_1534 = sext i9 %trunc_ln818_159"   --->   Operation 433 'sext' 'sext_ln1273_1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.70ns)   --->   "%r_V_2558 = sub i7 0, i7 %zext_ln1273_261"   --->   Operation 434 'sub' 'r_V_2558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln818_160 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2558, i32 1, i32 6"   --->   Operation 435 'partselect' 'trunc_ln818_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln17_1596 = sext i6 %trunc_ln818_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 436 'sext' 'sext_ln17_1596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.71ns)   --->   "%r_V_2559 = sub i10 %zext_ln1273_260, i10 %zext_ln1270_10"   --->   Operation 437 'sub' 'r_V_2559' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln818_161 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2559, i32 1, i32 9"   --->   Operation 438 'partselect' 'trunc_ln818_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1273_1536 = sext i9 %trunc_ln818_161"   --->   Operation 439 'sext' 'sext_ln1273_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.70ns)   --->   "%r_V_2560 = sub i8 0, i8 %zext_ln1270_8"   --->   Operation 440 'sub' 'r_V_2560' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln818_162 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2560, i32 1, i32 7"   --->   Operation 441 'partselect' 'trunc_ln818_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.71ns)   --->   "%r_V_2561 = sub i10 %zext_ln1270_10, i10 %zext_ln1273_260"   --->   Operation 442 'sub' 'r_V_2561' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln818_163 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2561, i32 1, i32 9"   --->   Operation 443 'partselect' 'trunc_ln818_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.70ns)   --->   "%r_V_2562 = sub i9 %zext_ln1273_262, i9 %zext_ln1273_258"   --->   Operation 444 'sub' 'r_V_2562' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln818_164 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2562, i32 1, i32 8"   --->   Operation 445 'partselect' 'trunc_ln818_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1273_1538 = sext i8 %trunc_ln818_164"   --->   Operation 446 'sext' 'sext_ln1273_1538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln1273_264 = zext i11 %sext_ln1273_1538"   --->   Operation 447 'zext' 'zext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.71ns)   --->   "%r_V_2563 = add i10 %zext_ln1270_10, i10 %zext_ln1273_260"   --->   Operation 448 'add' 'r_V_2563' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%mult_V_372 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2563, i32 1, i32 9"   --->   Operation 449 'partselect' 'mult_V_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.70ns)   --->   "%r_V_2564 = sub i9 %zext_ln1273_258, i9 %zext_ln1273_262"   --->   Operation 450 'sub' 'r_V_2564' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln818_165 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2564, i32 1, i32 8"   --->   Operation 451 'partselect' 'trunc_ln818_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln1273_1539 = sext i8 %trunc_ln818_165"   --->   Operation 452 'sext' 'sext_ln1273_1539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.71ns)   --->   "%r_V_2565 = sub i10 0, i10 %zext_ln1270_10"   --->   Operation 453 'sub' 'r_V_2565' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln818_166 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2565, i32 1, i32 9"   --->   Operation 454 'partselect' 'trunc_ln818_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln1270_54 = sext i9 %trunc_ln818_166"   --->   Operation 455 'sext' 'sext_ln1270_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln818_167 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2566, i32 1, i32 8"   --->   Operation 456 'partselect' 'trunc_ln818_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln1273_268 = zext i6 %data_V_132"   --->   Operation 457 'zext' 'zext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln1273_899 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_132, i3 0"   --->   Operation 458 'bitconcatenate' 'shl_ln1273_899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln1273_270 = zext i9 %shl_ln1273_899"   --->   Operation 459 'zext' 'zext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.71ns)   --->   "%sub_ln1273_1279 = sub i10 0, i10 %zext_ln1273_270"   --->   Operation 460 'sub' 'sub_ln1273_1279' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1273_1540 = sext i10 %sub_ln1273_1279"   --->   Operation 461 'sext' 'sext_ln1273_1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.72ns)   --->   "%r_V_2568 = sub i11 %sext_ln1273_1540, i11 %zext_ln1273_268"   --->   Operation 462 'sub' 'r_V_2568' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln818_168 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2568, i32 1, i32 10"   --->   Operation 463 'partselect' 'trunc_ln818_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%mult_V_2097 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_132, i1 0"   --->   Operation 464 'bitconcatenate' 'mult_V_2097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln1273_272 = zext i7 %mult_V_2097"   --->   Operation 465 'zext' 'zext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.70ns)   --->   "%r_V_2569 = sub i8 0, i8 %zext_ln1273_272"   --->   Operation 466 'sub' 'r_V_2569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln818_169 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2569, i32 1, i32 7"   --->   Operation 467 'partselect' 'trunc_ln818_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1273_1541 = sext i7 %trunc_ln818_169"   --->   Operation 468 'sext' 'sext_ln1273_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%r_V_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_132, i2 0"   --->   Operation 469 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln1270_11 = zext i8 %r_V_8"   --->   Operation 470 'zext' 'zext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.70ns)   --->   "%r_V_2575 = sub i9 0, i9 %zext_ln1270_11"   --->   Operation 471 'sub' 'r_V_2575' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln818_174 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2575, i32 1, i32 8"   --->   Operation 472 'partselect' 'trunc_ln818_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln17_1606 = sext i8 %trunc_ln818_174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 473 'sext' 'sext_ln17_1606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln1273_273 = zext i6 %data_V_133"   --->   Operation 474 'zext' 'zext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1273_274 = zext i6 %data_V_133"   --->   Operation 475 'zext' 'zext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.70ns)   --->   "%r_V_2579 = sub i7 0, i7 %zext_ln1273_274"   --->   Operation 476 'sub' 'r_V_2579' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln818_178 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2579, i32 1, i32 6"   --->   Operation 477 'partselect' 'trunc_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln818_174 = zext i5 %mult_V_375"   --->   Operation 478 'zext' 'zext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%r_V_2583 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_133, i2 0"   --->   Operation 479 'bitconcatenate' 'r_V_2583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1273_281 = zext i8 %r_V_2583"   --->   Operation 480 'zext' 'zext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.70ns)   --->   "%r_V_2592 = sub i9 0, i9 %zext_ln1273_281"   --->   Operation 481 'sub' 'r_V_2592' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1273_1545 = sext i9 %r_V_2592"   --->   Operation 482 'sext' 'sext_ln1273_1545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.71ns)   --->   "%r_V_2582 = sub i10 %sext_ln1273_1545, i10 %zext_ln1273_273"   --->   Operation 483 'sub' 'r_V_2582' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln818_180 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2582, i32 1, i32 9"   --->   Operation 484 'partselect' 'trunc_ln818_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln818_186 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2592, i32 1, i32 8"   --->   Operation 485 'partselect' 'trunc_ln818_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln1273_282 = zext i6 %data_V_134"   --->   Operation 486 'zext' 'zext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%r_V_2603 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_134, i2 0"   --->   Operation 487 'bitconcatenate' 'r_V_2603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln1273_286 = zext i8 %r_V_2603"   --->   Operation 488 'zext' 'zext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln1273_901 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_134, i3 0"   --->   Operation 489 'bitconcatenate' 'shl_ln1273_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln1273_290 = zext i9 %shl_ln1273_901"   --->   Operation 490 'zext' 'zext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.71ns)   --->   "%sub_ln1273_1300 = sub i10 0, i10 %zext_ln1273_290"   --->   Operation 491 'sub' 'sub_ln1273_1300' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.70ns)   --->   "%r_V_2604 = sub i9 0, i9 %zext_ln1273_286"   --->   Operation 492 'sub' 'r_V_2604' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1273_1559 = sext i9 %r_V_2604"   --->   Operation 493 'sext' 'sext_ln1273_1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.71ns)   --->   "%r_V_2600 = sub i10 %sext_ln1273_1559, i10 %zext_ln1273_282"   --->   Operation 494 'sub' 'r_V_2600' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln818_192 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2600, i32 1, i32 9"   --->   Operation 495 'partselect' 'trunc_ln818_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1273_1560 = sext i9 %trunc_ln818_192"   --->   Operation 496 'sext' 'sext_ln1273_1560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.71ns)   --->   "%r_V_2602 = sub i10 %zext_ln1273_290, i10 %zext_ln1273_282"   --->   Operation 497 'sub' 'r_V_2602' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln818_194 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2602, i32 1, i32 9"   --->   Operation 498 'partselect' 'trunc_ln818_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln818_195 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2604, i32 1, i32 8"   --->   Operation 499 'partselect' 'trunc_ln818_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln1273_292 = zext i6 %data_V_135"   --->   Operation 500 'zext' 'zext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln1273_294 = zext i6 %data_V_135"   --->   Operation 501 'zext' 'zext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln17_343 = zext i5 %mult_V_382" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 502 'zext' 'zext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln17_344 = zext i5 %mult_V_382" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 503 'zext' 'zext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%r_V_2961 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_135, i2 0"   --->   Operation 504 'bitconcatenate' 'r_V_2961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln1273_299 = zext i8 %r_V_2961"   --->   Operation 505 'zext' 'zext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.70ns)   --->   "%r_V_2612 = sub i9 %zext_ln1273_299, i9 %zext_ln1273_294"   --->   Operation 506 'sub' 'r_V_2612' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln818_200 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2612, i32 1, i32 8"   --->   Operation 507 'partselect' 'trunc_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1270_62 = sext i8 %trunc_ln818_200"   --->   Operation 508 'sext' 'sext_ln1270_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1270_37 = zext i11 %sext_ln1270_62"   --->   Operation 509 'zext' 'zext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.70ns)   --->   "%r_V_2613 = sub i7 0, i7 %zext_ln1273_292"   --->   Operation 510 'sub' 'r_V_2613' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln818_201 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2613, i32 1, i32 6"   --->   Operation 511 'partselect' 'trunc_ln818_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln17_348 = zext i8 %r_V_2961" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 512 'zext' 'zext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln818_181 = zext i5 %mult_V_386"   --->   Operation 513 'zext' 'zext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln1273_310 = zext i6 %data_V_137"   --->   Operation 514 'zext' 'zext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%r_V_2640 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_137, i3 0"   --->   Operation 515 'bitconcatenate' 'r_V_2640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln1273_315 = zext i9 %r_V_2640"   --->   Operation 516 'zext' 'zext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (1.23ns)   --->   "%r_V_2646 = mul i11 %zext_ln1273_310, i11 2037"   --->   Operation 517 'mul' 'r_V_2646' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln818_224 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2646, i32 1, i32 10"   --->   Operation 518 'partselect' 'trunc_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.71ns)   --->   "%sub_ln1273_1330 = sub i10 0, i10 %zext_ln1273_315"   --->   Operation 519 'sub' 'sub_ln1273_1330' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_1579 = sext i10 %sub_ln1273_1330"   --->   Operation 520 'sext' 'sext_ln1273_1579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.72ns)   --->   "%r_V_2647 = sub i11 %sext_ln1273_1579, i11 %zext_ln1273_310"   --->   Operation 521 'sub' 'r_V_2647' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln818_225 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2647, i32 1, i32 10"   --->   Operation 522 'partselect' 'trunc_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1273_317 = zext i6 %data_V_138"   --->   Operation 523 'zext' 'zext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.70ns)   --->   "%r_V_2652 = sub i7 0, i7 %zext_ln1273_317"   --->   Operation 524 'sub' 'r_V_2652' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln818_230 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2652, i32 1, i32 6"   --->   Operation 525 'partselect' 'trunc_ln818_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln1273_345 = zext i6 %data_V_141"   --->   Operation 526 'zext' 'zext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.70ns)   --->   "%r_V_2692 = sub i7 0, i7 %zext_ln1273_345"   --->   Operation 527 'sub' 'r_V_2692' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln818_257 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2692, i32 1, i32 6"   --->   Operation 528 'partselect' 'trunc_ln818_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1273_1599 = sext i6 %trunc_ln818_257"   --->   Operation 529 'sext' 'sext_ln1273_1599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%r_V_2965 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_143, i2 0"   --->   Operation 530 'bitconcatenate' 'r_V_2965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln1270_15 = zext i8 %r_V_2965"   --->   Operation 531 'zext' 'zext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.70ns)   --->   "%r_V_2721 = sub i9 0, i9 %zext_ln1270_15"   --->   Operation 532 'sub' 'r_V_2721' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln818_277 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2721, i32 1, i32 8"   --->   Operation 533 'partselect' 'trunc_ln818_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln1273_367 = zext i6 %data_V_144"   --->   Operation 534 'zext' 'zext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.70ns)   --->   "%r_V_2728 = sub i7 0, i7 %zext_ln1273_367"   --->   Operation 535 'sub' 'r_V_2728' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln818_284 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2728, i32 1, i32 6"   --->   Operation 536 'partselect' 'trunc_ln818_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1273_392 = zext i6 %data_V_147"   --->   Operation 537 'zext' 'zext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.70ns)   --->   "%r_V_2760 = sub i7 0, i7 %zext_ln1273_392"   --->   Operation 538 'sub' 'r_V_2760' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln818_308 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2760, i32 1, i32 6"   --->   Operation 539 'partselect' 'trunc_ln818_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln1273_417 = zext i6 %data_V_150"   --->   Operation 540 'zext' 'zext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.70ns)   --->   "%r_V_2791 = sub i7 0, i7 %zext_ln1273_417"   --->   Operation 541 'sub' 'r_V_2791' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln818_329 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2791, i32 1, i32 6"   --->   Operation 542 'partselect' 'trunc_ln818_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln17_424 = zext i5 %mult_V_426" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 543 'zext' 'zext_ln17_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1273_433 = zext i6 %data_V_152"   --->   Operation 544 'zext' 'zext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.70ns)   --->   "%r_V_2812 = sub i7 0, i7 %zext_ln1273_433"   --->   Operation 545 'sub' 'r_V_2812' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln818_346 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2812, i32 1, i32 6"   --->   Operation 546 'partselect' 'trunc_ln818_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1273_479 = zext i6 %data_V_157"   --->   Operation 547 'zext' 'zext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.70ns)   --->   "%r_V_2869 = sub i7 0, i7 %zext_ln1273_479"   --->   Operation 548 'sub' 'r_V_2869' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln818_391 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2869, i32 1, i32 6"   --->   Operation 549 'partselect' 'trunc_ln818_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1273_1703 = sext i6 %trunc_ln818_391"   --->   Operation 550 'sext' 'sext_ln1273_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln1273_502 = zext i6 %data_V_160"   --->   Operation 551 'zext' 'zext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.70ns)   --->   "%r_V_2894 = sub i7 0, i7 %zext_ln1273_502"   --->   Operation 552 'sub' 'r_V_2894' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln818_411 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2894, i32 1, i32 6"   --->   Operation 553 'partselect' 'trunc_ln818_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.71ns)   --->   "%add_ln813 = add i10 %sext_ln1273_1501, i10 %zext_ln17_276"   --->   Operation 554 'add' 'add_ln813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.70ns)   --->   "%add_ln813_3323 = add i8 %trunc_ln3, i8 %zext_ln17_206"   --->   Operation 555 'add' 'add_ln813_3323' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln813_215 = zext i8 %add_ln813_3323"   --->   Operation 556 'zext' 'zext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3324 = add i11 %sext_ln1273_1517, i11 %zext_ln813_215"   --->   Operation 557 'add' 'add_ln813_3324' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 558 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3325 = add i11 %add_ln813_3324, i11 %sext_ln17_1595"   --->   Operation 558 'add' 'add_ln813_3325' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 559 [1/1] (0.70ns)   --->   "%add_ln813_3337 = add i9 %sext_ln1270_48, i9 %zext_ln17_302"   --->   Operation 559 'add' 'add_ln813_3337' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.72ns)   --->   "%add_ln813_3350 = add i11 %sext_ln1270_45, i11 %sext_ln1270"   --->   Operation 560 'add' 'add_ln813_3350' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%add_ln813_3352 = add i8 %zext_ln17_286, i8 %zext_ln1273_244"   --->   Operation 561 'add' 'add_ln813_3352' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.70ns)   --->   "%add_ln813_3355 = add i8 %sext_ln1273_1541, i8 %zext_ln17_344"   --->   Operation 562 'add' 'add_ln813_3355' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln813_1511 = sext i8 %add_ln813_3355"   --->   Operation 563 'sext' 'sext_ln813_1511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.71ns)   --->   "%add_ln813_3356 = add i10 %sext_ln813_1511, i10 %sext_ln1273_1536"   --->   Operation 564 'add' 'add_ln813_3356' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.73ns)   --->   "%add_ln813_3372 = add i13 %zext_ln17_274, i13 %sext_ln17_18"   --->   Operation 565 'add' 'add_ln813_3372' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i13 %add_ln813_3372"   --->   Operation 566 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.73ns)   --->   "%add_ln813_3373 = add i12 %zext_ln818_153, i12 %zext_ln17_311"   --->   Operation 567 'add' 'add_ln813_3373' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln813_220 = zext i12 %add_ln813_3373"   --->   Operation 568 'zext' 'zext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.75ns)   --->   "%add_ln813_3374 = add i14 %zext_ln813_220, i14 %sext_ln813_36"   --->   Operation 569 'add' 'add_ln813_3374' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3390 = add i12 %zext_ln818_167, i12 %zext_ln17_242"   --->   Operation 570 'add' 'add_ln813_3390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 571 [1/1] (0.70ns)   --->   "%add_ln813_3391 = add i6 %zext_ln818_174, i6 %zext_ln818_181"   --->   Operation 571 'add' 'add_ln813_3391' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln813_223 = zext i6 %add_ln813_3391"   --->   Operation 572 'zext' 'zext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.70ns)   --->   "%add_ln813_3392 = add i7 %zext_ln813_223, i7 %zext_ln1273_251"   --->   Operation 573 'add' 'add_ln813_3392' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln813_224 = zext i7 %add_ln813_3392"   --->   Operation 574 'zext' 'zext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3393 = add i12 %zext_ln813_224, i12 %add_ln813_3390"   --->   Operation 575 'add' 'add_ln813_3393' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 576 [1/1] (0.71ns)   --->   "%add_ln813_3405 = add i10 %zext_ln818_161, i10 %sext_ln1273_1504"   --->   Operation 576 'add' 'add_ln813_3405' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.73ns)   --->   "%add_ln813_3434 = add i12 %zext_ln818_155, i12 %zext_ln818_150"   --->   Operation 577 'add' 'add_ln813_3434' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.70ns)   --->   "%add_ln813_3449 = add i7 %zext_ln1273_216, i7 %zext_ln1273_231"   --->   Operation 578 'add' 'add_ln813_3449' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln813_229 = zext i7 %add_ln813_3449"   --->   Operation 579 'zext' 'zext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.73ns)   --->   "%add_ln813_3450 = add i12 %zext_ln813_229, i12 %zext_ln818_156"   --->   Operation 580 'add' 'add_ln813_3450' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3515 = add i13 %zext_ln17_278, i13 %sext_ln17_30"   --->   Operation 581 'add' 'add_ln813_3515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 582 [1/1] (0.70ns)   --->   "%add_ln813_3516 = add i7 %zext_ln1273_240, i7 %zext_ln1273_251"   --->   Operation 582 'add' 'add_ln813_3516' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln813_241 = zext i7 %add_ln813_3516"   --->   Operation 583 'zext' 'zext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3517 = add i13 %zext_ln813_241, i13 %add_ln813_3515"   --->   Operation 584 'add' 'add_ln813_3517' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 585 [1/1] (0.70ns)   --->   "%add_ln813_3535 = add i8 %sext_ln1273_1505, i8 %zext_ln17_290"   --->   Operation 585 'add' 'add_ln813_3535' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.70ns)   --->   "%add_ln813_3549 = add i9 %zext_ln17_275, i9 %zext_ln1273"   --->   Operation 586 'add' 'add_ln813_3549' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln813_244 = zext i9 %add_ln813_3549"   --->   Operation 587 'zext' 'zext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.71ns)   --->   "%add_ln813_3550 = add i10 %zext_ln813_244, i10 %sext_ln17_1580"   --->   Operation 588 'add' 'add_ln813_3550' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln813_1611 = sext i10 %add_ln813_3550"   --->   Operation 589 'sext' 'sext_ln813_1611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.72ns)   --->   "%add_ln813_3551 = add i11 %sext_ln813_1611, i11 %sext_ln1273_1520"   --->   Operation 590 'add' 'add_ln813_3551' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.70ns)   --->   "%add_ln813_3569 = add i8 %sext_ln1273_1505, i8 %sext_ln1273_1503"   --->   Operation 591 'add' 'add_ln813_3569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.70ns)   --->   "%add_ln813_3582 = add i9 %sext_ln1273_1506, i9 %sext_ln17_1577"   --->   Operation 592 'add' 'add_ln813_3582' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln813_1628 = sext i9 %add_ln813_3582"   --->   Operation 593 'sext' 'sext_ln813_1628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.73ns)   --->   "%add_ln813_3583 = add i13 %sext_ln813_1628, i13 %zext_ln17_272"   --->   Operation 594 'add' 'add_ln813_3583' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.70ns)   --->   "%add_ln813_3601 = add i9 %sext_ln17_1577, i9 %sext_ln1273_1507"   --->   Operation 595 'add' 'add_ln813_3601' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.70ns)   --->   "%add_ln813_3638 = add i7 %zext_ln17_237, i7 %zext_ln1273_216"   --->   Operation 596 'add' 'add_ln813_3638' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.70ns)   --->   "%add_ln813_3659 = add i9 %zext_ln818_154, i9 %zext_ln818_164"   --->   Operation 597 'add' 'add_ln813_3659' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.70ns)   --->   "%add_ln813_3661 = add i7 %zext_ln1273_231, i7 %zext_ln17_246"   --->   Operation 598 'add' 'add_ln813_3661' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.70ns)   --->   "%add_ln813_3678 = add i7 %zext_ln1273_208, i7 %zext_ln1273_274"   --->   Operation 599 'add' 'add_ln813_3678' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln813_263 = zext i7 %add_ln813_3678"   --->   Operation 600 'zext' 'zext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.70ns)   --->   "%add_ln813_3679 = add i8 %zext_ln813_263, i8 %zext_ln1273_272"   --->   Operation 601 'add' 'add_ln813_3679' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.73ns)   --->   "%add_ln813_3711 = add i12 %zext_ln818_151, i12 %zext_ln17"   --->   Operation 602 'add' 'add_ln813_3711' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i12 %add_ln813_3711"   --->   Operation 603 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.74ns)   --->   "%add_ln813_3712 = add i13 %zext_ln813_21, i13 %sext_ln17_25"   --->   Operation 604 'add' 'add_ln813_3712' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.70ns)   --->   "%add_ln813_3714 = add i9 %sext_ln1273_1531, i9 %sext_ln17_1606"   --->   Operation 605 'add' 'add_ln813_3714' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.73ns)   --->   "%add_ln813_3750 = add i12 %zext_ln818_160, i12 %zext_ln17"   --->   Operation 606 'add' 'add_ln813_3750' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3766 = add i13 %zext_ln17_277, i13 %sext_ln17_36"   --->   Operation 607 'add' 'add_ln813_3766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 608 [1/1] (0.70ns)   --->   "%add_ln813_3767 = add i8 %zext_ln1273_255, i8 %zext_ln17_297"   --->   Operation 608 'add' 'add_ln813_3767' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln813_273 = zext i8 %add_ln813_3767"   --->   Operation 609 'zext' 'zext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3768 = add i13 %zext_ln813_273, i13 %add_ln813_3766"   --->   Operation 610 'add' 'add_ln813_3768' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln813_98 = sext i13 %add_ln813_3768"   --->   Operation 611 'sext' 'sext_ln813_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.73ns)   --->   "%add_ln813_3769 = add i12 %zext_ln1273_264, i12 %zext_ln1270_37"   --->   Operation 612 'add' 'add_ln813_3769' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln813_274 = zext i12 %add_ln813_3769"   --->   Operation 613 'zext' 'zext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.75ns)   --->   "%add_ln813_3770 = add i14 %zext_ln813_274, i14 %sext_ln813_98"   --->   Operation 614 'add' 'add_ln813_3770' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.71ns)   --->   "%add_ln813_3804 = add i10 %sext_ln1270_54, i10 %zext_ln1273_252"   --->   Operation 615 'add' 'add_ln813_3804' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.70ns)   --->   "%add_ln813_3834 = add i7 %zext_ln17_246, i7 %zext_ln1273_208"   --->   Operation 616 'add' 'add_ln813_3834' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln813_284 = zext i7 %add_ln813_3834"   --->   Operation 617 'zext' 'zext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.70ns)   --->   "%add_ln813_3835 = add i8 %zext_ln813_284, i8 %zext_ln1273_259"   --->   Operation 618 'add' 'add_ln813_3835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln813_285 = zext i8 %add_ln813_3835"   --->   Operation 619 'zext' 'zext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.73ns)   --->   "%add_ln813_3836 = add i12 %zext_ln813_285, i12 %zext_ln818_169"   --->   Operation 620 'add' 'add_ln813_3836' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.73ns)   --->   "%add_ln813_3853 = add i12 %zext_ln818_153, i12 %zext_ln17_201"   --->   Operation 621 'add' 'add_ln813_3853' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln813_25 = zext i12 %add_ln813_3853"   --->   Operation 622 'zext' 'zext_ln813_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3854 = add i13 %zext_ln813_25, i13 %zext_ln17_281"   --->   Operation 623 'add' 'add_ln813_3854' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 624 [1/1] (0.73ns)   --->   "%add_ln813_3855 = add i12 %zext_ln17_299, i12 %zext_ln17_305"   --->   Operation 624 'add' 'add_ln813_3855' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln813_287 = zext i12 %add_ln813_3855"   --->   Operation 625 'zext' 'zext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3856 = add i13 %zext_ln813_287, i13 %add_ln813_3854"   --->   Operation 626 'add' 'add_ln813_3856' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 627 [1/1] (0.73ns)   --->   "%add_ln813_3887 = add i12 %zext_ln818_163, i12 %zext_ln818_155"   --->   Operation 627 'add' 'add_ln813_3887' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln813_27 = zext i12 %add_ln813_3887"   --->   Operation 628 'zext' 'zext_ln813_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.73ns)   --->   "%add_ln813_3888 = add i12 %zext_ln17_299, i12 %zext_ln17_317"   --->   Operation 629 'add' 'add_ln813_3888' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln813_291 = zext i12 %add_ln813_3888"   --->   Operation 630 'zext' 'zext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.74ns)   --->   "%add_ln813_3889 = add i13 %zext_ln813_291, i13 %zext_ln813_27"   --->   Operation 631 'add' 'add_ln813_3889' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.70ns)   --->   "%add_ln813_3908 = add i9 %zext_ln17_283, i9 %sext_ln17_1578"   --->   Operation 632 'add' 'add_ln813_3908' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln813_1794 = sext i9 %add_ln813_3908"   --->   Operation 633 'sext' 'sext_ln813_1794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.71ns)   --->   "%add_ln813_3909 = add i10 %sext_ln813_1794, i10 %zext_ln818_165"   --->   Operation 634 'add' 'add_ln813_3909' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.71ns)   --->   "%add_ln813_3910 = add i10 %sext_ln1273_1534, i10 %sext_ln17_1594"   --->   Operation 635 'add' 'add_ln813_3910' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.70ns)   --->   "%add_ln813_3929 = add i9 %zext_ln1273_224, i9 %zext_ln17_293"   --->   Operation 636 'add' 'add_ln813_3929' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln813_302 = zext i9 %add_ln813_3929"   --->   Operation 637 'zext' 'zext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.72ns)   --->   "%add_ln813_3930 = add i11 %zext_ln813_302, i11 %sext_ln1270_46"   --->   Operation 638 'add' 'add_ln813_3930' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.70ns)   --->   "%add_ln813_3961 = add i8 %trunc_ln3, i8 %zext_ln1273_207"   --->   Operation 639 'add' 'add_ln813_3961' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i8 %add_ln813_3961"   --->   Operation 640 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.70ns)   --->   "%add_ln813_3962 = add i9 %zext_ln818_158, i9 %zext_ln813_30"   --->   Operation 641 'add' 'add_ln813_3962' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.71ns)   --->   "%add_ln813_3984 = add i10 %sext_ln17_1584, i10 %sext_ln1273_1508"   --->   Operation 642 'add' 'add_ln813_3984' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln813_1829 = sext i10 %add_ln813_3984"   --->   Operation 643 'sext' 'sext_ln813_1829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.71ns)   --->   "%add_ln813_3985 = add i10 %zext_ln17_288, i10 %sext_ln1270_52"   --->   Operation 644 'add' 'add_ln813_3985' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln813_1830 = sext i10 %add_ln813_3985"   --->   Operation 645 'sext' 'sext_ln813_1830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.72ns)   --->   "%add_ln813_3986 = add i11 %sext_ln813_1830, i11 %sext_ln813_1829"   --->   Operation 646 'add' 'add_ln813_3986' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4002 = add i10 %sext_ln17_1587, i10 %sext_ln1273_1504"   --->   Operation 647 'add' 'add_ln813_4002' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 648 [1/1] (0.70ns)   --->   "%add_ln813_4003 = add i9 %sext_ln17_1606, i9 %zext_ln1273_238"   --->   Operation 648 'add' 'add_ln813_4003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln813_1841 = sext i9 %add_ln813_4003"   --->   Operation 649 'sext' 'sext_ln813_1841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4004 = add i10 %sext_ln813_1841, i10 %add_ln813_4002"   --->   Operation 650 'add' 'add_ln813_4004' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 651 [1/1] (0.70ns)   --->   "%add_ln813_4019 = add i9 %zext_ln818_154, i9 %sext_ln1273_1502"   --->   Operation 651 'add' 'add_ln813_4019' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln813_1854 = sext i9 %add_ln813_4019"   --->   Operation 652 'sext' 'sext_ln813_1854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.71ns)   --->   "%add_ln813_4020 = add i10 %sext_ln813_1854, i10 %sext_ln1270_52"   --->   Operation 653 'add' 'add_ln813_4020' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.70ns)   --->   "%add_ln813_4021 = add i10 %zext_ln17_294, i10 %sext_ln1273_1518"   --->   Operation 654 'add' 'add_ln813_4021' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.70ns)   --->   "%add_ln813_4026 = add i7 %sext_ln1273_1599, i7 %zext_ln17_343"   --->   Operation 655 'add' 'add_ln813_4026' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4043 = add i10 %sext_ln17_1585, i10 %zext_ln1273_252"   --->   Operation 656 'add' 'add_ln813_4043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 657 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4044 = add i10 %add_ln813_4043, i10 %sext_ln17_1596"   --->   Operation 657 'add' 'add_ln813_4044' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 658 [1/1] (0.70ns)   --->   "%add_ln813_4053 = add i7 %sext_ln1273_1703, i7 %zext_ln17_424"   --->   Operation 658 'add' 'add_ln813_4053' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.70ns)   --->   "%add_ln813_4059 = add i9 %zext_ln17_302, i9 %sext_ln17_1577"   --->   Operation 659 'add' 'add_ln813_4059' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.70ns)   --->   "%add_ln813_4075 = add i9 %sext_ln818, i9 %zext_ln1273_211"   --->   Operation 660 'add' 'add_ln813_4075' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln813_1886 = sext i9 %add_ln813_4075"   --->   Operation 661 'sext' 'sext_ln813_1886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.71ns)   --->   "%add_ln813_4076 = add i10 %sext_ln813_1886, i10 %sext_ln1273_1512"   --->   Operation 662 'add' 'add_ln813_4076' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.70ns)   --->   "%add_ln813_4096 = add i8 %sext_ln818_577, i8 %zext_ln1273_207"   --->   Operation 663 'add' 'add_ln813_4096' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln813_1899 = sext i8 %add_ln813_4096"   --->   Operation 664 'sext' 'sext_ln813_1899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.71ns)   --->   "%add_ln813_4097 = add i10 %sext_ln813_1899, i10 %zext_ln818_159"   --->   Operation 665 'add' 'add_ln813_4097' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.71ns)   --->   "%add_ln813_4117 = add i10 %sext_ln1273_1560, i10 %zext_ln1273_256"   --->   Operation 666 'add' 'add_ln813_4117' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.70ns)   --->   "%add_ln813_4154 = add i8 %sext_ln1273_1505, i8 %zext_ln17_284"   --->   Operation 667 'add' 'add_ln813_4154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln813_1929 = sext i8 %add_ln813_4154"   --->   Operation 668 'sext' 'sext_ln813_1929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4155 = add i9 %sext_ln1273_1519, i9 %sext_ln17_1578"   --->   Operation 669 'add' 'add_ln813_4155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 670 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_4156 = add i9 %add_ln813_4155, i9 %sext_ln813_1929"   --->   Operation 670 'add' 'add_ln813_4156' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 671 [1/1] (0.70ns)   --->   "%add_ln813_4171 = add i9 %zext_ln818_152, i9 %sext_ln1273_1502"   --->   Operation 671 'add' 'add_ln813_4171' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln813_169 = sext i9 %add_ln813_4171"   --->   Operation 672 'sext' 'sext_ln813_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.73ns)   --->   "%add_ln813_4172 = add i12 %zext_ln818_156, i12 %zext_ln17_313"   --->   Operation 673 'add' 'add_ln813_4172' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln813_330 = zext i12 %add_ln813_4172"   --->   Operation 674 'zext' 'zext_ln813_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.74ns)   --->   "%add_ln813_4173 = add i13 %zext_ln813_330, i13 %sext_ln813_169"   --->   Operation 675 'add' 'add_ln813_4173' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.71ns)   --->   "%add_ln813_4190 = add i10 %sext_ln70, i10 %zext_ln1273_206"   --->   Operation 676 'add' 'add_ln813_4190' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.70ns)   --->   "%add_ln813_4192 = add i9 %sext_ln17_1577, i9 %zext_ln17_293"   --->   Operation 677 'add' 'add_ln813_4192' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln813_1952 = sext i9 %add_ln813_4192"   --->   Operation 678 'sext' 'sext_ln813_1952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.71ns)   --->   "%add_ln813_4193 = add i10 %sext_ln813_1952, i10 %sext_ln17_1585"   --->   Operation 679 'add' 'add_ln813_4193' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.70ns)   --->   "%add_ln813_4236 = add i9 %sext_ln1273_1507, i9 %sext_ln1273_1502"   --->   Operation 680 'add' 'add_ln813_4236' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.71ns)   --->   "%add_ln813_4254 = add i10 %sext_ln1273_1501, i10 %zext_ln17_296"   --->   Operation 681 'add' 'add_ln813_4254' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.71ns)   --->   "%add_ln813_4255 = add i10 %sext_ln70_6, i10 %sext_ln1273_1539"   --->   Operation 682 'add' 'add_ln813_4255' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.70ns)   --->   "%add_ln813_4307 = add i7 %zext_ln17_289, i7 %zext_ln1273_245"   --->   Operation 683 'add' 'add_ln813_4307' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln813_345 = zext i7 %add_ln813_4307"   --->   Operation 684 'zext' 'zext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.70ns)   --->   "%add_ln813_4308 = add i8 %zext_ln813_345, i8 %sext_ln1273_1526"   --->   Operation 685 'add' 'add_ln813_4308' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln813_194 = sext i8 %add_ln813_4308"   --->   Operation 686 'sext' 'sext_ln813_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.73ns)   --->   "%add_ln813_4309 = add i13 %sext_ln813_194, i13 %zext_ln17_303"   --->   Operation 687 'add' 'add_ln813_4309' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4326 = add i11 %sext_ln70_4, i11 %sext_ln70_2"   --->   Operation 688 'add' 'add_ln813_4326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 689 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_4327 = add i11 %add_ln813_4326, i11 %zext_ln17_348"   --->   Operation 689 'add' 'add_ln813_4327' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 690 [1/1] (0.70ns)   --->   "%add_ln813_4359 = add i8 %zext_ln17_286, i8 %zext_ln1273_272"   --->   Operation 690 'add' 'add_ln813_4359' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.70ns)   --->   "%add_ln813_4361 = add i7 %sext_ln818_576, i7 %zext_ln17_279"   --->   Operation 691 'add' 'add_ln813_4361' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.70ns)   --->   "%add_ln813_4384 = add i9 %zext_ln818_164, i9 %sext_ln17_1578"   --->   Operation 692 'add' 'add_ln813_4384' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln813_2054 = sext i9 %add_ln813_4384"   --->   Operation 693 'sext' 'sext_ln813_2054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.73ns)   --->   "%add_ln813_4385 = add i13 %sext_ln813_2054, i13 %zext_ln17_281"   --->   Operation 694 'add' 'add_ln813_4385' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln818_570 = sext i8 %trunc_ln818_105"   --->   Operation 695 'sext' 'sext_ln818_570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i5 %mult_V_2024"   --->   Operation 696 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln17_273 = zext i5 %mult_V_2024" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 697 'zext' 'zext_ln17_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln17_204 = zext i5 %mult_V_2024" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 698 'zext' 'zext_ln17_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln818_572 = sext i6 %trunc_ln818_108"   --->   Operation 699 'sext' 'sext_ln818_572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln17_1574 = sext i8 %trunc_ln818_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 700 'sext' 'sext_ln17_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln17_1575 = sext i8 %trunc_ln818_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 701 'sext' 'sext_ln17_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln1273_215 = zext i6 %data_V_125"   --->   Operation 702 'zext' 'zext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln17_213 = zext i5 %mult_V_347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 703 'zext' 'zext_ln17_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln1270_43 = sext i9 %r_V_2229"   --->   Operation 704 'sext' 'sext_ln1270_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1273_1509 = sext i6 %trunc_ln818_115"   --->   Operation 705 'sext' 'sext_ln1273_1509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1273_1510 = sext i6 %trunc_ln818_115"   --->   Operation 706 'sext' 'sext_ln1273_1510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%r_V_2255 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_125, i1 0"   --->   Operation 707 'bitconcatenate' 'r_V_2255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln1270_4 = zext i7 %r_V_2255"   --->   Operation 708 'zext' 'zext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i7 %r_V_2255"   --->   Operation 709 'zext' 'zext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%shl_ln1273_896 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_125, i3 0"   --->   Operation 710 'bitconcatenate' 'shl_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln1273_219 = zext i9 %shl_ln1273_896"   --->   Operation 711 'zext' 'zext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.71ns)   --->   "%r_V_2269 = sub i10 %zext_ln1270_5, i10 %zext_ln1273_219"   --->   Operation 712 'sub' 'r_V_2269' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2269, i32 1, i32 9"   --->   Operation 713 'partselect' 'trunc_ln818_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1273_1511 = sext i9 %trunc_ln818_116"   --->   Operation 714 'sext' 'sext_ln1273_1511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.71ns)   --->   "%r_V_2311 = sub i10 %zext_ln1273_219, i10 %zext_ln1270_5"   --->   Operation 715 'sub' 'r_V_2311' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2311, i32 1, i32 9"   --->   Operation 716 'partselect' 'trunc_ln818_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln17_1579 = sext i9 %trunc_ln818_117" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 717 'sext' 'sext_ln17_1579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln17_280 = zext i11 %sext_ln17_1579" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 718 'zext' 'zext_ln17_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.70ns)   --->   "%r_V_2375 = sub i8 0, i8 %zext_ln1270_4"   --->   Operation 719 'sub' 'r_V_2375' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2375, i32 1, i32 7"   --->   Operation 720 'partselect' 'trunc_ln818_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1273_1513 = sext i7 %trunc_ln818_119"   --->   Operation 721 'sext' 'sext_ln1273_1513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.71ns)   --->   "%r_V_2394 = sub i10 %zext_ln1273_215, i10 %zext_ln1273_219"   --->   Operation 722 'sub' 'r_V_2394' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2394, i32 1, i32 9"   --->   Operation 723 'partselect' 'trunc_ln818_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln1273_1514 = sext i9 %trunc_ln818_120"   --->   Operation 724 'sext' 'sext_ln1273_1514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.71ns)   --->   "%r_V_2400 = sub i10 %sext_ln1270_43, i10 %zext_ln1273_215"   --->   Operation 725 'sub' 'r_V_2400' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2400, i32 1, i32 9"   --->   Operation 726 'partselect' 'trunc_ln818_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i9 %trunc_ln818_121" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 727 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1273_1515 = sext i8 %trunc_ln818_122"   --->   Operation 728 'sext' 'sext_ln1273_1515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1273_227 = zext i7 %mult_V"   --->   Operation 729 'zext' 'zext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.70ns)   --->   "%r_V_2442 = sub i8 0, i8 %zext_ln1273_227"   --->   Operation 730 'sub' 'r_V_2442' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2442, i32 1, i32 7"   --->   Operation 731 'partselect' 'trunc_ln818_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_1581 = sext i7 %trunc_ln818_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln17_1582 = sext i7 %trunc_ln818_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 733 'sext' 'sext_ln17_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln17_282 = zext i8 %mult_V_348" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 734 'zext' 'zext_ln17_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln17_1586 = sext i6 %trunc_ln818_129" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 735 'sext' 'sext_ln17_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln17_1588 = sext i6 %trunc_ln818_133" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 736 'sext' 'sext_ln17_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln818_579 = sext i8 %mult_V_352"   --->   Operation 737 'sext' 'sext_ln818_579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln818_157 = zext i11 %sext_ln818_579"   --->   Operation 738 'zext' 'zext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln17_285 = zext i11 %sext_ln818_579" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 739 'zext' 'zext_ln17_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln17_287 = zext i7 %mult_V_2094" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 740 'zext' 'zext_ln17_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1273_1521 = sext i8 %trunc_ln818_135"   --->   Operation 741 'sext' 'sext_ln1273_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln818_581 = sext i10 %trunc_ln818_136"   --->   Operation 742 'sext' 'sext_ln818_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i9 %trunc_ln818_137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 743 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln1273_237 = zext i6 %data_V_128"   --->   Operation 744 'zext' 'zext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1273_239 = zext i6 %data_V_128"   --->   Operation 745 'zext' 'zext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i7 %r_V_2953"   --->   Operation 746 'zext' 'zext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln818_162 = zext i5 %mult_V_358"   --->   Operation 747 'zext' 'zext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln17_291 = zext i5 %mult_V_358" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 748 'zext' 'zext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln17_292 = zext i11 %sext_ln818_582" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 749 'zext' 'zext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1273_1523 = sext i9 %r_V_2525"   --->   Operation 750 'sext' 'sext_ln1273_1523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.71ns)   --->   "%r_V_2521 = sub i10 %sext_ln1273_1523, i10 %zext_ln1273_237"   --->   Operation 751 'sub' 'r_V_2521' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln818_138 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2521, i32 1, i32 9"   --->   Operation 752 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln17_1589 = sext i9 %trunc_ln818_138" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 753 'sext' 'sext_ln17_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.70ns)   --->   "%r_V_2523 = sub i8 0, i8 %zext_ln1270_6"   --->   Operation 754 'sub' 'r_V_2523' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln818_139 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2523, i32 1, i32 7"   --->   Operation 755 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln1273_1524 = sext i7 %trunc_ln818_139"   --->   Operation 756 'sext' 'sext_ln1273_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln17_56 = sext i8 %trunc_ln818_141" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 757 'sext' 'sext_ln17_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln1273_1525 = sext i8 %trunc_ln818_141"   --->   Operation 758 'sext' 'sext_ln1273_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln1273_898 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_128, i3 0"   --->   Operation 759 'bitconcatenate' 'shl_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln1273_242 = zext i9 %shl_ln1273_898"   --->   Operation 760 'zext' 'zext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.71ns)   --->   "%r_V_2526 = add i10 %zext_ln1273_242, i10 %zext_ln1273_237"   --->   Operation 761 'add' 'r_V_2526' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%mult_V_361 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2526, i32 1, i32 9"   --->   Operation 762 'partselect' 'mult_V_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln17_295 = zext i9 %mult_V_361" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'zext' 'zext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1273_1527 = sext i6 %trunc_ln818_142"   --->   Operation 764 'sext' 'sext_ln1273_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln17_298 = zext i8 %mult_V_2095" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 765 'zext' 'zext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln1270_49 = sext i9 %trunc_ln818_145"   --->   Operation 766 'sext' 'sext_ln1270_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1270_50 = sext i9 %trunc_ln818_145"   --->   Operation 767 'sext' 'sext_ln1270_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1270_51 = sext i9 %trunc_ln818_145"   --->   Operation 768 'sext' 'sext_ln1270_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln17_1591 = sext i8 %trunc_ln818_146" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 769 'sext' 'sext_ln17_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln17_300 = zext i11 %sext_ln17_1591" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 770 'zext' 'zext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln1273_250 = zext i11 %sext_ln17_1591"   --->   Operation 771 'zext' 'zext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln818_166 = zext i8 %mult_V_365"   --->   Operation 772 'zext' 'zext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln17_301 = zext i8 %mult_V_365" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 773 'zext' 'zext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln17_62 = sext i9 %trunc_ln818_148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 774 'sext' 'sext_ln17_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1273_1529 = sext i8 %trunc_ln818_149"   --->   Operation 775 'sext' 'sext_ln1273_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln818_168 = zext i9 %mult_V_367"   --->   Operation 776 'zext' 'zext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln1273_1530 = sext i8 %trunc_ln818_150"   --->   Operation 777 'sext' 'sext_ln1273_1530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i10 %trunc_ln818_151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 778 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln17_1592 = sext i9 %trunc_ln818_152" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 779 'sext' 'sext_ln17_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln17_304 = zext i11 %sext_ln17_1592" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 780 'zext' 'zext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln818_170 = zext i8 %mult_V_2037"   --->   Operation 781 'zext' 'zext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln17_1593 = sext i8 %trunc_ln818_153" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 782 'sext' 'sext_ln17_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln17_306 = zext i11 %sext_ln17_1593" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 783 'zext' 'zext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln17_307 = zext i11 %sext_ln17_1593" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 784 'zext' 'zext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_1532 = sext i7 %trunc_ln818_155"   --->   Operation 785 'sext' 'sext_ln1273_1532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln17_308 = zext i5 %mult_V_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 786 'zext' 'zext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln17_309 = zext i5 %mult_V_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 787 'zext' 'zext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln17_310 = zext i5 %mult_V_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 788 'zext' 'zext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln17_312 = zext i9 %mult_V_368" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 789 'zext' 'zext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln818_585 = sext i9 %trunc_ln818_158"   --->   Operation 790 'sext' 'sext_ln818_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln818_171 = zext i5 %mult_V_370"   --->   Operation 791 'zext' 'zext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln17_314 = zext i5 %mult_V_370" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 792 'zext' 'zext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln17_315 = zext i5 %mult_V_370" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 793 'zext' 'zext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln17_316 = zext i8 %mult_V_2096" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 794 'zext' 'zext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln818_172 = zext i8 %mult_V_371"   --->   Operation 795 'zext' 'zext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln17_318 = zext i8 %mult_V_371" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 796 'zext' 'zext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln17_1597 = sext i6 %trunc_ln818_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 797 'sext' 'sext_ln17_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln17_1598 = sext i6 %trunc_ln818_160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'sext' 'sext_ln17_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1273_1535 = sext i6 %trunc_ln818_160"   --->   Operation 799 'sext' 'sext_ln1273_1535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln17_1599 = sext i7 %trunc_ln818_162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 800 'sext' 'sext_ln17_1599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln17_78 = sext i7 %trunc_ln818_162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 801 'sext' 'sext_ln17_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1273_1537 = sext i7 %trunc_ln818_162"   --->   Operation 802 'sext' 'sext_ln1273_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln17_1600 = sext i9 %trunc_ln818_163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 803 'sext' 'sext_ln17_1600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln17_319 = zext i11 %sext_ln17_1600" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 804 'zext' 'zext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1273_263 = zext i11 %sext_ln17_1600"   --->   Operation 805 'zext' 'zext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln17_320 = zext i9 %mult_V_372" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 806 'zext' 'zext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln1270_55 = sext i8 %trunc_ln818_167"   --->   Operation 807 'sext' 'sext_ln1270_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln17_321 = zext i7 %r_V_2957" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 808 'zext' 'zext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1273_265 = zext i6 %data_V_132"   --->   Operation 809 'zext' 'zext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln1273_266 = zext i6 %data_V_132"   --->   Operation 810 'zext' 'zext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln1273_267 = zext i6 %data_V_132"   --->   Operation 811 'zext' 'zext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1273_269 = zext i6 %data_V_132"   --->   Operation 812 'zext' 'zext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln17_1601 = sext i10 %trunc_ln818_168" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 813 'sext' 'sext_ln17_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln17_83 = sext i10 %trunc_ln818_168" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 814 'sext' 'sext_ln17_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln1273_271 = zext i7 %mult_V_2097"   --->   Operation 815 'zext' 'zext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln17_322 = zext i7 %mult_V_2097" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 816 'zext' 'zext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.71ns)   --->   "%r_V_2571 = sub i10 %zext_ln1273_270, i10 %zext_ln1273_265"   --->   Operation 817 'sub' 'r_V_2571' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "%trunc_ln818_170 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2571, i32 1, i32 9"   --->   Operation 818 'partselect' 'trunc_ln818_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln17_1602 = sext i9 %trunc_ln818_170" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 819 'sext' 'sext_ln17_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln17_323 = zext i11 %sext_ln17_1602" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 820 'zext' 'zext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.70ns)   --->   "%r_V_2572 = sub i9 %zext_ln1270_11, i9 %zext_ln1273_269"   --->   Operation 821 'sub' 'r_V_2572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln818_171 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2572, i32 1, i32 8"   --->   Operation 822 'partselect' 'trunc_ln818_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln17_1603 = sext i8 %trunc_ln818_171" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 823 'sext' 'sext_ln17_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln17_324 = zext i11 %sext_ln17_1603" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 824 'zext' 'zext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln17_325 = zext i11 %sext_ln17_1603" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 825 'zext' 'zext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln818_173 = zext i5 %mult_V_374"   --->   Operation 826 'zext' 'zext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln17_326 = zext i5 %mult_V_374" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 827 'zext' 'zext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.70ns)   --->   "%r_V_2573 = sub i7 0, i7 %zext_ln1273_267"   --->   Operation 828 'sub' 'r_V_2573' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln818_172 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2573, i32 1, i32 6"   --->   Operation 829 'partselect' 'trunc_ln818_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1273_1542 = sext i6 %trunc_ln818_172"   --->   Operation 830 'sext' 'sext_ln1273_1542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (0.71ns)   --->   "%r_V_2574 = sub i10 %zext_ln1273_270, i10 %zext_ln1273_271"   --->   Operation 831 'sub' 'r_V_2574' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln818_173 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2574, i32 1, i32 9"   --->   Operation 832 'partselect' 'trunc_ln818_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln17_1604 = sext i9 %trunc_ln818_173" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 833 'sext' 'sext_ln17_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln17_327 = zext i11 %sext_ln17_1604" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 834 'zext' 'zext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1270_56 = sext i9 %r_V_2575"   --->   Operation 835 'sext' 'sext_ln1270_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln17_1605 = sext i8 %trunc_ln818_174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 836 'sext' 'sext_ln17_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 837 [1/1] (0.70ns)   --->   "%r_V_2576 = sub i9 %zext_ln1273_269, i9 %zext_ln1270_11"   --->   Operation 837 'sub' 'r_V_2576' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln818_175 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2576, i32 1, i32 8"   --->   Operation 838 'partselect' 'trunc_ln818_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln17_1607 = sext i8 %trunc_ln818_175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 839 'sext' 'sext_ln17_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln17_1608 = sext i8 %trunc_ln818_175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 840 'sext' 'sext_ln17_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 841 [1/1] (0.71ns)   --->   "%r_V_2577 = sub i10 %sext_ln1270_56, i10 %zext_ln1273_265"   --->   Operation 841 'sub' 'r_V_2577' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln818_176 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2577, i32 1, i32 9"   --->   Operation 842 'partselect' 'trunc_ln818_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i9 %trunc_ln818_176" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 843 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln1273_275 = zext i6 %data_V_133"   --->   Operation 844 'zext' 'zext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln1273_276 = zext i6 %data_V_133"   --->   Operation 845 'zext' 'zext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln1273_900 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_133, i3 0"   --->   Operation 846 'bitconcatenate' 'shl_ln1273_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln1273_277 = zext i9 %shl_ln1273_900"   --->   Operation 847 'zext' 'zext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%r_V_2958 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_133, i1 0"   --->   Operation 848 'bitconcatenate' 'r_V_2958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln1273_278 = zext i7 %r_V_2958"   --->   Operation 849 'zext' 'zext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln1273_279 = zext i7 %r_V_2958"   --->   Operation 850 'zext' 'zext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.71ns)   --->   "%r_V_2578 = sub i10 %zext_ln1273_277, i10 %zext_ln1273_279"   --->   Operation 851 'sub' 'r_V_2578' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln818_177 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2578, i32 1, i32 9"   --->   Operation 852 'partselect' 'trunc_ln818_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln17_1609 = sext i9 %trunc_ln818_177" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 853 'sext' 'sext_ln17_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln17_328 = zext i11 %sext_ln17_1609" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 854 'zext' 'zext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln17_329 = zext i11 %sext_ln17_1609" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 855 'zext' 'zext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln1273_280 = zext i11 %sext_ln17_1609"   --->   Operation 856 'zext' 'zext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln17_1610 = sext i6 %trunc_ln818_178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 857 'sext' 'sext_ln17_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1273_1543 = sext i6 %trunc_ln818_178"   --->   Operation 858 'sext' 'sext_ln1273_1543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.71ns)   --->   "%sub_ln1273_1290 = sub i10 0, i10 %zext_ln1273_277"   --->   Operation 859 'sub' 'sub_ln1273_1290' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1273_1544 = sext i10 %sub_ln1273_1290"   --->   Operation 860 'sext' 'sext_ln1273_1544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.72ns)   --->   "%r_V_2580 = sub i11 %sext_ln1273_1544, i11 %zext_ln1273_275"   --->   Operation 861 'sub' 'r_V_2580' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln818_179 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2580, i32 1, i32 10"   --->   Operation 862 'partselect' 'trunc_ln818_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln1270_57 = sext i10 %trunc_ln818_179"   --->   Operation 863 'sext' 'sext_ln1270_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln17_330 = zext i5 %mult_V_375" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 864 'zext' 'zext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln17_1611 = sext i9 %trunc_ln818_180" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 865 'sext' 'sext_ln17_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln17_331 = zext i7 %r_V_2958" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 866 'zext' 'zext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [1/1] (0.70ns)   --->   "%r_V_2584 = add i9 %zext_ln1273_281, i9 %zext_ln1273_276"   --->   Operation 867 'add' 'r_V_2584' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (0.00ns)   --->   "%mult_V_376 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2584, i32 1, i32 8"   --->   Operation 868 'partselect' 'mult_V_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln17_332 = zext i8 %mult_V_376" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 869 'zext' 'zext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln17_333 = zext i8 %mult_V_376" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 870 'zext' 'zext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.70ns)   --->   "%r_V_2585 = sub i8 0, i8 %zext_ln1273_278"   --->   Operation 871 'sub' 'r_V_2585' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln818_181 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2585, i32 1, i32 7"   --->   Operation 872 'partselect' 'trunc_ln818_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln1273_1546 = sext i7 %trunc_ln818_181"   --->   Operation 873 'sext' 'sext_ln1273_1546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 874 [1/1] (0.71ns)   --->   "%r_V_2586 = add i10 %zext_ln1273_277, i10 %zext_ln1273_279"   --->   Operation 874 'add' 'r_V_2586' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%mult_V_377 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2586, i32 1, i32 9"   --->   Operation 875 'partselect' 'mult_V_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln818_175 = zext i9 %mult_V_377"   --->   Operation 876 'zext' 'zext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [1/1] (0.71ns)   --->   "%r_V_2587 = sub i10 %zext_ln1273_273, i10 %zext_ln1273_277"   --->   Operation 877 'sub' 'r_V_2587' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln818_182 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2587, i32 1, i32 9"   --->   Operation 878 'partselect' 'trunc_ln818_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln1273_1547 = sext i9 %trunc_ln818_182"   --->   Operation 879 'sext' 'sext_ln1273_1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 880 [1/1] (0.70ns)   --->   "%r_V_2588 = sub i9 %zext_ln1273_276, i9 %zext_ln1273_281"   --->   Operation 880 'sub' 'r_V_2588' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln818_183 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2588, i32 1, i32 8"   --->   Operation 881 'partselect' 'trunc_ln818_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1273_1548 = sext i8 %trunc_ln818_183"   --->   Operation 882 'sext' 'sext_ln1273_1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.71ns)   --->   "%r_V_2589 = add i10 %zext_ln1273_277, i10 %zext_ln1273_273"   --->   Operation 883 'add' 'r_V_2589' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%mult_V_378 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2589, i32 1, i32 9"   --->   Operation 884 'partselect' 'mult_V_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln17_334 = zext i9 %mult_V_378" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 885 'zext' 'zext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln17_335 = zext i9 %mult_V_378" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 886 'zext' 'zext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 887 [1/1] (0.71ns)   --->   "%r_V_2590 = sub i10 %zext_ln1273_279, i10 %zext_ln1273_277"   --->   Operation 887 'sub' 'r_V_2590' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln818_184 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2590, i32 1, i32 9"   --->   Operation 888 'partselect' 'trunc_ln818_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1273_1549 = sext i9 %trunc_ln818_184"   --->   Operation 889 'sext' 'sext_ln1273_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln1273_1550 = sext i9 %trunc_ln818_184"   --->   Operation 890 'sext' 'sext_ln1273_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.70ns)   --->   "%r_V_2591 = sub i9 %zext_ln1273_281, i9 %zext_ln1273_276"   --->   Operation 891 'sub' 'r_V_2591' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln818_185 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2591, i32 1, i32 8"   --->   Operation 892 'partselect' 'trunc_ln818_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln17_1612 = sext i8 %trunc_ln818_185" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 893 'sext' 'sext_ln17_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln17_336 = zext i11 %sext_ln17_1612" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 894 'zext' 'zext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln17_1613 = sext i8 %trunc_ln818_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 895 'sext' 'sext_ln17_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i8 %trunc_ln818_186" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 896 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1273_283 = zext i6 %data_V_134"   --->   Operation 897 'zext' 'zext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln1273_284 = zext i6 %data_V_134"   --->   Operation 898 'zext' 'zext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln1273_285 = zext i6 %data_V_134"   --->   Operation 899 'zext' 'zext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.70ns)   --->   "%r_V_2593 = add i9 %zext_ln1273_286, i9 %zext_ln1273_285"   --->   Operation 900 'add' 'r_V_2593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%mult_V_379 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2593, i32 1, i32 8"   --->   Operation 901 'partselect' 'mult_V_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln818_176 = zext i8 %mult_V_379"   --->   Operation 902 'zext' 'zext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln17_337 = zext i8 %mult_V_379" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 903 'zext' 'zext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns)   --->   "%r_V_2959 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_134, i1 0"   --->   Operation 904 'bitconcatenate' 'r_V_2959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln1273_287 = zext i7 %r_V_2959"   --->   Operation 905 'zext' 'zext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln1273_288 = zext i7 %r_V_2959"   --->   Operation 906 'zext' 'zext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln1273_289 = zext i7 %r_V_2959"   --->   Operation 907 'zext' 'zext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 908 [1/1] (0.70ns)   --->   "%r_V_2594 = sub i8 0, i8 %zext_ln1273_289"   --->   Operation 908 'sub' 'r_V_2594' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln818_187 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2594, i32 1, i32 7"   --->   Operation 909 'partselect' 'trunc_ln818_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln17_1614 = sext i7 %trunc_ln818_187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 910 'sext' 'sext_ln17_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln1270_58 = sext i7 %trunc_ln818_187"   --->   Operation 911 'sext' 'sext_ln1270_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln818_177 = zext i5 %mult_V_380"   --->   Operation 912 'zext' 'zext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln17_338 = zext i5 %mult_V_380" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 913 'zext' 'zext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.70ns)   --->   "%r_V_2595 = sub i7 0, i7 %zext_ln1273_284"   --->   Operation 914 'sub' 'r_V_2595' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln818_188 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2595, i32 1, i32 6"   --->   Operation 915 'partselect' 'trunc_ln818_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.00ns)   --->   "%sext_ln1273_1551 = sext i6 %trunc_ln818_188"   --->   Operation 916 'sext' 'sext_ln1273_1551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln1273_1552 = sext i6 %trunc_ln818_188"   --->   Operation 917 'sext' 'sext_ln1273_1552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1273_1553 = sext i6 %trunc_ln818_188"   --->   Operation 918 'sext' 'sext_ln1273_1553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln1273_1554 = sext i6 %trunc_ln818_188"   --->   Operation 919 'sext' 'sext_ln1273_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.70ns)   --->   "%r_V_2596 = sub i9 %zext_ln1273_286, i9 %zext_ln1273_285"   --->   Operation 920 'sub' 'r_V_2596' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%mult_V_381 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2596, i32 1, i32 8"   --->   Operation 921 'partselect' 'mult_V_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln818_586 = sext i8 %mult_V_381"   --->   Operation 922 'sext' 'sext_ln818_586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln818_178 = zext i11 %sext_ln818_586"   --->   Operation 923 'zext' 'zext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln17_339 = zext i11 %sext_ln818_586" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 924 'zext' 'zext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.70ns)   --->   "%r_V_2597 = sub i9 %zext_ln1273_285, i9 %zext_ln1273_286"   --->   Operation 925 'sub' 'r_V_2597' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln818_189 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2597, i32 1, i32 8"   --->   Operation 926 'partselect' 'trunc_ln818_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln1273_1555 = sext i8 %trunc_ln818_189"   --->   Operation 927 'sext' 'sext_ln1273_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln1273_1556 = sext i10 %sub_ln1273_1300"   --->   Operation 928 'sext' 'sext_ln1273_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.72ns)   --->   "%r_V_2598 = sub i11 %sext_ln1273_1556, i11 %zext_ln1273_283"   --->   Operation 929 'sub' 'r_V_2598' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln818_190 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2598, i32 1, i32 10"   --->   Operation 930 'partselect' 'trunc_ln818_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1273_1557 = sext i10 %trunc_ln818_190"   --->   Operation 931 'sext' 'sext_ln1273_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.72ns)   --->   "%r_V_2599 = sub i11 %sext_ln1273_1556, i11 %zext_ln1273_288"   --->   Operation 932 'sub' 'r_V_2599' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln818_191 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2599, i32 1, i32 10"   --->   Operation 933 'partselect' 'trunc_ln818_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1273_1558 = sext i10 %trunc_ln818_191"   --->   Operation 934 'sext' 'sext_ln1273_1558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.71ns)   --->   "%r_V_2601 = sub i10 %zext_ln1273_287, i10 %zext_ln1273_290"   --->   Operation 935 'sub' 'r_V_2601' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln818_193 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2601, i32 1, i32 9"   --->   Operation 936 'partselect' 'trunc_ln818_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln17_1615 = sext i9 %trunc_ln818_193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 937 'sext' 'sext_ln17_1615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1273_1561 = sext i9 %trunc_ln818_193"   --->   Operation 938 'sext' 'sext_ln1273_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln1270_59 = sext i9 %trunc_ln818_194"   --->   Operation 939 'sext' 'sext_ln1270_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln1270_13 = zext i11 %sext_ln1270_59"   --->   Operation 940 'zext' 'zext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln17_340 = zext i7 %r_V_2959" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 941 'zext' 'zext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln17_341 = zext i7 %r_V_2959" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 942 'zext' 'zext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1273_1562 = sext i8 %trunc_ln818_195"   --->   Operation 943 'sext' 'sext_ln1273_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.71ns)   --->   "%r_V_2605 = sub i10 %zext_ln1273_290, i10 %zext_ln1273_287"   --->   Operation 944 'sub' 'r_V_2605' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns)   --->   "%trunc_ln818_196 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2605, i32 1, i32 9"   --->   Operation 945 'partselect' 'trunc_ln818_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln17_1616 = sext i9 %trunc_ln818_196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 946 'sext' 'sext_ln17_1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%zext_ln17_342 = zext i11 %sext_ln17_1616" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 947 'zext' 'zext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln1273_291 = zext i6 %data_V_135"   --->   Operation 948 'zext' 'zext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln1273_293 = zext i6 %data_V_135"   --->   Operation 949 'zext' 'zext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%r_V_2617 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_135, i3 0"   --->   Operation 950 'bitconcatenate' 'r_V_2617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln1273_295 = zext i9 %r_V_2617"   --->   Operation 951 'zext' 'zext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.71ns)   --->   "%r_V_2606 = sub i10 %zext_ln1273_295, i10 %zext_ln1273_293"   --->   Operation 952 'sub' 'r_V_2606' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln818_197 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2606, i32 1, i32 9"   --->   Operation 953 'partselect' 'trunc_ln818_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1273_1563 = sext i9 %trunc_ln818_197"   --->   Operation 954 'sext' 'sext_ln1273_1563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln1273_296 = zext i11 %sext_ln1273_1563"   --->   Operation 955 'zext' 'zext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%r_V_2960 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_135, i1 0"   --->   Operation 956 'bitconcatenate' 'r_V_2960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln1273_297 = zext i7 %r_V_2960"   --->   Operation 957 'zext' 'zext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln1273_298 = zext i7 %r_V_2960"   --->   Operation 958 'zext' 'zext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.71ns)   --->   "%r_V_2607 = add i10 %zext_ln1273_295, i10 %zext_ln1273_298"   --->   Operation 959 'add' 'r_V_2607' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2607, i32 1, i32 9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 960 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (0.70ns)   --->   "%r_V_2608 = sub i9 0, i9 %zext_ln1273_299"   --->   Operation 961 'sub' 'r_V_2608' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln818_198 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2608, i32 1, i32 8"   --->   Operation 962 'partselect' 'trunc_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln17_1617 = sext i8 %trunc_ln818_198" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 963 'sext' 'sext_ln17_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln1273_1564 = sext i8 %trunc_ln818_198"   --->   Operation 964 'sext' 'sext_ln1273_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 965 [1/1] (0.70ns)   --->   "%r_V_2609 = sub i8 0, i8 %zext_ln1273_297"   --->   Operation 965 'sub' 'r_V_2609' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%trunc_ln818_199 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2609, i32 1, i32 7"   --->   Operation 966 'partselect' 'trunc_ln818_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln17_1618 = sext i7 %trunc_ln818_199" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 967 'sext' 'sext_ln17_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1270_60 = sext i7 %trunc_ln818_199"   --->   Operation 968 'sext' 'sext_ln1270_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1270_61 = sext i7 %trunc_ln818_199"   --->   Operation 969 'sext' 'sext_ln1270_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.71ns)   --->   "%r_V_2610 = add i10 %zext_ln1273_295, i10 %zext_ln1273_293"   --->   Operation 970 'add' 'r_V_2610' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%mult_V_383 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2610, i32 1, i32 9"   --->   Operation 971 'partselect' 'mult_V_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln17_345 = zext i9 %mult_V_383" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 972 'zext' 'zext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.70ns)   --->   "%r_V_2611 = add i9 %zext_ln1273_299, i9 %zext_ln1273_294"   --->   Operation 973 'add' 'r_V_2611' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2611, i32 1, i32 8"   --->   Operation 974 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln17_346 = zext i8 %mult_V_384" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 975 'zext' 'zext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln17_347 = zext i7 %r_V_2960" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 976 'zext' 'zext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln17_1619 = sext i6 %trunc_ln818_201" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 977 'sext' 'sext_ln17_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_1565 = sext i6 %trunc_ln818_201"   --->   Operation 978 'sext' 'sext_ln1273_1565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 979 [1/1] (0.70ns)   --->   "%r_V_2614 = sub i9 %zext_ln1273_294, i9 %zext_ln1273_299"   --->   Operation 979 'sub' 'r_V_2614' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln818_202 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2614, i32 1, i32 8"   --->   Operation 980 'partselect' 'trunc_ln818_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1273_1566 = sext i8 %trunc_ln818_202"   --->   Operation 981 'sext' 'sext_ln1273_1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (0.71ns)   --->   "%r_V_2615 = sub i10 %zext_ln1273_293, i10 %zext_ln1273_295"   --->   Operation 982 'sub' 'r_V_2615' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln818_203 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2615, i32 1, i32 9"   --->   Operation 983 'partselect' 'trunc_ln818_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1273_1567 = sext i9 %trunc_ln818_203"   --->   Operation 984 'sext' 'sext_ln1273_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 985 [1/1] (0.71ns)   --->   "%r_V_2616 = sub i10 %zext_ln1273_298, i10 %zext_ln1273_295"   --->   Operation 985 'sub' 'r_V_2616' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln818_204 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2616, i32 1, i32 9"   --->   Operation 986 'partselect' 'trunc_ln818_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln1270_63 = sext i9 %trunc_ln818_204"   --->   Operation 987 'sext' 'sext_ln1270_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln1273_300 = zext i6 %data_V_136"   --->   Operation 988 'zext' 'zext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln1273_301 = zext i6 %data_V_136"   --->   Operation 989 'zext' 'zext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln1273_302 = zext i6 %data_V_136"   --->   Operation 990 'zext' 'zext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln1273_303 = zext i6 %data_V_136"   --->   Operation 991 'zext' 'zext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_2098 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_136, i1 0"   --->   Operation 992 'bitconcatenate' 'mult_V_2098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1273_304 = zext i7 %mult_V_2098"   --->   Operation 993 'zext' 'zext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln1273_305 = zext i7 %mult_V_2098"   --->   Operation 994 'zext' 'zext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.70ns)   --->   "%r_V_2618 = sub i8 0, i8 %zext_ln1273_305"   --->   Operation 995 'sub' 'r_V_2618' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 996 [1/1] (0.00ns)   --->   "%trunc_ln818_205 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2618, i32 1, i32 7"   --->   Operation 996 'partselect' 'trunc_ln818_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln17_1620 = sext i7 %trunc_ln818_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 997 'sext' 'sext_ln17_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln17_1621 = sext i7 %trunc_ln818_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 998 'sext' 'sext_ln17_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln17_1622 = sext i7 %trunc_ln818_205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 999 'sext' 'sext_ln17_1622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1000 [1/1] (0.70ns)   --->   "%r_V_2619 = sub i7 0, i7 %zext_ln1273_303"   --->   Operation 1000 'sub' 'r_V_2619' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln818_206 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2619, i32 1, i32 6"   --->   Operation 1001 'partselect' 'trunc_ln818_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln17_1623 = sext i6 %trunc_ln818_206" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1002 'sext' 'sext_ln17_1623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln17_1624 = sext i6 %trunc_ln818_206" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1003 'sext' 'sext_ln17_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln17_125 = sext i6 %trunc_ln818_206" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1004 'sext' 'sext_ln17_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%r_V_2620 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_136, i2 0"   --->   Operation 1005 'bitconcatenate' 'r_V_2620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln1270_12 = zext i8 %r_V_2620"   --->   Operation 1006 'zext' 'zext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln17_349 = zext i7 %mult_V_2098" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1007 'zext' 'zext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.70ns)   --->   "%r_V_2621 = sub i9 0, i9 %zext_ln1270_12"   --->   Operation 1008 'sub' 'r_V_2621' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1270_64 = sext i9 %r_V_2621"   --->   Operation 1009 'sext' 'sext_ln1270_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%trunc_ln818_207 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2621, i32 1, i32 8"   --->   Operation 1010 'partselect' 'trunc_ln818_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln17_1625 = sext i8 %trunc_ln818_207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1011 'sext' 'sext_ln17_1625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.70ns)   --->   "%r_V_2622 = sub i9 %zext_ln1270_12, i9 %zext_ln1273_301"   --->   Operation 1012 'sub' 'r_V_2622' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln818_208 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2622, i32 1, i32 8"   --->   Operation 1013 'partselect' 'trunc_ln818_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln17_1626 = sext i8 %trunc_ln818_208" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1014 'sext' 'sext_ln17_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln17_350 = zext i11 %sext_ln17_1626" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1015 'zext' 'zext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln818_179 = zext i11 %sext_ln17_1626"   --->   Operation 1016 'zext' 'zext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln818_180 = zext i11 %sext_ln17_1626"   --->   Operation 1017 'zext' 'zext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln17_351 = zext i5 %mult_V_386" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1018 'zext' 'zext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1019 [1/1] (0.70ns)   --->   "%r_V_2624 = add i9 %zext_ln1270_12, i9 %zext_ln1273_301"   --->   Operation 1019 'add' 'r_V_2624' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns)   --->   "%mult_V_387 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2624, i32 1, i32 8"   --->   Operation 1020 'partselect' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln818_182 = zext i8 %mult_V_387"   --->   Operation 1021 'zext' 'zext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln17_352 = zext i8 %mult_V_387" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1022 'zext' 'zext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.70ns)   --->   "%r_V_2625 = sub i9 %zext_ln1273_301, i9 %zext_ln1270_12"   --->   Operation 1023 'sub' 'r_V_2625' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln818_209 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2625, i32 1, i32 8"   --->   Operation 1024 'partselect' 'trunc_ln818_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%sext_ln17_128 = sext i8 %trunc_ln818_209" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1025 'sext' 'sext_ln17_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.00ns)   --->   "%shl_ln1273_902 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_136, i3 0"   --->   Operation 1026 'bitconcatenate' 'shl_ln1273_902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln1273_306 = zext i9 %shl_ln1273_902"   --->   Operation 1027 'zext' 'zext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.71ns)   --->   "%r_V_2626 = sub i10 0, i10 %zext_ln1273_306"   --->   Operation 1028 'sub' 'r_V_2626' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln818_210 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2626, i32 1, i32 9"   --->   Operation 1029 'partselect' 'trunc_ln818_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1273_1568 = sext i9 %trunc_ln818_210"   --->   Operation 1030 'sext' 'sext_ln1273_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (0.71ns)   --->   "%r_V_2627 = sub i10 %zext_ln1273_300, i10 %zext_ln1273_306"   --->   Operation 1031 'sub' 'r_V_2627' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln818_211 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2627, i32 1, i32 9"   --->   Operation 1032 'partselect' 'trunc_ln818_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln17_1627 = sext i9 %trunc_ln818_211" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1033 'sext' 'sext_ln17_1627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln1273_1569 = sext i9 %trunc_ln818_211"   --->   Operation 1034 'sext' 'sext_ln1273_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (0.71ns)   --->   "%r_V_2628 = sub i10 %zext_ln1273_306, i10 %zext_ln1273_304"   --->   Operation 1035 'sub' 'r_V_2628' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln818_212 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2628, i32 1, i32 9"   --->   Operation 1036 'partselect' 'trunc_ln818_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1273_1570 = sext i9 %trunc_ln818_212"   --->   Operation 1037 'sext' 'sext_ln1273_1570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln1273_307 = zext i11 %sext_ln1273_1570"   --->   Operation 1038 'zext' 'zext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1039 [1/1] (0.71ns)   --->   "%r_V_2629 = sub i10 %zext_ln1273_306, i10 %zext_ln1273_300"   --->   Operation 1039 'sub' 'r_V_2629' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln818_213 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2629, i32 1, i32 9"   --->   Operation 1040 'partselect' 'trunc_ln818_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (0.00ns)   --->   "%sext_ln1273_1571 = sext i9 %trunc_ln818_213"   --->   Operation 1041 'sext' 'sext_ln1273_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln1273_308 = zext i11 %sext_ln1273_1571"   --->   Operation 1042 'zext' 'zext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln1273_309 = zext i11 %sext_ln1273_1571"   --->   Operation 1043 'zext' 'zext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.71ns)   --->   "%r_V_2630 = sub i10 %sext_ln1270_64, i10 %zext_ln1273_300"   --->   Operation 1044 'sub' 'r_V_2630' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln818_214 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2630, i32 1, i32 9"   --->   Operation 1045 'partselect' 'trunc_ln818_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1273_1572 = sext i9 %trunc_ln818_214"   --->   Operation 1046 'sext' 'sext_ln1273_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.71ns)   --->   "%r_V_2631 = add i10 %zext_ln1273_306, i10 %zext_ln1273_304"   --->   Operation 1047 'add' 'r_V_2631' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (0.00ns)   --->   "%mult_V_388 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2631, i32 1, i32 9"   --->   Operation 1048 'partselect' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln17_353 = zext i9 %mult_V_388" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1049 'zext' 'zext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.71ns)   --->   "%r_V_2632 = sub i10 %zext_ln1273_304, i10 %zext_ln1273_306"   --->   Operation 1050 'sub' 'r_V_2632' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln818_215 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2632, i32 1, i32 9"   --->   Operation 1051 'partselect' 'trunc_ln818_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln17_133 = sext i9 %trunc_ln818_215" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1052 'sext' 'sext_ln17_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln1273_311 = zext i6 %data_V_137"   --->   Operation 1053 'zext' 'zext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln1273_312 = zext i6 %data_V_137"   --->   Operation 1054 'zext' 'zext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1273_313 = zext i6 %data_V_137"   --->   Operation 1055 'zext' 'zext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns)   --->   "%r_V_2962 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_137, i2 0"   --->   Operation 1056 'bitconcatenate' 'r_V_2962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln1273_314 = zext i8 %r_V_2962"   --->   Operation 1057 'zext' 'zext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (0.70ns)   --->   "%r_V_2633 = add i9 %zext_ln1273_314, i9 %zext_ln1273_313"   --->   Operation 1058 'add' 'r_V_2633' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%mult_V_389 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2633, i32 1, i32 8"   --->   Operation 1059 'partselect' 'mult_V_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln818_183 = zext i8 %mult_V_389"   --->   Operation 1060 'zext' 'zext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln17_354 = zext i8 %mult_V_389" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1061 'zext' 'zext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln17_355 = zext i5 %mult_V_390" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1062 'zext' 'zext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln17_356 = zext i5 %mult_V_390" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1063 'zext' 'zext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.70ns)   --->   "%r_V_2634 = sub i9 %zext_ln1273_314, i9 %zext_ln1273_313"   --->   Operation 1064 'sub' 'r_V_2634' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln818_216 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2634, i32 1, i32 8"   --->   Operation 1065 'partselect' 'trunc_ln818_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln17_1628 = sext i8 %trunc_ln818_216" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1066 'sext' 'sext_ln17_1628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln17_357 = zext i11 %sext_ln17_1628" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1067 'zext' 'zext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln17_358 = zext i11 %sext_ln17_1628" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1068 'zext' 'zext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%zext_ln17_359 = zext i11 %sext_ln17_1628" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1069 'zext' 'zext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%mult_V_2099 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_137, i1 0"   --->   Operation 1070 'bitconcatenate' 'mult_V_2099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%zext_ln17_360 = zext i7 %mult_V_2099" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1071 'zext' 'zext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln17_361 = zext i7 %mult_V_2099" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1072 'zext' 'zext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.70ns)   --->   "%r_V_2636 = sub i9 0, i9 %zext_ln1273_314"   --->   Operation 1073 'sub' 'r_V_2636' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln1270_65 = sext i9 %r_V_2636"   --->   Operation 1074 'sext' 'sext_ln1270_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln818_217 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2636, i32 1, i32 8"   --->   Operation 1075 'partselect' 'trunc_ln818_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1273_1573 = sext i8 %trunc_ln818_217"   --->   Operation 1076 'sext' 'sext_ln1273_1573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1270_14 = zext i7 %mult_V_2099"   --->   Operation 1077 'zext' 'zext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.70ns)   --->   "%r_V_2638 = sub i8 0, i8 %zext_ln1270_14"   --->   Operation 1078 'sub' 'r_V_2638' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%trunc_ln818_218 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2638, i32 1, i32 7"   --->   Operation 1079 'partselect' 'trunc_ln818_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln1273_1574 = sext i7 %trunc_ln818_218"   --->   Operation 1080 'sext' 'sext_ln1273_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.71ns)   --->   "%r_V_2639 = sub i10 %zext_ln17_360, i10 %zext_ln1273_315"   --->   Operation 1081 'sub' 'r_V_2639' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln818_219 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2639, i32 1, i32 9"   --->   Operation 1082 'partselect' 'trunc_ln818_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln17_362 = zext i8 %r_V_2962" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1083 'zext' 'zext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.71ns)   --->   "%r_V_2641 = sub i10 %zext_ln1273_311, i10 %zext_ln1273_315"   --->   Operation 1084 'sub' 'r_V_2641' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln818_220 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2641, i32 1, i32 9"   --->   Operation 1085 'partselect' 'trunc_ln818_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln1273_1575 = sext i9 %trunc_ln818_220"   --->   Operation 1086 'sext' 'sext_ln1273_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.71ns)   --->   "%r_V_2642 = add i10 %zext_ln1273_315, i10 %zext_ln1273_311"   --->   Operation 1087 'add' 'r_V_2642' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%mult_V_392 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2642, i32 1, i32 9"   --->   Operation 1088 'partselect' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.71ns)   --->   "%r_V_2643 = sub i10 %sext_ln1270_65, i10 %zext_ln1273_311"   --->   Operation 1089 'sub' 'r_V_2643' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln818_221 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2643, i32 1, i32 9"   --->   Operation 1090 'partselect' 'trunc_ln818_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1273_1576 = sext i9 %trunc_ln818_221"   --->   Operation 1091 'sext' 'sext_ln1273_1576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.71ns)   --->   "%r_V_2644 = sub i10 %zext_ln1273_315, i10 %zext_ln17_360"   --->   Operation 1092 'sub' 'r_V_2644' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln818_222 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2644, i32 1, i32 9"   --->   Operation 1093 'partselect' 'trunc_ln818_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln17_1629 = sext i9 %trunc_ln818_222" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1094 'sext' 'sext_ln17_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln17_364 = zext i11 %sext_ln17_1629" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1095 'zext' 'zext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln17_365 = zext i11 %sext_ln17_1629" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1096 'zext' 'zext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln1273_316 = zext i11 %sext_ln17_1629"   --->   Operation 1097 'zext' 'zext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1098 [1/1] (0.70ns)   --->   "%r_V_2645 = sub i7 0, i7 %zext_ln1273_312"   --->   Operation 1098 'sub' 'r_V_2645' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln818_223 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2645, i32 1, i32 6"   --->   Operation 1099 'partselect' 'trunc_ln818_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln1273_1577 = sext i6 %trunc_ln818_223"   --->   Operation 1100 'sext' 'sext_ln1273_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln1273_1578 = sext i10 %trunc_ln818_224"   --->   Operation 1101 'sext' 'sext_ln1273_1578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i10 %trunc_ln818_225" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1102 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln1273_318 = zext i6 %data_V_138"   --->   Operation 1103 'zext' 'zext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln1273_319 = zext i6 %data_V_138"   --->   Operation 1104 'zext' 'zext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%r_V_2653 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_138, i3 0"   --->   Operation 1105 'bitconcatenate' 'r_V_2653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln1273_320 = zext i9 %r_V_2653"   --->   Operation 1106 'zext' 'zext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1107 [1/1] (0.71ns)   --->   "%r_V_2648 = sub i10 %zext_ln1273_320, i10 %zext_ln1273_318"   --->   Operation 1107 'sub' 'r_V_2648' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln818_226 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2648, i32 1, i32 9"   --->   Operation 1108 'partselect' 'trunc_ln818_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%mult_V_406 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_138, i1 0"   --->   Operation 1109 'bitconcatenate' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1273_321 = zext i7 %mult_V_406"   --->   Operation 1110 'zext' 'zext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln1273_322 = zext i7 %mult_V_406"   --->   Operation 1111 'zext' 'zext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.71ns)   --->   "%r_V_2649 = sub i10 %zext_ln1273_322, i10 %zext_ln1273_320"   --->   Operation 1112 'sub' 'r_V_2649' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%trunc_ln818_227 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2649, i32 1, i32 9"   --->   Operation 1113 'partselect' 'trunc_ln818_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln1273_1580 = sext i9 %trunc_ln818_227"   --->   Operation 1114 'sext' 'sext_ln1273_1580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.00ns)   --->   "%mult_V_2100 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_138, i2 0"   --->   Operation 1115 'bitconcatenate' 'mult_V_2100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln1273_323 = zext i8 %mult_V_2100"   --->   Operation 1116 'zext' 'zext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.70ns)   --->   "%r_V_2650 = sub i9 0, i9 %zext_ln1273_323"   --->   Operation 1117 'sub' 'r_V_2650' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1270_67 = sext i9 %r_V_2650"   --->   Operation 1118 'sext' 'sext_ln1270_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln818_228 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2650, i32 1, i32 8"   --->   Operation 1119 'partselect' 'trunc_ln818_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln17_1631 = sext i8 %trunc_ln818_228" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1120 'sext' 'sext_ln17_1631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln818_587 = sext i8 %trunc_ln818_228"   --->   Operation 1121 'sext' 'sext_ln818_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln818_184 = zext i5 %mult_V_393"   --->   Operation 1122 'zext' 'zext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln17_369 = zext i5 %mult_V_393" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1123 'zext' 'zext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.71ns)   --->   "%r_V_2651 = sub i10 %zext_ln1273_318, i10 %zext_ln1273_320"   --->   Operation 1124 'sub' 'r_V_2651' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln818_229 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2651, i32 1, i32 9"   --->   Operation 1125 'partselect' 'trunc_ln818_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln1273_1581 = sext i9 %trunc_ln818_229"   --->   Operation 1126 'sext' 'sext_ln1273_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln17_1633 = sext i6 %trunc_ln818_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1127 'sext' 'sext_ln17_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln17_1634 = sext i6 %trunc_ln818_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1128 'sext' 'sext_ln17_1634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln17_1635 = sext i6 %trunc_ln818_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1129 'sext' 'sext_ln17_1635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln17_149 = sext i6 %trunc_ln818_230" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1130 'sext' 'sext_ln17_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln17_370 = zext i8 %mult_V_2100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1131 'zext' 'zext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.71ns)   --->   "%r_V_2654 = sub i10 %sext_ln1270_67, i10 %zext_ln1273_318"   --->   Operation 1132 'sub' 'r_V_2654' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln818_231 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2654, i32 1, i32 9"   --->   Operation 1133 'partselect' 'trunc_ln818_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln17_1636 = sext i9 %trunc_ln818_231" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1134 'sext' 'sext_ln17_1636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.71ns)   --->   "%r_V_2655 = add i10 %zext_ln1273_320, i10 %zext_ln1273_318"   --->   Operation 1135 'add' 'r_V_2655' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2655, i32 1, i32 9"   --->   Operation 1136 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln17_371 = zext i9 %mult_V_394" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1137 'zext' 'zext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.70ns)   --->   "%r_V_2656 = sub i9 %zext_ln1273_319, i9 %zext_ln1273_323"   --->   Operation 1138 'sub' 'r_V_2656' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln818_232 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2656, i32 1, i32 8"   --->   Operation 1139 'partselect' 'trunc_ln818_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1270_68 = sext i8 %trunc_ln818_232"   --->   Operation 1140 'sext' 'sext_ln1270_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln1270_69 = sext i8 %trunc_ln818_232"   --->   Operation 1141 'sext' 'sext_ln1270_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln17_372 = zext i7 %mult_V_406" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1142 'zext' 'zext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1143 [1/1] (0.70ns)   --->   "%r_V_2658 = sub i8 0, i8 %zext_ln1273_321"   --->   Operation 1143 'sub' 'r_V_2658' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln818_233 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2658, i32 1, i32 7"   --->   Operation 1144 'partselect' 'trunc_ln818_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1273_1582 = sext i7 %trunc_ln818_233"   --->   Operation 1145 'sext' 'sext_ln1273_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1146 [1/1] (0.70ns)   --->   "%r_V_2659 = add i9 %zext_ln1273_323, i9 %zext_ln1273_319"   --->   Operation 1146 'add' 'r_V_2659' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2659, i32 1, i32 8"   --->   Operation 1147 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln818_185 = zext i8 %mult_V_395"   --->   Operation 1148 'zext' 'zext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln1273_324 = zext i6 %data_V_139"   --->   Operation 1149 'zext' 'zext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln1273_325 = zext i6 %data_V_139"   --->   Operation 1150 'zext' 'zext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln1273_326 = zext i6 %data_V_139"   --->   Operation 1151 'zext' 'zext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%zext_ln1273_327 = zext i6 %data_V_139"   --->   Operation 1152 'zext' 'zext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%shl_ln1273_903 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_139, i3 0"   --->   Operation 1153 'bitconcatenate' 'shl_ln1273_903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln1273_328 = zext i9 %shl_ln1273_903"   --->   Operation 1154 'zext' 'zext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.71ns)   --->   "%r_V_2660 = sub i10 %zext_ln1273_326, i10 %zext_ln1273_328"   --->   Operation 1155 'sub' 'r_V_2660' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln818_234 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2660, i32 1, i32 9"   --->   Operation 1156 'partselect' 'trunc_ln818_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1273_1583 = sext i9 %trunc_ln818_234"   --->   Operation 1157 'sext' 'sext_ln1273_1583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%r_V_2668 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_139, i2 0"   --->   Operation 1158 'bitconcatenate' 'r_V_2668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln1273_329 = zext i8 %r_V_2668"   --->   Operation 1159 'zext' 'zext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.70ns)   --->   "%r_V_2661 = sub i9 %zext_ln1273_327, i9 %zext_ln1273_329"   --->   Operation 1160 'sub' 'r_V_2661' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln818_235 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2661, i32 1, i32 8"   --->   Operation 1161 'partselect' 'trunc_ln818_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_1637 = sext i8 %trunc_ln818_235" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1162 'sext' 'sext_ln17_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1273_1584 = sext i8 %trunc_ln818_235"   --->   Operation 1163 'sext' 'sext_ln1273_1584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (0.00ns)   --->   "%mult_V_2101 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_139, i1 0"   --->   Operation 1164 'bitconcatenate' 'mult_V_2101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1273_330 = zext i7 %mult_V_2101"   --->   Operation 1165 'zext' 'zext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln1273_331 = zext i7 %mult_V_2101"   --->   Operation 1166 'zext' 'zext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.71ns)   --->   "%r_V_2662 = sub i10 %zext_ln1273_331, i10 %zext_ln1273_328"   --->   Operation 1167 'sub' 'r_V_2662' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln818_236 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2662, i32 1, i32 9"   --->   Operation 1168 'partselect' 'trunc_ln818_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1273_1585 = sext i9 %trunc_ln818_236"   --->   Operation 1169 'sext' 'sext_ln1273_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.71ns)   --->   "%sub_ln1273_1339 = sub i10 0, i10 %zext_ln1273_328"   --->   Operation 1170 'sub' 'sub_ln1273_1339' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln1273_1586 = sext i10 %sub_ln1273_1339"   --->   Operation 1171 'sext' 'sext_ln1273_1586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.72ns)   --->   "%r_V_2663 = sub i11 %sext_ln1273_1586, i11 %zext_ln1273_330"   --->   Operation 1172 'sub' 'r_V_2663' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln818_237 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2663, i32 1, i32 10"   --->   Operation 1173 'partselect' 'trunc_ln818_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1273_1587 = sext i10 %trunc_ln818_237"   --->   Operation 1174 'sext' 'sext_ln1273_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.70ns)   --->   "%r_V_2664 = sub i7 0, i7 %zext_ln1273_324"   --->   Operation 1175 'sub' 'r_V_2664' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln818_238 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2664, i32 1, i32 6"   --->   Operation 1176 'partselect' 'trunc_ln818_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln17_1638 = sext i6 %trunc_ln818_238" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'sext' 'sext_ln17_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln17_1639 = sext i6 %trunc_ln818_238" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1178 'sext' 'sext_ln17_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln17_1640 = sext i6 %trunc_ln818_238" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1179 'sext' 'sext_ln17_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.70ns)   --->   "%sub_ln1273_1342 = sub i9 0, i9 %zext_ln1273_329"   --->   Operation 1180 'sub' 'sub_ln1273_1342' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1273_1588 = sext i9 %sub_ln1273_1342"   --->   Operation 1181 'sext' 'sext_ln1273_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.71ns)   --->   "%r_V_2665 = sub i10 %sext_ln1273_1588, i10 %zext_ln1273_326"   --->   Operation 1182 'sub' 'r_V_2665' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln818_239 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2665, i32 1, i32 9"   --->   Operation 1183 'partselect' 'trunc_ln818_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1273_1589 = sext i9 %trunc_ln818_239"   --->   Operation 1184 'sext' 'sext_ln1273_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.71ns)   --->   "%r_V_2666 = sub i10 %zext_ln1273_328, i10 %zext_ln1273_331"   --->   Operation 1185 'sub' 'r_V_2666' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2666, i32 1, i32 9"   --->   Operation 1186 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.71ns)   --->   "%r_V_2667 = sub i10 %zext_ln1273_328, i10 %zext_ln1273_326"   --->   Operation 1187 'sub' 'r_V_2667' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln818_241 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2667, i32 1, i32 9"   --->   Operation 1188 'partselect' 'trunc_ln818_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln17_373 = zext i7 %mult_V_2101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1189 'zext' 'zext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln17_374 = zext i7 %mult_V_2101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1190 'zext' 'zext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln818_186 = zext i5 %mult_V_396"   --->   Operation 1191 'zext' 'zext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln17_375 = zext i5 %mult_V_396" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1192 'zext' 'zext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln17_376 = zext i5 %mult_V_396" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1193 'zext' 'zext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.70ns)   --->   "%r_V_2669 = sub i9 %zext_ln1273_329, i9 %zext_ln1273_327"   --->   Operation 1194 'sub' 'r_V_2669' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln818_242 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2669, i32 1, i32 8"   --->   Operation 1195 'partselect' 'trunc_ln818_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln17_1641 = sext i8 %trunc_ln818_242" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1196 'sext' 'sext_ln17_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln17_377 = zext i11 %sext_ln17_1641" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1197 'zext' 'zext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%zext_ln1273_333 = zext i11 %sext_ln17_1641"   --->   Operation 1198 'zext' 'zext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln1273_334 = zext i11 %sext_ln17_1641"   --->   Operation 1199 'zext' 'zext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (1.23ns)   --->   "%r_V_2670 = mul i10 %zext_ln1273_326, i10 11"   --->   Operation 1200 'mul' 'r_V_2670' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%mult_V_397 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2670, i32 1, i32 9"   --->   Operation 1201 'partselect' 'mult_V_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln818_187 = zext i9 %mult_V_397"   --->   Operation 1202 'zext' 'zext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.70ns)   --->   "%r_V_2672 = add i9 %zext_ln1273_329, i9 %zext_ln1273_327"   --->   Operation 1203 'add' 'r_V_2672' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%mult_V_398 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2672, i32 1, i32 8"   --->   Operation 1204 'partselect' 'mult_V_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln818_188 = zext i8 %mult_V_398"   --->   Operation 1205 'zext' 'zext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns)   --->   "%zext_ln1273_335 = zext i6 %data_V_140"   --->   Operation 1206 'zext' 'zext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln1273_336 = zext i6 %data_V_140"   --->   Operation 1207 'zext' 'zext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln1273_337 = zext i6 %data_V_140"   --->   Operation 1208 'zext' 'zext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln1273_338 = zext i6 %data_V_140"   --->   Operation 1209 'zext' 'zext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.00ns)   --->   "%r_V_2678 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_140, i2 0"   --->   Operation 1210 'bitconcatenate' 'r_V_2678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln1273_339 = zext i8 %r_V_2678"   --->   Operation 1211 'zext' 'zext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.70ns)   --->   "%r_V_2673 = sub i9 0, i9 %zext_ln1273_339"   --->   Operation 1212 'sub' 'r_V_2673' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1270_71 = sext i9 %r_V_2673"   --->   Operation 1213 'sext' 'sext_ln1270_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln818_243 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2673, i32 1, i32 8"   --->   Operation 1214 'partselect' 'trunc_ln818_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln17_1642 = sext i8 %trunc_ln818_243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1215 'sext' 'sext_ln17_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln17_1643 = sext i8 %trunc_ln818_243" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1216 'sext' 'sext_ln17_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%mult_V_2102 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_140, i1 0"   --->   Operation 1217 'bitconcatenate' 'mult_V_2102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln1273_340 = zext i7 %mult_V_2102"   --->   Operation 1218 'zext' 'zext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln1273_341 = zext i7 %mult_V_2102"   --->   Operation 1219 'zext' 'zext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (0.70ns)   --->   "%r_V_2674 = sub i8 0, i8 %zext_ln1273_341"   --->   Operation 1220 'sub' 'r_V_2674' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln818_244 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2674, i32 1, i32 7"   --->   Operation 1221 'partselect' 'trunc_ln818_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1273_1591 = sext i7 %trunc_ln818_244"   --->   Operation 1222 'sext' 'sext_ln1273_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (0.70ns)   --->   "%r_V_2675 = sub i7 0, i7 %zext_ln1273_338"   --->   Operation 1223 'sub' 'r_V_2675' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln818_245 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2675, i32 1, i32 6"   --->   Operation 1224 'partselect' 'trunc_ln818_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln17_1644 = sext i6 %trunc_ln818_245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1225 'sext' 'sext_ln17_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln17_1645 = sext i6 %trunc_ln818_245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1226 'sext' 'sext_ln17_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln1273_1592 = sext i6 %trunc_ln818_245"   --->   Operation 1227 'sext' 'sext_ln1273_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln1273_904 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_140, i3 0"   --->   Operation 1228 'bitconcatenate' 'shl_ln1273_904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln1273_342 = zext i9 %shl_ln1273_904"   --->   Operation 1229 'zext' 'zext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.71ns)   --->   "%r_V_2676 = sub i10 %zext_ln1273_336, i10 %zext_ln1273_342"   --->   Operation 1230 'sub' 'r_V_2676' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln818_246 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2676, i32 1, i32 9"   --->   Operation 1231 'partselect' 'trunc_ln818_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1273_1593 = sext i9 %trunc_ln818_246"   --->   Operation 1232 'sext' 'sext_ln1273_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.71ns)   --->   "%r_V_2677 = sub i10 %zext_ln1273_342, i10 %zext_ln1273_340"   --->   Operation 1233 'sub' 'r_V_2677' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2677, i32 1, i32 9"   --->   Operation 1234 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln17_1647 = sext i9 %trunc_ln818_247" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1235 'sext' 'sext_ln17_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln17_378 = zext i11 %sext_ln17_1647" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1236 'zext' 'zext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.70ns)   --->   "%r_V_2679 = add i9 %zext_ln1273_339, i9 %zext_ln1273_337"   --->   Operation 1237 'add' 'r_V_2679' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%mult_V_399 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2679, i32 1, i32 8"   --->   Operation 1238 'partselect' 'mult_V_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln17_379 = zext i8 %mult_V_399" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1239 'zext' 'zext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.70ns)   --->   "%r_V_2680 = sub i9 %zext_ln1273_339, i9 %zext_ln1273_337"   --->   Operation 1240 'sub' 'r_V_2680' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%trunc_ln818_248 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2680, i32 1, i32 8"   --->   Operation 1241 'partselect' 'trunc_ln818_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln17_1648 = sext i8 %trunc_ln818_248" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1242 'sext' 'sext_ln17_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln17_380 = zext i11 %sext_ln17_1648" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1243 'zext' 'zext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln1273_343 = zext i11 %sext_ln17_1648"   --->   Operation 1244 'zext' 'zext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.71ns)   --->   "%sub_ln1273_1352 = sub i10 0, i10 %zext_ln1273_342"   --->   Operation 1245 'sub' 'sub_ln1273_1352' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1273_1594 = sext i10 %sub_ln1273_1352"   --->   Operation 1246 'sext' 'sext_ln1273_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.72ns)   --->   "%r_V_2681 = sub i11 %sext_ln1273_1594, i11 %zext_ln1273_335"   --->   Operation 1247 'sub' 'r_V_2681' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2681, i32 1, i32 10"   --->   Operation 1248 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.71ns)   --->   "%r_V_2682 = sub i10 %sext_ln1270_71, i10 %zext_ln1273_336"   --->   Operation 1249 'sub' 'r_V_2682' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%trunc_ln818_250 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2682, i32 1, i32 9"   --->   Operation 1250 'partselect' 'trunc_ln818_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln17_1649 = sext i9 %trunc_ln818_250" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1251 'sext' 'sext_ln17_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln1270_72 = sext i9 %trunc_ln818_250"   --->   Operation 1252 'sext' 'sext_ln1270_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.71ns)   --->   "%r_V_2684 = sub i10 %zext_ln1273_340, i10 %zext_ln1273_342"   --->   Operation 1253 'sub' 'r_V_2684' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln818_251 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2684, i32 1, i32 9"   --->   Operation 1254 'partselect' 'trunc_ln818_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln818_588 = sext i9 %trunc_ln818_251"   --->   Operation 1255 'sext' 'sext_ln818_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln818_189 = zext i5 %mult_V_400"   --->   Operation 1256 'zext' 'zext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln17_381 = zext i5 %mult_V_400" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1257 'zext' 'zext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln1273_344 = zext i6 %data_V_141"   --->   Operation 1258 'zext' 'zext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln1273_346 = zext i6 %data_V_141"   --->   Operation 1259 'zext' 'zext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%r_V_2690 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_141, i3 0"   --->   Operation 1260 'bitconcatenate' 'r_V_2690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln1273_347 = zext i9 %r_V_2690"   --->   Operation 1261 'zext' 'zext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.00ns)   --->   "%shl_ln1273_905 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_141, i1 0"   --->   Operation 1262 'bitconcatenate' 'shl_ln1273_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln1273_348 = zext i7 %shl_ln1273_905"   --->   Operation 1263 'zext' 'zext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln1273_349 = zext i7 %shl_ln1273_905"   --->   Operation 1264 'zext' 'zext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln1273_350 = zext i7 %shl_ln1273_905"   --->   Operation 1265 'zext' 'zext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.71ns)   --->   "%r_V_2685 = sub i10 %zext_ln1273_347, i10 %zext_ln1273_350"   --->   Operation 1266 'sub' 'r_V_2685' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln818_252 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2685, i32 1, i32 9"   --->   Operation 1267 'partselect' 'trunc_ln818_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln17_1650 = sext i9 %trunc_ln818_252" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1268 'sext' 'sext_ln17_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln17_382 = zext i11 %sext_ln17_1650" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1269 'zext' 'zext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%mult_V_454 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_141, i2 0"   --->   Operation 1270 'bitconcatenate' 'mult_V_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%zext_ln1273_352 = zext i8 %mult_V_454"   --->   Operation 1271 'zext' 'zext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.70ns)   --->   "%r_V_2686 = sub i9 %zext_ln1273_346, i9 %zext_ln1273_352"   --->   Operation 1272 'sub' 'r_V_2686' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln818_253 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2686, i32 1, i32 8"   --->   Operation 1273 'partselect' 'trunc_ln818_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln17_1651 = sext i8 %trunc_ln818_253" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1274 'sext' 'sext_ln17_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln1273_1596 = sext i8 %trunc_ln818_253"   --->   Operation 1275 'sext' 'sext_ln1273_1596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.70ns)   --->   "%r_V_2687 = add i9 %zext_ln1273_352, i9 %zext_ln1273_346"   --->   Operation 1276 'add' 'r_V_2687' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2687, i32 1, i32 8"   --->   Operation 1277 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln17_383 = zext i8 %mult_V_401" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1278 'zext' 'zext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.71ns)   --->   "%r_V_2688 = sub i10 %zext_ln1273_347, i10 %zext_ln1273_344"   --->   Operation 1279 'sub' 'r_V_2688' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln818_254 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2688, i32 1, i32 9"   --->   Operation 1280 'partselect' 'trunc_ln818_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1273_1597 = sext i9 %trunc_ln818_254"   --->   Operation 1281 'sext' 'sext_ln1273_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln1273_353 = zext i11 %sext_ln1273_1597"   --->   Operation 1282 'zext' 'zext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.70ns)   --->   "%r_V_2689 = sub i9 0, i9 %zext_ln1273_352"   --->   Operation 1283 'sub' 'r_V_2689' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i9 %r_V_2689"   --->   Operation 1284 'sext' 'sext_ln1270_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln818_255 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2689, i32 1, i32 8"   --->   Operation 1285 'partselect' 'trunc_ln818_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i8 %trunc_ln818_255"   --->   Operation 1286 'sext' 'sext_ln1270_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i8 %trunc_ln818_255"   --->   Operation 1287 'sext' 'sext_ln1270_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.71ns)   --->   "%r_V_2691 = sub i10 %zext_ln1273_344, i10 %zext_ln1273_347"   --->   Operation 1288 'sub' 'r_V_2691' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln818_256 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2691, i32 1, i32 9"   --->   Operation 1289 'partselect' 'trunc_ln818_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1273_1598 = sext i9 %trunc_ln818_256"   --->   Operation 1290 'sext' 'sext_ln1273_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.71ns)   --->   "%sub_ln1273_1360 = sub i10 0, i10 %zext_ln1273_347"   --->   Operation 1291 'sub' 'sub_ln1273_1360' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1273_1600 = sext i10 %sub_ln1273_1360"   --->   Operation 1292 'sext' 'sext_ln1273_1600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.72ns)   --->   "%r_V_2693 = sub i11 %sext_ln1273_1600, i11 %zext_ln1273_349"   --->   Operation 1293 'sub' 'r_V_2693' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln818_258 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2693, i32 1, i32 10"   --->   Operation 1294 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln17_1653 = sext i10 %trunc_ln818_258" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1295 'sext' 'sext_ln17_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln17_384 = zext i5 %mult_V_402" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1296 'zext' 'zext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.71ns)   --->   "%r_V_2694 = sub i10 %zext_ln1273_350, i10 %zext_ln1273_347"   --->   Operation 1297 'sub' 'r_V_2694' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln818_259 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2694, i32 1, i32 9"   --->   Operation 1298 'partselect' 'trunc_ln818_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln1273_1601 = sext i9 %trunc_ln818_259"   --->   Operation 1299 'sext' 'sext_ln1273_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1273_1602 = sext i9 %trunc_ln818_259"   --->   Operation 1300 'sext' 'sext_ln1273_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.71ns)   --->   "%r_V_2695 = sub i10 %sext_ln1270_73, i10 %zext_ln1273_344"   --->   Operation 1301 'sub' 'r_V_2695' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln818_260 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2695, i32 1, i32 9"   --->   Operation 1302 'partselect' 'trunc_ln818_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1273_1603 = sext i9 %trunc_ln818_260"   --->   Operation 1303 'sext' 'sext_ln1273_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.70ns)   --->   "%r_V_2696 = sub i9 %zext_ln1273_352, i9 %zext_ln1273_346"   --->   Operation 1304 'sub' 'r_V_2696' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln818_261 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2696, i32 1, i32 8"   --->   Operation 1305 'partselect' 'trunc_ln818_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln17_1654 = sext i8 %trunc_ln818_261" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1306 'sext' 'sext_ln17_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln17_385 = zext i11 %sext_ln17_1654" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1307 'zext' 'zext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (0.70ns)   --->   "%r_V_2697 = sub i8 0, i8 %zext_ln1273_348"   --->   Operation 1308 'sub' 'r_V_2697' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln818_262 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2697, i32 1, i32 7"   --->   Operation 1309 'partselect' 'trunc_ln818_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i7 %trunc_ln818_262" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1310 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln1273_354 = zext i6 %data_V_142"   --->   Operation 1311 'zext' 'zext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln1273_355 = zext i6 %data_V_142"   --->   Operation 1312 'zext' 'zext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln1273_356 = zext i6 %data_V_142"   --->   Operation 1313 'zext' 'zext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln1273_357 = zext i6 %data_V_142"   --->   Operation 1314 'zext' 'zext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%r_V_2963 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_142, i1 0"   --->   Operation 1315 'bitconcatenate' 'r_V_2963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln1273_358 = zext i7 %r_V_2963"   --->   Operation 1316 'zext' 'zext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln1273_359 = zext i7 %r_V_2963"   --->   Operation 1317 'zext' 'zext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.70ns)   --->   "%r_V_2698 = sub i8 0, i8 %zext_ln1273_359"   --->   Operation 1318 'sub' 'r_V_2698' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln818_263 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2698, i32 1, i32 7"   --->   Operation 1319 'partselect' 'trunc_ln818_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1273_1604 = sext i7 %trunc_ln818_263"   --->   Operation 1320 'sext' 'sext_ln1273_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%r_V_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_142, i3 0"   --->   Operation 1321 'bitconcatenate' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln1273_360 = zext i9 %r_V_10"   --->   Operation 1322 'zext' 'zext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.71ns)   --->   "%r_V_2699 = sub i10 %zext_ln1273_360, i10 %zext_ln1273_356"   --->   Operation 1323 'sub' 'r_V_2699' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln818_264 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2699, i32 1, i32 9"   --->   Operation 1324 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (0.70ns)   --->   "%r_V_2701 = sub i7 0, i7 %zext_ln1273_355"   --->   Operation 1325 'sub' 'r_V_2701' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln818_265 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2701, i32 1, i32 6"   --->   Operation 1326 'partselect' 'trunc_ln818_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln17_1655 = sext i6 %trunc_ln818_265" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1327 'sext' 'sext_ln17_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln17_1656 = sext i6 %trunc_ln818_265" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1328 'sext' 'sext_ln17_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln17_1657 = sext i6 %trunc_ln818_265" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1329 'sext' 'sext_ln17_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1273_1605 = sext i6 %trunc_ln818_265"   --->   Operation 1330 'sext' 'sext_ln1273_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "%r_V_2964 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_142, i2 0"   --->   Operation 1331 'bitconcatenate' 'r_V_2964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln1273_361 = zext i8 %r_V_2964"   --->   Operation 1332 'zext' 'zext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.70ns)   --->   "%r_V_2702 = add i9 %zext_ln1273_361, i9 %zext_ln1273_357"   --->   Operation 1333 'add' 'r_V_2702' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%mult_V_403 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2702, i32 1, i32 8"   --->   Operation 1334 'partselect' 'mult_V_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln818_190 = zext i8 %mult_V_403"   --->   Operation 1335 'zext' 'zext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln17_386 = zext i8 %mult_V_403" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1336 'zext' 'zext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.70ns)   --->   "%sub_ln1273_1369 = sub i9 0, i9 %zext_ln1273_361"   --->   Operation 1337 'sub' 'sub_ln1273_1369' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln1273_1606 = sext i9 %sub_ln1273_1369"   --->   Operation 1338 'sext' 'sext_ln1273_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (0.71ns)   --->   "%r_V_2703 = sub i10 %sext_ln1273_1606, i10 %zext_ln1273_356"   --->   Operation 1339 'sub' 'r_V_2703' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln818_266 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2703, i32 1, i32 9"   --->   Operation 1340 'partselect' 'trunc_ln818_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln818_589 = sext i9 %trunc_ln818_266"   --->   Operation 1341 'sext' 'sext_ln818_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%zext_ln17_387 = zext i5 %mult_V_404" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1342 'zext' 'zext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln17_388 = zext i5 %mult_V_404" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1343 'zext' 'zext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.71ns)   --->   "%r_V_2704 = sub i10 %zext_ln1273_356, i10 %zext_ln1273_360"   --->   Operation 1344 'sub' 'r_V_2704' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%trunc_ln818_267 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2704, i32 1, i32 9"   --->   Operation 1345 'partselect' 'trunc_ln818_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1270_77 = sext i9 %trunc_ln818_267"   --->   Operation 1346 'sext' 'sext_ln1270_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln17_389 = zext i7 %r_V_2963" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1347 'zext' 'zext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.70ns)   --->   "%r_V_2706 = sub i9 %zext_ln1273_357, i9 %zext_ln1273_361"   --->   Operation 1348 'sub' 'r_V_2706' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln818_268 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2706, i32 1, i32 8"   --->   Operation 1349 'partselect' 'trunc_ln818_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln1273_1607 = sext i8 %trunc_ln818_268"   --->   Operation 1350 'sext' 'sext_ln1273_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.71ns)   --->   "%r_V_2707 = sub i10 %zext_ln1273_358, i10 %zext_ln1273_360"   --->   Operation 1351 'sub' 'r_V_2707' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln818_269 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2707, i32 1, i32 9"   --->   Operation 1352 'partselect' 'trunc_ln818_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln1273_1608 = sext i9 %trunc_ln818_269"   --->   Operation 1353 'sext' 'sext_ln1273_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1273_1609 = sext i9 %trunc_ln818_269"   --->   Operation 1354 'sext' 'sext_ln1273_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.71ns)   --->   "%r_V_2708 = add i10 %zext_ln1273_360, i10 %zext_ln1273_356"   --->   Operation 1355 'add' 'r_V_2708' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%mult_V_405 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2708, i32 1, i32 9"   --->   Operation 1356 'partselect' 'mult_V_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln17_390 = zext i9 %mult_V_405" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1357 'zext' 'zext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.70ns)   --->   "%r_V_2709 = sub i9 %zext_ln1273_361, i9 %zext_ln1273_357"   --->   Operation 1358 'sub' 'r_V_2709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln818_270 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2709, i32 1, i32 8"   --->   Operation 1359 'partselect' 'trunc_ln818_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln1273_362 = zext i6 %data_V_143"   --->   Operation 1360 'zext' 'zext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln1273_363 = zext i6 %data_V_143"   --->   Operation 1361 'zext' 'zext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln1273_364 = zext i6 %data_V_143"   --->   Operation 1362 'zext' 'zext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln1273_365 = zext i6 %data_V_143"   --->   Operation 1363 'zext' 'zext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%mult_V_2103 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_143, i1 0"   --->   Operation 1364 'bitconcatenate' 'mult_V_2103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln17_391 = zext i7 %mult_V_2103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1365 'zext' 'zext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%r_V_2718 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_143, i3 0"   --->   Operation 1366 'bitconcatenate' 'r_V_2718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln1273_366 = zext i9 %r_V_2718"   --->   Operation 1367 'zext' 'zext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1368 [1/1] (0.71ns)   --->   "%r_V_2711 = sub i10 0, i10 %zext_ln1273_366"   --->   Operation 1368 'sub' 'r_V_2711' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln1270_78 = sext i10 %r_V_2711"   --->   Operation 1369 'sext' 'sext_ln1270_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln818_271 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2711, i32 1, i32 9"   --->   Operation 1370 'partselect' 'trunc_ln818_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1273_1610 = sext i9 %trunc_ln818_271"   --->   Operation 1371 'sext' 'sext_ln1273_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.70ns)   --->   "%r_V_2712 = sub i9 %zext_ln1270_15, i9 %zext_ln1273_365"   --->   Operation 1372 'sub' 'r_V_2712' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln818_272 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2712, i32 1, i32 8"   --->   Operation 1373 'partselect' 'trunc_ln818_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.70ns)   --->   "%r_V_2713 = sub i9 %zext_ln1273_365, i9 %zext_ln1270_15"   --->   Operation 1374 'sub' 'r_V_2713' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln818_273 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2713, i32 1, i32 8"   --->   Operation 1375 'partselect' 'trunc_ln818_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln1273_1611 = sext i8 %trunc_ln818_273"   --->   Operation 1376 'sext' 'sext_ln1273_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln1270_16 = zext i7 %mult_V_2103"   --->   Operation 1377 'zext' 'zext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.72ns)   --->   "%r_V_2715 = sub i11 %sext_ln1270_78, i11 %zext_ln1273_363"   --->   Operation 1378 'sub' 'r_V_2715' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln818_274 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2715, i32 1, i32 10"   --->   Operation 1379 'partselect' 'trunc_ln818_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1273_1612 = sext i10 %trunc_ln818_274"   --->   Operation 1380 'sext' 'sext_ln1273_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1381 [1/1] (0.71ns)   --->   "%r_V_2716 = add i10 %zext_ln1273_366, i10 %zext_ln1273_362"   --->   Operation 1381 'add' 'r_V_2716' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2716, i32 1, i32 9"   --->   Operation 1382 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln17_393 = zext i9 %mult_V_407" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1383 'zext' 'zext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln1273_1613 = sext i9 %r_V_2721"   --->   Operation 1384 'sext' 'sext_ln1273_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.71ns)   --->   "%r_V_2717 = sub i10 %sext_ln1273_1613, i10 %zext_ln1273_362"   --->   Operation 1385 'sub' 'r_V_2717' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln818_275 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2717, i32 1, i32 9"   --->   Operation 1386 'partselect' 'trunc_ln818_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln1270_79 = sext i9 %trunc_ln818_275"   --->   Operation 1387 'sext' 'sext_ln1270_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln1270_80 = sext i9 %trunc_ln818_275"   --->   Operation 1388 'sext' 'sext_ln1270_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln17_394 = zext i8 %r_V_2965" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1389 'zext' 'zext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (0.70ns)   --->   "%r_V_2719 = sub i7 0, i7 %zext_ln1273_364"   --->   Operation 1390 'sub' 'r_V_2719' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln818_276 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2719, i32 1, i32 6"   --->   Operation 1391 'partselect' 'trunc_ln818_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln818_590 = sext i6 %trunc_ln818_276"   --->   Operation 1392 'sext' 'sext_ln818_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln17_395 = zext i5 %mult_V_408" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1393 'zext' 'zext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1394 [1/1] (0.00ns)   --->   "%zext_ln17_396 = zext i5 %mult_V_408" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1394 'zext' 'zext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.70ns)   --->   "%r_V_2720 = add i9 %zext_ln1270_15, i9 %zext_ln1273_365"   --->   Operation 1395 'add' 'r_V_2720' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1396 [1/1] (0.00ns)   --->   "%mult_V_409 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2720, i32 1, i32 8"   --->   Operation 1396 'partselect' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln818_191 = zext i8 %mult_V_409"   --->   Operation 1397 'zext' 'zext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln17_397 = zext i8 %mult_V_409" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1398 'zext' 'zext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln1273_1614 = sext i8 %trunc_ln818_277"   --->   Operation 1399 'sext' 'sext_ln1273_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (0.70ns)   --->   "%r_V_2722 = sub i8 0, i8 %zext_ln1270_16"   --->   Operation 1400 'sub' 'r_V_2722' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln818_278 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2722, i32 1, i32 7"   --->   Operation 1401 'partselect' 'trunc_ln818_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i7 %trunc_ln818_278" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1402 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln1273_368 = zext i6 %data_V_144"   --->   Operation 1403 'zext' 'zext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (0.00ns)   --->   "%zext_ln1273_369 = zext i6 %data_V_144"   --->   Operation 1404 'zext' 'zext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln1273_370 = zext i6 %data_V_144"   --->   Operation 1405 'zext' 'zext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1406 [1/1] (0.00ns)   --->   "%r_V_2967 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_144, i2 0"   --->   Operation 1406 'bitconcatenate' 'r_V_2967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln1273_371 = zext i8 %r_V_2967"   --->   Operation 1407 'zext' 'zext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1408 [1/1] (0.70ns)   --->   "%r_V_2723 = sub i9 0, i9 %zext_ln1273_371"   --->   Operation 1408 'sub' 'r_V_2723' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1270_81 = sext i9 %r_V_2723"   --->   Operation 1409 'sext' 'sext_ln1270_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.00ns)   --->   "%trunc_ln818_279 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2723, i32 1, i32 8"   --->   Operation 1410 'partselect' 'trunc_ln818_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln17_1659 = sext i8 %trunc_ln818_279" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1411 'sext' 'sext_ln17_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1273_1615 = sext i8 %trunc_ln818_279"   --->   Operation 1412 'sext' 'sext_ln1273_1615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1413 [1/1] (0.70ns)   --->   "%r_V_2724 = sub i9 %zext_ln1273_369, i9 %zext_ln1273_371"   --->   Operation 1413 'sub' 'r_V_2724' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln818_280 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2724, i32 1, i32 8"   --->   Operation 1414 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln818_591 = sext i8 %trunc_ln818_280"   --->   Operation 1415 'sext' 'sext_ln818_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln17_398 = zext i5 %mult_V_410" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1416 'zext' 'zext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (0.00ns)   --->   "%r_V_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_144, i3 0"   --->   Operation 1417 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.00ns)   --->   "%zext_ln1273_372 = zext i9 %r_V_11"   --->   Operation 1418 'zext' 'zext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1419 [1/1] (0.71ns)   --->   "%r_V_2725 = sub i10 %zext_ln1273_368, i10 %zext_ln1273_372"   --->   Operation 1419 'sub' 'r_V_2725' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln818_281 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2725, i32 1, i32 9"   --->   Operation 1420 'partselect' 'trunc_ln818_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1273_1617 = sext i9 %trunc_ln818_281"   --->   Operation 1421 'sext' 'sext_ln1273_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.00ns)   --->   "%r_V_2966 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_144, i1 0"   --->   Operation 1422 'bitconcatenate' 'r_V_2966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln1270_17 = zext i7 %r_V_2966"   --->   Operation 1423 'zext' 'zext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln1270_18 = zext i7 %r_V_2966"   --->   Operation 1424 'zext' 'zext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln1270_19 = zext i7 %r_V_2966"   --->   Operation 1425 'zext' 'zext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [1/1] (0.70ns)   --->   "%r_V_2726 = sub i9 %zext_ln1273_371, i9 %zext_ln1273_369"   --->   Operation 1426 'sub' 'r_V_2726' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln818_282 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2726, i32 1, i32 8"   --->   Operation 1427 'partselect' 'trunc_ln818_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln17_1660 = sext i8 %trunc_ln818_282" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1428 'sext' 'sext_ln17_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln1273_373 = zext i11 %sext_ln17_1660"   --->   Operation 1429 'zext' 'zext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1430 [1/1] (0.70ns)   --->   "%r_V_2727 = sub i8 0, i8 %zext_ln1270_19"   --->   Operation 1430 'sub' 'r_V_2727' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln818_283 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2727, i32 1, i32 7"   --->   Operation 1431 'partselect' 'trunc_ln818_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln17_1661 = sext i7 %trunc_ln818_283" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1432 'sext' 'sext_ln17_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1273_1618 = sext i6 %trunc_ln818_284"   --->   Operation 1433 'sext' 'sext_ln1273_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln1273_1619 = sext i6 %trunc_ln818_284"   --->   Operation 1434 'sext' 'sext_ln1273_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.71ns)   --->   "%r_V_2729 = sub i10 %sext_ln1270_81, i10 %zext_ln1273_368"   --->   Operation 1435 'sub' 'r_V_2729' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln818_285 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2729, i32 1, i32 9"   --->   Operation 1436 'partselect' 'trunc_ln818_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln17_1662 = sext i9 %trunc_ln818_285" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1437 'sext' 'sext_ln17_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.71ns)   --->   "%r_V_2730 = sub i10 %zext_ln1270_18, i10 %zext_ln1273_372"   --->   Operation 1438 'sub' 'r_V_2730' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln818_286 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2730, i32 1, i32 9"   --->   Operation 1439 'partselect' 'trunc_ln818_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln1273_1620 = sext i9 %trunc_ln818_286"   --->   Operation 1440 'sext' 'sext_ln1273_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [1/1] (0.00ns)   --->   "%shl_ln1273_906 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_144, i4 0"   --->   Operation 1441 'bitconcatenate' 'shl_ln1273_906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln1273_374 = zext i10 %shl_ln1273_906"   --->   Operation 1442 'zext' 'zext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (0.72ns)   --->   "%r_V_2731 = sub i11 %zext_ln1270_17, i11 %zext_ln1273_374"   --->   Operation 1443 'sub' 'r_V_2731' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln818_287 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2731, i32 1, i32 10"   --->   Operation 1444 'partselect' 'trunc_ln818_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1445 [1/1] (0.70ns)   --->   "%r_V_2732 = add i9 %zext_ln1273_371, i9 %zext_ln1273_369"   --->   Operation 1445 'add' 'r_V_2732' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2732, i32 1, i32 8"   --->   Operation 1446 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln818_192 = zext i8 %mult_V_411"   --->   Operation 1447 'zext' 'zext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln17_401 = zext i7 %r_V_2966" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1448 'zext' 'zext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln17_402 = zext i8 %r_V_2967" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1449 'zext' 'zext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln1273_375 = zext i6 %data_V_145"   --->   Operation 1450 'zext' 'zext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln1273_376 = zext i6 %data_V_145"   --->   Operation 1451 'zext' 'zext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln1273_377 = zext i6 %data_V_145"   --->   Operation 1452 'zext' 'zext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1453 [1/1] (0.70ns)   --->   "%r_V_2734 = sub i7 0, i7 %zext_ln1273_377"   --->   Operation 1453 'sub' 'r_V_2734' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln818_288 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2734, i32 1, i32 6"   --->   Operation 1454 'partselect' 'trunc_ln818_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns)   --->   "%sext_ln17_1663 = sext i6 %trunc_ln818_288" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1455 'sext' 'sext_ln17_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln17_1664 = sext i6 %trunc_ln818_288" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1456 'sext' 'sext_ln17_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln17_1665 = sext i6 %trunc_ln818_288" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1457 'sext' 'sext_ln17_1665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (0.00ns)   --->   "%r_V_2737 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_145, i2 0"   --->   Operation 1458 'bitconcatenate' 'r_V_2737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln1273_378 = zext i8 %r_V_2737"   --->   Operation 1459 'zext' 'zext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.70ns)   --->   "%r_V_2735 = sub i9 %zext_ln1273_378, i9 %zext_ln1273_376"   --->   Operation 1460 'sub' 'r_V_2735' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/1] (0.00ns)   --->   "%trunc_ln818_289 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2735, i32 1, i32 8"   --->   Operation 1461 'partselect' 'trunc_ln818_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln818_592 = sext i8 %trunc_ln818_289"   --->   Operation 1462 'sext' 'sext_ln818_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln818_193 = zext i11 %sext_ln818_592"   --->   Operation 1463 'zext' 'zext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln818_194 = zext i5 %mult_V_412"   --->   Operation 1464 'zext' 'zext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (0.00ns)   --->   "%zext_ln17_403 = zext i5 %mult_V_412" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1465 'zext' 'zext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln17_404 = zext i5 %mult_V_412" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1466 'zext' 'zext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns)   --->   "%shl_ln1273_907 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_145, i3 0"   --->   Operation 1467 'bitconcatenate' 'shl_ln1273_907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln1273_379 = zext i9 %shl_ln1273_907"   --->   Operation 1468 'zext' 'zext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1469 [1/1] (0.71ns)   --->   "%r_V_2736 = sub i10 %zext_ln1273_375, i10 %zext_ln1273_379"   --->   Operation 1469 'sub' 'r_V_2736' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln818_290 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2736, i32 1, i32 9"   --->   Operation 1470 'partselect' 'trunc_ln818_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln1270_82 = sext i9 %trunc_ln818_290"   --->   Operation 1471 'sext' 'sext_ln1270_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns)   --->   "%mult_V_2104 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_145, i1 0"   --->   Operation 1472 'bitconcatenate' 'mult_V_2104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln17_405 = zext i7 %mult_V_2104" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1473 'zext' 'zext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln1273_380 = zext i7 %mult_V_2104"   --->   Operation 1474 'zext' 'zext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln1273_381 = zext i7 %mult_V_2104"   --->   Operation 1475 'zext' 'zext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.71ns)   --->   "%r_V_2738 = sub i10 %zext_ln1273_381, i10 %zext_ln1273_379"   --->   Operation 1476 'sub' 'r_V_2738' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln818_291 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2738, i32 1, i32 9"   --->   Operation 1477 'partselect' 'trunc_ln818_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1478 [1/1] (0.70ns)   --->   "%r_V_2739 = sub i8 0, i8 %zext_ln1273_380"   --->   Operation 1478 'sub' 'r_V_2739' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1479 [1/1] (0.00ns)   --->   "%trunc_ln818_292 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2739, i32 1, i32 7"   --->   Operation 1479 'partselect' 'trunc_ln818_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln17_1666 = sext i7 %trunc_ln818_292" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1480 'sext' 'sext_ln17_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln17_1667 = sext i7 %trunc_ln818_292" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1481 'sext' 'sext_ln17_1667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1482 [1/1] (0.70ns)   --->   "%r_V_2741 = add i9 %zext_ln1273_378, i9 %zext_ln1273_376"   --->   Operation 1482 'add' 'r_V_2741' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/1] (0.00ns)   --->   "%mult_V_414 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2741, i32 1, i32 8"   --->   Operation 1483 'partselect' 'mult_V_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln818_195 = zext i8 %mult_V_414"   --->   Operation 1484 'zext' 'zext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1485 [1/1] (0.00ns)   --->   "%zext_ln17_406 = zext i8 %mult_V_414" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1485 'zext' 'zext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.71ns)   --->   "%r_V_2742 = sub i10 %zext_ln1273_379, i10 %zext_ln1273_381"   --->   Operation 1486 'sub' 'r_V_2742' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln818_293 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2742, i32 1, i32 9"   --->   Operation 1487 'partselect' 'trunc_ln818_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.70ns)   --->   "%sub_ln1273_1392 = sub i9 0, i9 %zext_ln1273_378"   --->   Operation 1488 'sub' 'sub_ln1273_1392' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1273_1624 = sext i9 %sub_ln1273_1392"   --->   Operation 1489 'sext' 'sext_ln1273_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.71ns)   --->   "%r_V_2743 = sub i10 %sext_ln1273_1624, i10 %zext_ln1273_375"   --->   Operation 1490 'sub' 'r_V_2743' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln818_294 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2743, i32 1, i32 9"   --->   Operation 1491 'partselect' 'trunc_ln818_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i9 %trunc_ln818_294" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1492 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln1273_383 = zext i6 %data_V_146"   --->   Operation 1493 'zext' 'zext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln1273_384 = zext i6 %data_V_146"   --->   Operation 1494 'zext' 'zext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln1273_385 = zext i6 %data_V_146"   --->   Operation 1495 'zext' 'zext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln1273_386 = zext i6 %data_V_146"   --->   Operation 1496 'zext' 'zext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.00ns)   --->   "%mult_V_2105 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_146, i2 0"   --->   Operation 1497 'bitconcatenate' 'mult_V_2105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln1273_387 = zext i8 %mult_V_2105"   --->   Operation 1498 'zext' 'zext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.70ns)   --->   "%r_V_2744 = sub i9 %zext_ln1273_387, i9 %zext_ln1273_385"   --->   Operation 1499 'sub' 'r_V_2744' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln818_295 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2744, i32 1, i32 8"   --->   Operation 1500 'partselect' 'trunc_ln818_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (0.00ns)   --->   "%r_V_2752 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_146, i3 0"   --->   Operation 1501 'bitconcatenate' 'r_V_2752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln1273_390 = zext i9 %r_V_2752"   --->   Operation 1502 'zext' 'zext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1503 [1/1] (0.71ns)   --->   "%r_V_2745 = sub i10 %zext_ln1273_384, i10 %zext_ln1273_390"   --->   Operation 1503 'sub' 'r_V_2745' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln818_296 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2745, i32 1, i32 9"   --->   Operation 1504 'partselect' 'trunc_ln818_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln1273_1626 = sext i9 %trunc_ln818_296"   --->   Operation 1505 'sext' 'sext_ln1273_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1506 [1/1] (0.71ns)   --->   "%r_V_2746 = sub i10 0, i10 %zext_ln1273_390"   --->   Operation 1506 'sub' 'r_V_2746' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln818_297 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2746, i32 1, i32 9"   --->   Operation 1507 'partselect' 'trunc_ln818_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1273_1627 = sext i9 %trunc_ln818_297"   --->   Operation 1508 'sext' 'sext_ln1273_1627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.70ns)   --->   "%r_V_2747 = sub i7 0, i7 %zext_ln1273_383"   --->   Operation 1509 'sub' 'r_V_2747' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.00ns)   --->   "%trunc_ln818_298 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2747, i32 1, i32 6"   --->   Operation 1510 'partselect' 'trunc_ln818_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln17_1668 = sext i6 %trunc_ln818_298" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1511 'sext' 'sext_ln17_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln17_1669 = sext i6 %trunc_ln818_298" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1512 'sext' 'sext_ln17_1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln1273_1628 = sext i6 %trunc_ln818_298"   --->   Operation 1513 'sext' 'sext_ln1273_1628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%r_V_2968 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_146, i1 0"   --->   Operation 1514 'bitconcatenate' 'r_V_2968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln1270_20 = zext i7 %r_V_2968"   --->   Operation 1515 'zext' 'zext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.70ns)   --->   "%r_V_2753 = sub i9 0, i9 %zext_ln1273_387"   --->   Operation 1516 'sub' 'r_V_2753' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln1273_1629 = sext i9 %r_V_2753"   --->   Operation 1517 'sext' 'sext_ln1273_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1518 [1/1] (0.71ns)   --->   "%r_V_2748 = sub i10 %sext_ln1273_1629, i10 %zext_ln1273_384"   --->   Operation 1518 'sub' 'r_V_2748' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln818_299 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2748, i32 1, i32 9"   --->   Operation 1519 'partselect' 'trunc_ln818_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln818_593 = sext i9 %trunc_ln818_299"   --->   Operation 1520 'sext' 'sext_ln818_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln818_196 = zext i5 %mult_V_415"   --->   Operation 1521 'zext' 'zext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln17_407 = zext i5 %mult_V_415" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1522 'zext' 'zext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1523 [1/1] (0.71ns)   --->   "%r_V_2749 = sub i10 %zext_ln1273_390, i10 %zext_ln1270_20"   --->   Operation 1523 'sub' 'r_V_2749' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln818_300 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2749, i32 1, i32 9"   --->   Operation 1524 'partselect' 'trunc_ln818_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (0.70ns)   --->   "%r_V_2750 = add i9 %zext_ln1273_387, i9 %zext_ln1273_385"   --->   Operation 1525 'add' 'r_V_2750' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2750, i32 1, i32 8"   --->   Operation 1526 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln818_197 = zext i8 %mult_V_416"   --->   Operation 1527 'zext' 'zext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.70ns)   --->   "%r_V_2751 = sub i9 %zext_ln1273_385, i9 %zext_ln1273_387"   --->   Operation 1528 'sub' 'r_V_2751' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln818_301 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2751, i32 1, i32 8"   --->   Operation 1529 'partselect' 'trunc_ln818_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1270_83 = sext i8 %trunc_ln818_301"   --->   Operation 1530 'sext' 'sext_ln1270_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln1270_84 = sext i8 %trunc_ln818_301"   --->   Operation 1531 'sext' 'sext_ln1270_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln818_302 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2753, i32 1, i32 8"   --->   Operation 1532 'partselect' 'trunc_ln818_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1273_1631 = sext i8 %trunc_ln818_302"   --->   Operation 1533 'sext' 'sext_ln1273_1631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln1273_1632 = sext i8 %trunc_ln818_302"   --->   Operation 1534 'sext' 'sext_ln1273_1632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.71ns)   --->   "%r_V_2754 = sub i10 %zext_ln1270_20, i10 %zext_ln1273_390"   --->   Operation 1535 'sub' 'r_V_2754' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln818_303 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2754, i32 1, i32 9"   --->   Operation 1536 'partselect' 'trunc_ln818_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln17_1670 = sext i9 %trunc_ln818_303" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1537 'sext' 'sext_ln17_1670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln17_408 = zext i7 %r_V_2968" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1538 'zext' 'zext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln1273_393 = zext i6 %data_V_147"   --->   Operation 1539 'zext' 'zext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln1273_394 = zext i6 %data_V_147"   --->   Operation 1540 'zext' 'zext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%mult_V_458 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_147, i1 0"   --->   Operation 1541 'bitconcatenate' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln1273_395 = zext i7 %mult_V_458"   --->   Operation 1542 'zext' 'zext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln1273_396 = zext i7 %mult_V_458"   --->   Operation 1543 'zext' 'zext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.70ns)   --->   "%r_V_2756 = sub i8 0, i8 %zext_ln1273_396"   --->   Operation 1544 'sub' 'r_V_2756' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%trunc_ln818_304 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2756, i32 1, i32 7"   --->   Operation 1545 'partselect' 'trunc_ln818_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1273_1633 = sext i7 %trunc_ln818_304"   --->   Operation 1546 'sext' 'sext_ln1273_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln1273_1634 = sext i7 %trunc_ln818_304"   --->   Operation 1547 'sext' 'sext_ln1273_1634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1548 [1/1] (0.00ns)   --->   "%shl_ln1273_908 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_147, i3 0"   --->   Operation 1548 'bitconcatenate' 'shl_ln1273_908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln1273_397 = zext i9 %shl_ln1273_908"   --->   Operation 1549 'zext' 'zext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/1] (0.71ns)   --->   "%r_V_2757 = sub i10 %zext_ln1273_393, i10 %zext_ln1273_397"   --->   Operation 1550 'sub' 'r_V_2757' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln818_305 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2757, i32 1, i32 9"   --->   Operation 1551 'partselect' 'trunc_ln818_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1273_1635 = sext i9 %trunc_ln818_305"   --->   Operation 1552 'sext' 'sext_ln1273_1635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns)   --->   "%r_V_2761 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_147, i2 0"   --->   Operation 1553 'bitconcatenate' 'r_V_2761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln1273_398 = zext i8 %r_V_2761"   --->   Operation 1554 'zext' 'zext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.70ns)   --->   "%r_V_2758 = sub i9 %zext_ln1273_398, i9 %zext_ln1273_394"   --->   Operation 1555 'sub' 'r_V_2758' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln818_306 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2758, i32 1, i32 8"   --->   Operation 1556 'partselect' 'trunc_ln818_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.71ns)   --->   "%r_V_2759 = sub i10 %zext_ln1273_397, i10 %zext_ln1273_393"   --->   Operation 1557 'sub' 'r_V_2759' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.00ns)   --->   "%trunc_ln818_307 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2759, i32 1, i32 9"   --->   Operation 1558 'partselect' 'trunc_ln818_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [1/1] (0.00ns)   --->   "%sext_ln818_594 = sext i9 %trunc_ln818_307"   --->   Operation 1559 'sext' 'sext_ln818_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln818_198 = zext i11 %sext_ln818_594"   --->   Operation 1560 'zext' 'zext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln17_410 = zext i5 %mult_V_417" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1561 'zext' 'zext_ln17_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln17_1672 = sext i6 %trunc_ln818_308" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1562 'sext' 'sext_ln17_1672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln1270_85 = sext i6 %trunc_ln818_308"   --->   Operation 1563 'sext' 'sext_ln1270_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.00ns)   --->   "%zext_ln17_411 = zext i7 %mult_V_458" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1564 'zext' 'zext_ln17_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1565 [1/1] (0.70ns)   --->   "%r_V_2762 = sub i9 0, i9 %zext_ln1273_398"   --->   Operation 1565 'sub' 'r_V_2762' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.00ns)   --->   "%trunc_ln818_309 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2762, i32 1, i32 8"   --->   Operation 1566 'partselect' 'trunc_ln818_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln17_1673 = sext i8 %trunc_ln818_309" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1567 'sext' 'sext_ln17_1673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1568 [1/1] (0.71ns)   --->   "%r_V_2763 = sub i10 %zext_ln1273_395, i10 %zext_ln1273_397"   --->   Operation 1568 'sub' 'r_V_2763' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln818_310 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2763, i32 1, i32 9"   --->   Operation 1569 'partselect' 'trunc_ln818_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln1273_1636 = sext i9 %trunc_ln818_310"   --->   Operation 1570 'sext' 'sext_ln1273_1636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (0.70ns)   --->   "%r_V_2764 = sub i9 %zext_ln1273_394, i9 %zext_ln1273_398"   --->   Operation 1571 'sub' 'r_V_2764' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln818_311 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2764, i32 1, i32 8"   --->   Operation 1572 'partselect' 'trunc_ln818_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln17_1674 = sext i8 %trunc_ln818_311" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1573 'sext' 'sext_ln17_1674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i8 %trunc_ln818_311" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1574 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1575 [1/1] (0.00ns)   --->   "%zext_ln1273_400 = zext i6 %data_V_148"   --->   Operation 1575 'zext' 'zext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln1273_401 = zext i6 %data_V_148"   --->   Operation 1576 'zext' 'zext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln1273_402 = zext i6 %data_V_148"   --->   Operation 1577 'zext' 'zext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln1273_403 = zext i6 %data_V_148"   --->   Operation 1578 'zext' 'zext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1579 [1/1] (0.00ns)   --->   "%r_V_2970 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_148, i2 0"   --->   Operation 1579 'bitconcatenate' 'r_V_2970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln1273_404 = zext i8 %r_V_2970"   --->   Operation 1580 'zext' 'zext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.70ns)   --->   "%r_V_2765 = add i9 %zext_ln1273_404, i9 %zext_ln1273_402"   --->   Operation 1581 'add' 'r_V_2765' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1582 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2765, i32 1, i32 8"   --->   Operation 1582 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln818_199 = zext i8 %mult_V_418"   --->   Operation 1583 'zext' 'zext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.00ns)   --->   "%zext_ln17_412 = zext i8 %mult_V_418" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1584 'zext' 'zext_ln17_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1585 [1/1] (0.70ns)   --->   "%r_V_2766 = sub i9 0, i9 %zext_ln1273_404"   --->   Operation 1585 'sub' 'r_V_2766' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1270_86 = sext i9 %r_V_2766"   --->   Operation 1586 'sext' 'sext_ln1270_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln818_312 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2766, i32 1, i32 8"   --->   Operation 1587 'partselect' 'trunc_ln818_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln17_1675 = sext i8 %trunc_ln818_312" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1588 'sext' 'sext_ln17_1675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln1273_1637 = sext i8 %trunc_ln818_312"   --->   Operation 1589 'sext' 'sext_ln1273_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1590 [1/1] (0.70ns)   --->   "%r_V_2767 = sub i9 %zext_ln1273_404, i9 %zext_ln1273_402"   --->   Operation 1590 'sub' 'r_V_2767' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln818_313 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2767, i32 1, i32 8"   --->   Operation 1591 'partselect' 'trunc_ln818_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln818_595 = sext i8 %trunc_ln818_313"   --->   Operation 1592 'sext' 'sext_ln818_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln818_200 = zext i11 %sext_ln818_595"   --->   Operation 1593 'zext' 'zext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln818_201 = zext i5 %mult_V_419"   --->   Operation 1594 'zext' 'zext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln17_413 = zext i5 %mult_V_419" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1595 'zext' 'zext_ln17_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln17_414 = zext i5 %mult_V_419" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1596 'zext' 'zext_ln17_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns)   --->   "%r_V_2969 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_148, i1 0"   --->   Operation 1597 'bitconcatenate' 'r_V_2969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln1270_21 = zext i7 %r_V_2969"   --->   Operation 1598 'zext' 'zext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln1270_22 = zext i7 %r_V_2969"   --->   Operation 1599 'zext' 'zext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1600 [1/1] (0.70ns)   --->   "%r_V_2768 = sub i9 %zext_ln1273_402, i9 %zext_ln1273_404"   --->   Operation 1600 'sub' 'r_V_2768' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln818_314 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2768, i32 1, i32 8"   --->   Operation 1601 'partselect' 'trunc_ln818_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1602 [1/1] (0.00ns)   --->   "%sext_ln1273_1638 = sext i8 %trunc_ln818_314"   --->   Operation 1602 'sext' 'sext_ln1273_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln1273_1639 = sext i8 %trunc_ln818_314"   --->   Operation 1603 'sext' 'sext_ln1273_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1273_1641 = sext i8 %trunc_ln818_314"   --->   Operation 1604 'sext' 'sext_ln1273_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.70ns)   --->   "%r_V_2769 = sub i7 0, i7 %zext_ln1273_401"   --->   Operation 1605 'sub' 'r_V_2769' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln818_315 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2769, i32 1, i32 6"   --->   Operation 1606 'partselect' 'trunc_ln818_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln17_1676 = sext i6 %trunc_ln818_315" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1607 'sext' 'sext_ln17_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln1273_1645 = sext i6 %trunc_ln818_315"   --->   Operation 1608 'sext' 'sext_ln1273_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns)   --->   "%r_V_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_148, i3 0"   --->   Operation 1609 'bitconcatenate' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1610 [1/1] (0.00ns)   --->   "%zext_ln1273_405 = zext i9 %r_V_15"   --->   Operation 1610 'zext' 'zext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1611 [1/1] (0.71ns)   --->   "%r_V_2770 = add i10 %zext_ln1273_405, i10 %zext_ln1273_400"   --->   Operation 1611 'add' 'r_V_2770' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1612 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2770, i32 1, i32 9"   --->   Operation 1612 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln17_415 = zext i9 %mult_V_420" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1613 'zext' 'zext_ln17_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1614 [1/1] (0.71ns)   --->   "%r_V_2771 = sub i10 %sext_ln1270_86, i10 %zext_ln1273_400"   --->   Operation 1614 'sub' 'r_V_2771' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln818_316 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2771, i32 1, i32 9"   --->   Operation 1615 'partselect' 'trunc_ln818_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln1273_1648 = sext i9 %trunc_ln818_316"   --->   Operation 1616 'sext' 'sext_ln1273_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.70ns)   --->   "%r_V_2772 = sub i8 0, i8 %zext_ln1270_22"   --->   Operation 1617 'sub' 'r_V_2772' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1618 [1/1] (0.00ns)   --->   "%trunc_ln818_317 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2772, i32 1, i32 7"   --->   Operation 1618 'partselect' 'trunc_ln818_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln1270_87 = sext i7 %trunc_ln818_317"   --->   Operation 1619 'sext' 'sext_ln1270_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln17_416 = zext i7 %r_V_2969" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1620 'zext' 'zext_ln17_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1621 [1/1] (0.71ns)   --->   "%r_V_2774 = sub i10 %zext_ln1273_405, i10 %zext_ln1270_21"   --->   Operation 1621 'sub' 'r_V_2774' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln818_318 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2774, i32 1, i32 9"   --->   Operation 1622 'partselect' 'trunc_ln818_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln818_202 = zext i5 %mult_V_421"   --->   Operation 1623 'zext' 'zext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln17_417 = zext i5 %mult_V_421" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1624 'zext' 'zext_ln17_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln17_418 = zext i5 %mult_V_421" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1625 'zext' 'zext_ln17_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln1273_406 = zext i6 %data_V_149"   --->   Operation 1626 'zext' 'zext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln1273_407 = zext i6 %data_V_149"   --->   Operation 1627 'zext' 'zext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln1273_408 = zext i6 %data_V_149"   --->   Operation 1628 'zext' 'zext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln1273_409 = zext i6 %data_V_149"   --->   Operation 1629 'zext' 'zext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1630 [1/1] (0.00ns)   --->   "%r_V_2775 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_149, i3 0"   --->   Operation 1630 'bitconcatenate' 'r_V_2775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln1270_23 = zext i9 %r_V_2775"   --->   Operation 1631 'zext' 'zext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.00ns)   --->   "%mult_V_422 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_149, i2 0"   --->   Operation 1632 'bitconcatenate' 'mult_V_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln17_419 = zext i8 %mult_V_422" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1633 'zext' 'zext_ln17_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1634 [1/1] (0.00ns)   --->   "%r_V_2777 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_149, i1 0"   --->   Operation 1634 'bitconcatenate' 'r_V_2777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln1273_410 = zext i7 %r_V_2777"   --->   Operation 1635 'zext' 'zext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln1273_411 = zext i7 %r_V_2777"   --->   Operation 1636 'zext' 'zext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (0.71ns)   --->   "%r_V_2776 = sub i10 %zext_ln1270_23, i10 %zext_ln1273_411"   --->   Operation 1637 'sub' 'r_V_2776' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln818_319 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2776, i32 1, i32 9"   --->   Operation 1638 'partselect' 'trunc_ln818_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1639 [1/1] (0.70ns)   --->   "%r_V_2778 = sub i7 0, i7 %zext_ln1273_408"   --->   Operation 1639 'sub' 'r_V_2778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln818_320 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2778, i32 1, i32 6"   --->   Operation 1640 'partselect' 'trunc_ln818_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln1273_1651 = sext i6 %trunc_ln818_320"   --->   Operation 1641 'sext' 'sext_ln1273_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [1/1] (0.70ns)   --->   "%r_V_2779 = sub i8 0, i8 %zext_ln1273_410"   --->   Operation 1642 'sub' 'r_V_2779' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln818_321 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2779, i32 1, i32 7"   --->   Operation 1643 'partselect' 'trunc_ln818_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1273_1654 = sext i7 %trunc_ln818_321"   --->   Operation 1644 'sext' 'sext_ln1273_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1273_1656 = sext i7 %trunc_ln818_321"   --->   Operation 1645 'sext' 'sext_ln1273_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/1] (0.71ns)   --->   "%r_V_2780 = sub i10 %zext_ln1273_407, i10 %zext_ln1270_23"   --->   Operation 1646 'sub' 'r_V_2780' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln818_322 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2780, i32 1, i32 9"   --->   Operation 1647 'partselect' 'trunc_ln818_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln1273_412 = zext i8 %mult_V_422"   --->   Operation 1648 'zext' 'zext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1649 [1/1] (0.70ns)   --->   "%r_V_2781 = add i9 %zext_ln1273_412, i9 %zext_ln1273_409"   --->   Operation 1649 'add' 'r_V_2781' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1650 [1/1] (0.00ns)   --->   "%mult_V_423 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2781, i32 1, i32 8"   --->   Operation 1650 'partselect' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1651 [1/1] (0.70ns)   --->   "%r_V_2782 = sub i9 %zext_ln1273_409, i9 %zext_ln1273_412"   --->   Operation 1651 'sub' 'r_V_2782' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.00ns)   --->   "%trunc_ln818_323 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2782, i32 1, i32 8"   --->   Operation 1652 'partselect' 'trunc_ln818_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln1273_1661 = sext i8 %trunc_ln818_323"   --->   Operation 1653 'sext' 'sext_ln1273_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1654 [1/1] (0.70ns)   --->   "%r_V_2783 = sub i9 %zext_ln1273_412, i9 %zext_ln1273_409"   --->   Operation 1654 'sub' 'r_V_2783' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln818_324 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2783, i32 1, i32 8"   --->   Operation 1655 'partselect' 'trunc_ln818_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (0.70ns)   --->   "%r_V_2784 = sub i9 0, i9 %zext_ln1273_412"   --->   Operation 1656 'sub' 'r_V_2784' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln818_325 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2784, i32 1, i32 8"   --->   Operation 1657 'partselect' 'trunc_ln818_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln1273_1664 = sext i8 %trunc_ln818_325"   --->   Operation 1658 'sext' 'sext_ln1273_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1659 [1/1] (0.71ns)   --->   "%r_V_2785 = add i10 %zext_ln1270_23, i10 %zext_ln1273_407"   --->   Operation 1659 'add' 'r_V_2785' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2785, i32 1, i32 9"   --->   Operation 1660 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln17_421 = zext i9 %mult_V_424" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1661 'zext' 'zext_ln17_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln1273_415 = zext i6 %data_V_150"   --->   Operation 1662 'zext' 'zext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln1273_416 = zext i6 %data_V_150"   --->   Operation 1663 'zext' 'zext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.00ns)   --->   "%mult_V_459 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_150, i1 0"   --->   Operation 1664 'bitconcatenate' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln1273_418 = zext i7 %mult_V_459"   --->   Operation 1665 'zext' 'zext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln1273_419 = zext i7 %mult_V_459"   --->   Operation 1666 'zext' 'zext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln1273_420 = zext i7 %mult_V_459"   --->   Operation 1667 'zext' 'zext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.70ns)   --->   "%r_V_2786 = sub i8 0, i8 %zext_ln1273_420"   --->   Operation 1668 'sub' 'r_V_2786' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln818_326 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2786, i32 1, i32 7"   --->   Operation 1669 'partselect' 'trunc_ln818_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln17_1677 = sext i7 %trunc_ln818_326" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1670 'sext' 'sext_ln17_1677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1671 [1/1] (0.00ns)   --->   "%r_V_2789 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_150, i2 0"   --->   Operation 1671 'bitconcatenate' 'r_V_2789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln1273_421 = zext i8 %r_V_2789"   --->   Operation 1672 'zext' 'zext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.70ns)   --->   "%r_V_2787 = sub i9 %zext_ln1273_416, i9 %zext_ln1273_421"   --->   Operation 1673 'sub' 'r_V_2787' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln818_327 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2787, i32 1, i32 8"   --->   Operation 1674 'partselect' 'trunc_ln818_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln17_1678 = sext i8 %trunc_ln818_327" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1675 'sext' 'sext_ln17_1678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.70ns)   --->   "%r_V_2788 = add i9 %zext_ln1273_421, i9 %zext_ln1273_416"   --->   Operation 1676 'add' 'r_V_2788' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1677 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2788, i32 1, i32 8"   --->   Operation 1677 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln818_203 = zext i8 %mult_V_425"   --->   Operation 1678 'zext' 'zext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln17_422 = zext i8 %mult_V_425" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1679 'zext' 'zext_ln17_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln17_423 = zext i7 %mult_V_459" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1680 'zext' 'zext_ln17_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/1] (0.70ns)   --->   "%r_V_2790 = sub i9 0, i9 %zext_ln1273_421"   --->   Operation 1681 'sub' 'r_V_2790' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1270_90 = sext i9 %r_V_2790"   --->   Operation 1682 'sext' 'sext_ln1270_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln818_328 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2790, i32 1, i32 8"   --->   Operation 1683 'partselect' 'trunc_ln818_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1684 [1/1] (0.00ns)   --->   "%sext_ln1273_1665 = sext i8 %trunc_ln818_328"   --->   Operation 1684 'sext' 'sext_ln1273_1665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln818_596 = sext i6 %trunc_ln818_329"   --->   Operation 1685 'sext' 'sext_ln818_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/1] (0.70ns)   --->   "%r_V_2792 = sub i9 %zext_ln1273_421, i9 %zext_ln1273_416"   --->   Operation 1686 'sub' 'r_V_2792' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1687 [1/1] (0.00ns)   --->   "%trunc_ln818_330 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2792, i32 1, i32 8"   --->   Operation 1687 'partselect' 'trunc_ln818_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.71ns)   --->   "%r_V_2793 = sub i10 %sext_ln1270_90, i10 %zext_ln1273_415"   --->   Operation 1688 'sub' 'r_V_2793' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1689 [1/1] (0.00ns)   --->   "%trunc_ln818_331 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2793, i32 1, i32 9"   --->   Operation 1689 'partselect' 'trunc_ln818_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1273_1666 = sext i9 %trunc_ln818_331"   --->   Operation 1690 'sext' 'sext_ln1273_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1691 [1/1] (0.00ns)   --->   "%shl_ln1273_909 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_150, i3 0"   --->   Operation 1691 'bitconcatenate' 'shl_ln1273_909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln1273_423 = zext i9 %shl_ln1273_909"   --->   Operation 1692 'zext' 'zext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [1/1] (0.71ns)   --->   "%r_V_2794 = sub i10 %zext_ln1273_419, i10 %zext_ln1273_423"   --->   Operation 1693 'sub' 'r_V_2794' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln818_332 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2794, i32 1, i32 9"   --->   Operation 1694 'partselect' 'trunc_ln818_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1273_1667 = sext i9 %trunc_ln818_332"   --->   Operation 1695 'sext' 'sext_ln1273_1667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.71ns)   --->   "%sub_ln1273_1424 = sub i10 0, i10 %zext_ln1273_423"   --->   Operation 1696 'sub' 'sub_ln1273_1424' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1273_1640 = sext i10 %sub_ln1273_1424"   --->   Operation 1697 'sext' 'sext_ln1273_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1698 [1/1] (0.72ns)   --->   "%r_V_2795 = sub i11 %sext_ln1273_1640, i11 %zext_ln1273_418"   --->   Operation 1698 'sub' 'r_V_2795' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln818_333 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2795, i32 1, i32 10"   --->   Operation 1699 'partselect' 'trunc_ln818_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln1273_1668 = sext i10 %trunc_ln818_333"   --->   Operation 1700 'sext' 'sext_ln1273_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.71ns)   --->   "%r_V_2796 = sub i10 %zext_ln1273_423, i10 %zext_ln1273_415"   --->   Operation 1701 'sub' 'r_V_2796' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1702 [1/1] (0.00ns)   --->   "%trunc_ln818_334 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2796, i32 1, i32 9"   --->   Operation 1702 'partselect' 'trunc_ln818_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln1273_424 = zext i6 %data_V_151"   --->   Operation 1703 'zext' 'zext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln1273_425 = zext i6 %data_V_151"   --->   Operation 1704 'zext' 'zext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1705 [1/1] (0.00ns)   --->   "%zext_ln1273_426 = zext i6 %data_V_151"   --->   Operation 1705 'zext' 'zext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln1273_427 = zext i6 %data_V_151"   --->   Operation 1706 'zext' 'zext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1707 [1/1] (0.00ns)   --->   "%r_V_2971 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_151, i1 0"   --->   Operation 1707 'bitconcatenate' 'r_V_2971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln1270_24 = zext i7 %r_V_2971"   --->   Operation 1708 'zext' 'zext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln1270_25 = zext i7 %r_V_2971"   --->   Operation 1709 'zext' 'zext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln818_204 = zext i5 %mult_V_427"   --->   Operation 1710 'zext' 'zext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln17_426 = zext i5 %mult_V_427" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1711 'zext' 'zext_ln17_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln17_427 = zext i5 %mult_V_427" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1712 'zext' 'zext_ln17_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1713 [1/1] (0.00ns)   --->   "%r_V_2801 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_151, i2 0"   --->   Operation 1713 'bitconcatenate' 'r_V_2801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln1273_428 = zext i8 %r_V_2801"   --->   Operation 1714 'zext' 'zext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1715 [1/1] (0.70ns)   --->   "%r_V_2804 = sub i9 0, i9 %zext_ln1273_428"   --->   Operation 1715 'sub' 'r_V_2804' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln1273_1642 = sext i9 %r_V_2804"   --->   Operation 1716 'sext' 'sext_ln1273_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (0.71ns)   --->   "%r_V_2798 = sub i10 %sext_ln1273_1642, i10 %zext_ln1273_426"   --->   Operation 1717 'sub' 'r_V_2798' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln818_335 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2798, i32 1, i32 9"   --->   Operation 1718 'partselect' 'trunc_ln818_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln17_1680 = sext i9 %trunc_ln818_335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1719 'sext' 'sext_ln17_1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%shl_ln1273_910 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_151, i3 0"   --->   Operation 1720 'bitconcatenate' 'shl_ln1273_910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln1273_429 = zext i9 %shl_ln1273_910"   --->   Operation 1721 'zext' 'zext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.71ns)   --->   "%r_V_2799 = sub i10 %zext_ln1270_25, i10 %zext_ln1273_429"   --->   Operation 1722 'sub' 'r_V_2799' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln818_336 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2799, i32 1, i32 9"   --->   Operation 1723 'partselect' 'trunc_ln818_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1273_1670 = sext i9 %trunc_ln818_336"   --->   Operation 1724 'sext' 'sext_ln1273_1670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.70ns)   --->   "%r_V_2800 = add i9 %zext_ln1273_428, i9 %zext_ln1273_425"   --->   Operation 1725 'add' 'r_V_2800' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns)   --->   "%mult_V_428 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2800, i32 1, i32 8"   --->   Operation 1726 'partselect' 'mult_V_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln818_205 = zext i8 %mult_V_428"   --->   Operation 1727 'zext' 'zext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln17_428 = zext i8 %mult_V_428" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1728 'zext' 'zext_ln17_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln17_429 = zext i7 %r_V_2971" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1729 'zext' 'zext_ln17_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.71ns)   --->   "%sub_ln1273_1430 = sub i10 0, i10 %zext_ln1273_429"   --->   Operation 1730 'sub' 'sub_ln1273_1430' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln1273_1643 = sext i10 %sub_ln1273_1430"   --->   Operation 1731 'sext' 'sext_ln1273_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (0.72ns)   --->   "%r_V_2802 = sub i11 %sext_ln1273_1643, i11 %zext_ln1273_424"   --->   Operation 1732 'sub' 'r_V_2802' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln818_337 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2802, i32 1, i32 10"   --->   Operation 1733 'partselect' 'trunc_ln818_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (1.23ns)   --->   "%r_V_2803 = mul i11 %zext_ln1273_424, i11 2037"   --->   Operation 1734 'mul' 'r_V_2803' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%trunc_ln818_338 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2803, i32 1, i32 10"   --->   Operation 1735 'partselect' 'trunc_ln818_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln818_339 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2804, i32 1, i32 8"   --->   Operation 1736 'partselect' 'trunc_ln818_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln1273_1672 = sext i8 %trunc_ln818_339"   --->   Operation 1737 'sext' 'sext_ln1273_1672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.00ns)   --->   "%shl_ln1273_911 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_151, i4 0"   --->   Operation 1738 'bitconcatenate' 'shl_ln1273_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln1273_430 = zext i10 %shl_ln1273_911"   --->   Operation 1739 'zext' 'zext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1740 [1/1] (0.72ns)   --->   "%r_V_2805 = sub i11 %zext_ln1270_24, i11 %zext_ln1273_430"   --->   Operation 1740 'sub' 'r_V_2805' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1741 [1/1] (0.00ns)   --->   "%trunc_ln818_340 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2805, i32 1, i32 10"   --->   Operation 1741 'partselect' 'trunc_ln818_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.70ns)   --->   "%r_V_2806 = sub i7 0, i7 %zext_ln1273_427"   --->   Operation 1742 'sub' 'r_V_2806' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln818_341 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2806, i32 1, i32 6"   --->   Operation 1743 'partselect' 'trunc_ln818_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln17_1681 = sext i6 %trunc_ln818_341" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1744 'sext' 'sext_ln17_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.70ns)   --->   "%r_V_2807 = sub i9 %zext_ln1273_428, i9 %zext_ln1273_425"   --->   Operation 1745 'sub' 'r_V_2807' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln818_342 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2807, i32 1, i32 8"   --->   Operation 1746 'partselect' 'trunc_ln818_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.71ns)   --->   "%r_V_2808 = sub i10 %zext_ln1273_429, i10 %zext_ln1270_25"   --->   Operation 1747 'sub' 'r_V_2808' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns)   --->   "%trunc_ln818_343 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2808, i32 1, i32 9"   --->   Operation 1748 'partselect' 'trunc_ln818_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln1273_432 = zext i6 %data_V_152"   --->   Operation 1749 'zext' 'zext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln1273_434 = zext i6 %data_V_152"   --->   Operation 1750 'zext' 'zext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (0.00ns)   --->   "%r_V_2814 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_152, i2 0"   --->   Operation 1751 'bitconcatenate' 'r_V_2814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln1273_435 = zext i8 %r_V_2814"   --->   Operation 1752 'zext' 'zext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1753 [1/1] (0.70ns)   --->   "%r_V_2809 = add i9 %zext_ln1273_435, i9 %zext_ln1273_434"   --->   Operation 1753 'add' 'r_V_2809' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1754 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2809, i32 1, i32 8"   --->   Operation 1754 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln818_206 = zext i8 %mult_V_429"   --->   Operation 1755 'zext' 'zext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln17_430 = zext i8 %mult_V_429" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1756 'zext' 'zext_ln17_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1757 [1/1] (0.70ns)   --->   "%r_V_2810 = sub i9 %zext_ln1273_435, i9 %zext_ln1273_434"   --->   Operation 1757 'sub' 'r_V_2810' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln818_344 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2810, i32 1, i32 8"   --->   Operation 1758 'partselect' 'trunc_ln818_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln17_1682 = sext i8 %trunc_ln818_344" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1759 'sext' 'sext_ln17_1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln17_431 = zext i11 %sext_ln17_1682" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1760 'zext' 'zext_ln17_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.70ns)   --->   "%r_V_2811 = sub i9 %zext_ln1273_434, i9 %zext_ln1273_435"   --->   Operation 1761 'sub' 'r_V_2811' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1762 [1/1] (0.00ns)   --->   "%trunc_ln818_345 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2811, i32 1, i32 8"   --->   Operation 1762 'partselect' 'trunc_ln818_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1273_1675 = sext i8 %trunc_ln818_345"   --->   Operation 1763 'sext' 'sext_ln1273_1675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (0.00ns)   --->   "%sext_ln1273_1676 = sext i6 %trunc_ln818_346"   --->   Operation 1764 'sext' 'sext_ln1273_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln1273_1677 = sext i6 %trunc_ln818_346"   --->   Operation 1765 'sext' 'sext_ln1273_1677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln1273_1678 = sext i6 %trunc_ln818_346"   --->   Operation 1766 'sext' 'sext_ln1273_1678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.00ns)   --->   "%r_V_2972 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_152, i1 0"   --->   Operation 1767 'bitconcatenate' 'r_V_2972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln1270_26 = zext i7 %r_V_2972"   --->   Operation 1768 'zext' 'zext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%zext_ln818_207 = zext i5 %mult_V_430"   --->   Operation 1769 'zext' 'zext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln17_432 = zext i5 %mult_V_430" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1770 'zext' 'zext_ln17_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.00ns)   --->   "%shl_ln1273_912 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_152, i3 0"   --->   Operation 1771 'bitconcatenate' 'shl_ln1273_912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln1273_437 = zext i9 %shl_ln1273_912"   --->   Operation 1772 'zext' 'zext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.71ns)   --->   "%r_V_2813 = sub i10 %zext_ln1273_432, i10 %zext_ln1273_437"   --->   Operation 1773 'sub' 'r_V_2813' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.00ns)   --->   "%trunc_ln818_347 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2813, i32 1, i32 9"   --->   Operation 1774 'partselect' 'trunc_ln818_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1775 [1/1] (0.00ns)   --->   "%sext_ln1270_92 = sext i9 %trunc_ln818_347"   --->   Operation 1775 'sext' 'sext_ln1270_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.71ns)   --->   "%r_V_2815 = sub i10 %zext_ln1273_437, i10 %zext_ln1270_26"   --->   Operation 1776 'sub' 'r_V_2815' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%trunc_ln818_348 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2815, i32 1, i32 9"   --->   Operation 1777 'partselect' 'trunc_ln818_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.70ns)   --->   "%sub_ln1273_1439 = sub i9 0, i9 %zext_ln1273_435"   --->   Operation 1778 'sub' 'sub_ln1273_1439' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%sext_ln1273_1644 = sext i9 %sub_ln1273_1439"   --->   Operation 1779 'sext' 'sext_ln1273_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.71ns)   --->   "%r_V_2816 = sub i10 %sext_ln1273_1644, i10 %zext_ln1273_432"   --->   Operation 1780 'sub' 'r_V_2816' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln818_349 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2816, i32 1, i32 9"   --->   Operation 1781 'partselect' 'trunc_ln818_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i9 %trunc_ln818_349" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1782 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln1273_439 = zext i6 %data_V_153"   --->   Operation 1783 'zext' 'zext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln1273_440 = zext i6 %data_V_153"   --->   Operation 1784 'zext' 'zext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln1273_441 = zext i6 %data_V_153"   --->   Operation 1785 'zext' 'zext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%zext_ln1273_442 = zext i6 %data_V_153"   --->   Operation 1786 'zext' 'zext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln1273_443 = zext i6 %data_V_153"   --->   Operation 1787 'zext' 'zext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%r_V_2826 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_153, i2 0"   --->   Operation 1788 'bitconcatenate' 'r_V_2826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln1273_444 = zext i8 %r_V_2826"   --->   Operation 1789 'zext' 'zext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln1273_445 = zext i8 %r_V_2826"   --->   Operation 1790 'zext' 'zext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.70ns)   --->   "%r_V_2819 = sub i9 0, i9 %zext_ln1273_445"   --->   Operation 1791 'sub' 'r_V_2819' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln1273_1646 = sext i9 %r_V_2819"   --->   Operation 1792 'sext' 'sext_ln1273_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.71ns)   --->   "%r_V_2817 = sub i10 %sext_ln1273_1646, i10 %zext_ln1273_442"   --->   Operation 1793 'sub' 'r_V_2817' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln818_350 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2817, i32 1, i32 9"   --->   Operation 1794 'partselect' 'trunc_ln818_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln17_433 = zext i5 %mult_V_431" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1795 'zext' 'zext_ln17_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.70ns)   --->   "%r_V_2818 = sub i9 %zext_ln1273_445, i9 %zext_ln1273_441"   --->   Operation 1796 'sub' 'r_V_2818' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln818_351 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2818, i32 1, i32 8"   --->   Operation 1797 'partselect' 'trunc_ln818_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.00ns)   --->   "%trunc_ln818_352 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2819, i32 1, i32 8"   --->   Operation 1798 'partselect' 'trunc_ln818_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln1273_1680 = sext i8 %trunc_ln818_352"   --->   Operation 1799 'sext' 'sext_ln1273_1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1800 [1/1] (0.00ns)   --->   "%shl_ln1273_913 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_153, i3 0"   --->   Operation 1800 'bitconcatenate' 'shl_ln1273_913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1801 [1/1] (0.00ns)   --->   "%zext_ln1273_446 = zext i9 %shl_ln1273_913"   --->   Operation 1801 'zext' 'zext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.00ns)   --->   "%r_V_2973 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_153, i1 0"   --->   Operation 1802 'bitconcatenate' 'r_V_2973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln1273_447 = zext i7 %r_V_2973"   --->   Operation 1803 'zext' 'zext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln1273_448 = zext i7 %r_V_2973"   --->   Operation 1804 'zext' 'zext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.71ns)   --->   "%r_V_2820 = sub i10 %zext_ln1273_448, i10 %zext_ln1273_446"   --->   Operation 1805 'sub' 'r_V_2820' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln818_353 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2820, i32 1, i32 9"   --->   Operation 1806 'partselect' 'trunc_ln818_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln1273_1681 = sext i9 %trunc_ln818_353"   --->   Operation 1807 'sext' 'sext_ln1273_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/1] (0.70ns)   --->   "%r_V_2821 = sub i9 %zext_ln1273_441, i9 %zext_ln1273_445"   --->   Operation 1808 'sub' 'r_V_2821' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln818_354 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2821, i32 1, i32 8"   --->   Operation 1809 'partselect' 'trunc_ln818_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln1270_94 = sext i8 %trunc_ln818_354"   --->   Operation 1810 'sext' 'sext_ln1270_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1811 [1/1] (0.70ns)   --->   "%r_V_2822 = sub i8 0, i8 %zext_ln1273_447"   --->   Operation 1811 'sub' 'r_V_2822' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns)   --->   "%trunc_ln818_355 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2822, i32 1, i32 7"   --->   Operation 1812 'partselect' 'trunc_ln818_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln1273_1682 = sext i7 %trunc_ln818_355"   --->   Operation 1813 'sext' 'sext_ln1273_1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.71ns)   --->   "%r_V_2823 = sub i10 %zext_ln1273_446, i10 %zext_ln1273_442"   --->   Operation 1814 'sub' 'r_V_2823' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln818_356 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2823, i32 1, i32 9"   --->   Operation 1815 'partselect' 'trunc_ln818_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln1273_1683 = sext i9 %trunc_ln818_356"   --->   Operation 1816 'sext' 'sext_ln1273_1683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns)   --->   "%zext_ln1273_449 = zext i11 %sext_ln1273_1683"   --->   Operation 1817 'zext' 'zext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns)   --->   "%shl_ln1273_914 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_V_153, i4 0"   --->   Operation 1818 'bitconcatenate' 'shl_ln1273_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln1273_450 = zext i10 %shl_ln1273_914"   --->   Operation 1819 'zext' 'zext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (0.72ns)   --->   "%r_V_2824 = sub i11 %zext_ln1273_444, i11 %zext_ln1273_450"   --->   Operation 1820 'sub' 'r_V_2824' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%trunc_ln818_357 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2824, i32 1, i32 10"   --->   Operation 1821 'partselect' 'trunc_ln818_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.71ns)   --->   "%sub_ln1273_1448 = sub i10 0, i10 %zext_ln1273_446"   --->   Operation 1822 'sub' 'sub_ln1273_1448' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln1273_1647 = sext i10 %sub_ln1273_1448"   --->   Operation 1823 'sext' 'sext_ln1273_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1824 [1/1] (0.72ns)   --->   "%r_V_2825 = sub i11 %sext_ln1273_1647, i11 %zext_ln1273_439"   --->   Operation 1824 'sub' 'r_V_2825' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln818_358 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2825, i32 1, i32 10"   --->   Operation 1825 'partselect' 'trunc_ln818_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln1270_95 = sext i10 %trunc_ln818_358"   --->   Operation 1826 'sext' 'sext_ln1270_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/1] (0.00ns)   --->   "%zext_ln17_434 = zext i7 %r_V_2973" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1827 'zext' 'zext_ln17_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.70ns)   --->   "%r_V_2827 = sub i7 0, i7 %zext_ln1273_440"   --->   Operation 1828 'sub' 'r_V_2827' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns)   --->   "%trunc_ln818_359 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2827, i32 1, i32 6"   --->   Operation 1829 'partselect' 'trunc_ln818_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i6 %trunc_ln818_359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1830 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i6 %trunc_ln818_359" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1831 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln1273_451 = zext i6 %data_V_154"   --->   Operation 1832 'zext' 'zext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [1/1] (0.00ns)   --->   "%zext_ln1273_452 = zext i6 %data_V_154"   --->   Operation 1833 'zext' 'zext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln1273_453 = zext i6 %data_V_154"   --->   Operation 1834 'zext' 'zext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1835 [1/1] (0.00ns)   --->   "%zext_ln1273_454 = zext i6 %data_V_154"   --->   Operation 1835 'zext' 'zext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1836 [1/1] (0.00ns)   --->   "%shl_ln1273_915 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_154, i3 0"   --->   Operation 1836 'bitconcatenate' 'shl_ln1273_915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln1273_455 = zext i9 %shl_ln1273_915"   --->   Operation 1837 'zext' 'zext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.71ns)   --->   "%r_V_2830 = sub i10 0, i10 %zext_ln1273_455"   --->   Operation 1838 'sub' 'r_V_2830' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln1273_1649 = sext i10 %r_V_2830"   --->   Operation 1839 'sext' 'sext_ln1273_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1840 [1/1] (0.00ns)   --->   "%r_V_2835 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_154, i1 0"   --->   Operation 1840 'bitconcatenate' 'r_V_2835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln1273_456 = zext i7 %r_V_2835"   --->   Operation 1841 'zext' 'zext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln1273_457 = zext i7 %r_V_2835"   --->   Operation 1842 'zext' 'zext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln1273_458 = zext i7 %r_V_2835"   --->   Operation 1843 'zext' 'zext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.72ns)   --->   "%r_V_2828 = sub i11 %sext_ln1273_1649, i11 %zext_ln1273_458"   --->   Operation 1844 'sub' 'r_V_2828' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln818_360 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2828, i32 1, i32 10"   --->   Operation 1845 'partselect' 'trunc_ln818_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1273_1685 = sext i10 %trunc_ln818_360"   --->   Operation 1846 'sext' 'sext_ln1273_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.70ns)   --->   "%r_V_2829 = sub i7 0, i7 %zext_ln1273_453"   --->   Operation 1847 'sub' 'r_V_2829' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln818_361 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2829, i32 1, i32 6"   --->   Operation 1848 'partselect' 'trunc_ln818_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1270_96 = sext i6 %trunc_ln818_361"   --->   Operation 1849 'sext' 'sext_ln1270_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln1270_97 = sext i6 %trunc_ln818_361"   --->   Operation 1850 'sext' 'sext_ln1270_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln818_362 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2830, i32 1, i32 9"   --->   Operation 1851 'partselect' 'trunc_ln818_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln1273_1686 = sext i9 %trunc_ln818_362"   --->   Operation 1852 'sext' 'sext_ln1273_1686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1853 [1/1] (0.00ns)   --->   "%shl_ln1273_916 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_154, i2 0"   --->   Operation 1853 'bitconcatenate' 'shl_ln1273_916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (0.00ns)   --->   "%zext_ln1273_459 = zext i8 %shl_ln1273_916"   --->   Operation 1854 'zext' 'zext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.70ns)   --->   "%r_V_2831 = sub i9 0, i9 %zext_ln1273_459"   --->   Operation 1855 'sub' 'r_V_2831' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln1270_98 = sext i9 %r_V_2831"   --->   Operation 1856 'sext' 'sext_ln1270_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln818_363 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2831, i32 1, i32 8"   --->   Operation 1857 'partselect' 'trunc_ln818_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln17_1684 = sext i8 %trunc_ln818_363" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1858 'sext' 'sext_ln17_1684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.70ns)   --->   "%r_V_2832 = sub i9 %zext_ln1273_454, i9 %zext_ln1273_459"   --->   Operation 1859 'sub' 'r_V_2832' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln818_364 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2832, i32 1, i32 8"   --->   Operation 1860 'partselect' 'trunc_ln818_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln17_1685 = sext i8 %trunc_ln818_364" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1861 'sext' 'sext_ln17_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln17_1686 = sext i8 %trunc_ln818_364" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1862 'sext' 'sext_ln17_1686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1863 [1/1] (0.72ns)   --->   "%r_V_2833 = sub i11 %sext_ln1273_1649, i11 %zext_ln1273_452"   --->   Operation 1863 'sub' 'r_V_2833' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln818_365 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2833, i32 1, i32 10"   --->   Operation 1864 'partselect' 'trunc_ln818_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln1273_1687 = sext i10 %trunc_ln818_365"   --->   Operation 1865 'sext' 'sext_ln1273_1687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.70ns)   --->   "%r_V_2834 = sub i9 %zext_ln1273_459, i9 %zext_ln1273_454"   --->   Operation 1866 'sub' 'r_V_2834' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln818_366 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2834, i32 1, i32 8"   --->   Operation 1867 'partselect' 'trunc_ln818_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [1/1] (0.70ns)   --->   "%r_V_2836 = sub i8 0, i8 %zext_ln1273_457"   --->   Operation 1868 'sub' 'r_V_2836' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln818_367 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2836, i32 1, i32 7"   --->   Operation 1869 'partselect' 'trunc_ln818_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln1273_1688 = sext i7 %trunc_ln818_367"   --->   Operation 1870 'sext' 'sext_ln1273_1688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln1273_1689 = sext i7 %trunc_ln818_367"   --->   Operation 1871 'sext' 'sext_ln1273_1689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.71ns)   --->   "%r_V_2837 = sub i10 %zext_ln1273_455, i10 %zext_ln1273_456"   --->   Operation 1872 'sub' 'r_V_2837' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln818_368 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2837, i32 1, i32 9"   --->   Operation 1873 'partselect' 'trunc_ln818_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln1273_1690 = sext i9 %trunc_ln818_368"   --->   Operation 1874 'sext' 'sext_ln1273_1690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%zext_ln1273_460 = zext i11 %sext_ln1273_1690"   --->   Operation 1875 'zext' 'zext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.71ns)   --->   "%r_V_2838 = add i10 %zext_ln1273_455, i10 %zext_ln1273_451"   --->   Operation 1876 'add' 'r_V_2838' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2838, i32 1, i32 9"   --->   Operation 1877 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln17_436 = zext i9 %mult_V_432" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1878 'zext' 'zext_ln17_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.71ns)   --->   "%r_V_2839 = sub i10 %zext_ln1273_451, i10 %zext_ln1273_455"   --->   Operation 1879 'sub' 'r_V_2839' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln818_369 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2839, i32 1, i32 9"   --->   Operation 1880 'partselect' 'trunc_ln818_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln818_599 = sext i9 %trunc_ln818_369"   --->   Operation 1881 'sext' 'sext_ln818_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln818_208 = zext i5 %mult_V_433"   --->   Operation 1882 'zext' 'zext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.70ns)   --->   "%r_V_2840 = add i9 %zext_ln1273_459, i9 %zext_ln1273_454"   --->   Operation 1883 'add' 'r_V_2840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_434 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2840, i32 1, i32 8"   --->   Operation 1884 'partselect' 'mult_V_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln818_209 = zext i8 %mult_V_434"   --->   Operation 1885 'zext' 'zext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1886 [1/1] (0.71ns)   --->   "%r_V_2841 = sub i10 %sext_ln1270_98, i10 %zext_ln1273_451"   --->   Operation 1886 'sub' 'r_V_2841' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln818_370 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2841, i32 1, i32 9"   --->   Operation 1887 'partselect' 'trunc_ln818_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln17_1688 = sext i9 %trunc_ln818_370" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1888 'sext' 'sext_ln17_1688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (0.00ns)   --->   "%zext_ln1273_461 = zext i6 %data_V_155"   --->   Operation 1889 'zext' 'zext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln1273_462 = zext i6 %data_V_155"   --->   Operation 1890 'zext' 'zext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln1273_463 = zext i6 %data_V_155"   --->   Operation 1891 'zext' 'zext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln1273_464 = zext i6 %data_V_155"   --->   Operation 1892 'zext' 'zext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%r_V_2974 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_155, i1 0"   --->   Operation 1893 'bitconcatenate' 'r_V_2974' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln1270_27 = zext i7 %r_V_2974"   --->   Operation 1894 'zext' 'zext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln1270_28 = zext i7 %r_V_2974"   --->   Operation 1895 'zext' 'zext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln1270_29 = zext i7 %r_V_2974"   --->   Operation 1896 'zext' 'zext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.00ns)   --->   "%r_V_2848 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_155, i3 0"   --->   Operation 1897 'bitconcatenate' 'r_V_2848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln1273_465 = zext i9 %r_V_2848"   --->   Operation 1898 'zext' 'zext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.71ns)   --->   "%r_V_2843 = sub i10 %zext_ln1270_29, i10 %zext_ln1273_465"   --->   Operation 1899 'sub' 'r_V_2843' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln818_371 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2843, i32 1, i32 9"   --->   Operation 1900 'partselect' 'trunc_ln818_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln17_1689 = sext i9 %trunc_ln818_371" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1901 'sext' 'sext_ln17_1689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.70ns)   --->   "%r_V_2844 = sub i7 0, i7 %zext_ln1273_463"   --->   Operation 1902 'sub' 'r_V_2844' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln818_372 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2844, i32 1, i32 6"   --->   Operation 1903 'partselect' 'trunc_ln818_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln17_1690 = sext i6 %trunc_ln818_372" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1904 'sext' 'sext_ln17_1690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln1273_1691 = sext i6 %trunc_ln818_372"   --->   Operation 1905 'sext' 'sext_ln1273_1691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.00ns)   --->   "%r_V_2975 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_155, i2 0"   --->   Operation 1906 'bitconcatenate' 'r_V_2975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln1273_466 = zext i8 %r_V_2975"   --->   Operation 1907 'zext' 'zext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1908 [1/1] (0.70ns)   --->   "%r_V_2845 = sub i9 0, i9 %zext_ln1273_466"   --->   Operation 1908 'sub' 'r_V_2845' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1909 [1/1] (0.00ns)   --->   "%sext_ln1270_99 = sext i9 %r_V_2845"   --->   Operation 1909 'sext' 'sext_ln1270_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln818_373 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2845, i32 1, i32 8"   --->   Operation 1910 'partselect' 'trunc_ln818_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns)   --->   "%sext_ln17_1691 = sext i8 %trunc_ln818_373" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1911 'sext' 'sext_ln17_1691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln1273_1692 = sext i8 %trunc_ln818_373"   --->   Operation 1912 'sext' 'sext_ln1273_1692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1913 [1/1] (0.70ns)   --->   "%r_V_2846 = sub i8 0, i8 %zext_ln1270_28"   --->   Operation 1913 'sub' 'r_V_2846' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln818_374 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2846, i32 1, i32 7"   --->   Operation 1914 'partselect' 'trunc_ln818_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln17_1692 = sext i7 %trunc_ln818_374" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1915 'sext' 'sext_ln17_1692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.71ns)   --->   "%r_V_2847 = sub i10 %zext_ln1273_461, i10 %zext_ln1273_465"   --->   Operation 1916 'sub' 'r_V_2847' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1917 [1/1] (0.00ns)   --->   "%trunc_ln818_375 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2847, i32 1, i32 9"   --->   Operation 1917 'partselect' 'trunc_ln818_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln17_437 = zext i5 %mult_V_435" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1918 'zext' 'zext_ln17_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln17_438 = zext i8 %r_V_2975" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1919 'zext' 'zext_ln17_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1920 [1/1] (0.71ns)   --->   "%r_V_2849 = sub i10 %sext_ln1270_99, i10 %zext_ln1273_461"   --->   Operation 1920 'sub' 'r_V_2849' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln818_376 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2849, i32 1, i32 9"   --->   Operation 1921 'partselect' 'trunc_ln818_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1273_1693 = sext i9 %trunc_ln818_376"   --->   Operation 1922 'sext' 'sext_ln1273_1693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.71ns)   --->   "%sub_ln1273_1465 = sub i10 0, i10 %zext_ln1273_465"   --->   Operation 1923 'sub' 'sub_ln1273_1465' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln1273_1650 = sext i10 %sub_ln1273_1465"   --->   Operation 1924 'sext' 'sext_ln1273_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1925 [1/1] (0.72ns)   --->   "%r_V_2850 = sub i11 %sext_ln1273_1650, i11 %zext_ln1270_27"   --->   Operation 1925 'sub' 'r_V_2850' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln818_377 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2850, i32 1, i32 10"   --->   Operation 1926 'partselect' 'trunc_ln818_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln1273_1694 = sext i10 %trunc_ln818_377"   --->   Operation 1927 'sext' 'sext_ln1273_1694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1928 [1/1] (0.70ns)   --->   "%r_V_2851 = sub i9 %zext_ln1273_466, i9 %zext_ln1273_464"   --->   Operation 1928 'sub' 'r_V_2851' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln818_378 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2851, i32 1, i32 8"   --->   Operation 1929 'partselect' 'trunc_ln818_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.70ns)   --->   "%r_V_2852 = sub i9 %zext_ln1273_464, i9 %zext_ln1273_466"   --->   Operation 1930 'sub' 'r_V_2852' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln818_379 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2852, i32 1, i32 8"   --->   Operation 1931 'partselect' 'trunc_ln818_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.00ns)   --->   "%sext_ln1273_1696 = sext i8 %trunc_ln818_379"   --->   Operation 1932 'sext' 'sext_ln1273_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1933 [1/1] (0.70ns)   --->   "%r_V_2853 = add i9 %zext_ln1273_466, i9 %zext_ln1273_464"   --->   Operation 1933 'add' 'r_V_2853' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns)   --->   "%mult_V_436 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2853, i32 1, i32 8"   --->   Operation 1934 'partselect' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.71ns)   --->   "%r_V_2854 = sub i10 %zext_ln1273_465, i10 %zext_ln1273_461"   --->   Operation 1935 'sub' 'r_V_2854' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln818_380 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2854, i32 1, i32 9"   --->   Operation 1936 'partselect' 'trunc_ln818_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i9 %trunc_ln818_380" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1937 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i11 %sext_ln70_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1938 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln1273_469 = zext i6 %data_V_156"   --->   Operation 1939 'zext' 'zext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns)   --->   "%zext_ln1273_470 = zext i6 %data_V_156"   --->   Operation 1940 'zext' 'zext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (0.00ns)   --->   "%zext_ln1273_471 = zext i6 %data_V_156"   --->   Operation 1941 'zext' 'zext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.00ns)   --->   "%r_V_2857 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_156, i2 0"   --->   Operation 1942 'bitconcatenate' 'r_V_2857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln1273_472 = zext i8 %r_V_2857"   --->   Operation 1943 'zext' 'zext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [1/1] (0.70ns)   --->   "%r_V_2855 = sub i9 %zext_ln1273_470, i9 %zext_ln1273_472"   --->   Operation 1944 'sub' 'r_V_2855' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln818_381 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2855, i32 1, i32 8"   --->   Operation 1945 'partselect' 'trunc_ln818_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln818_601 = sext i8 %trunc_ln818_381"   --->   Operation 1946 'sext' 'sext_ln818_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln17_440 = zext i5 %mult_V_437" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1947 'zext' 'zext_ln17_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.70ns)   --->   "%r_V_2856 = sub i9 %zext_ln1273_472, i9 %zext_ln1273_470"   --->   Operation 1948 'sub' 'r_V_2856' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln818_382 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2856, i32 1, i32 8"   --->   Operation 1949 'partselect' 'trunc_ln818_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln1270_100 = sext i8 %trunc_ln818_382"   --->   Operation 1950 'sext' 'sext_ln1270_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln1270_44 = zext i11 %sext_ln1270_100"   --->   Operation 1951 'zext' 'zext_ln1270_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns)   --->   "%mult_V_2106 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_156, i1 0"   --->   Operation 1952 'bitconcatenate' 'mult_V_2106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln17_441 = zext i7 %mult_V_2106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1953 'zext' 'zext_ln17_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.70ns)   --->   "%r_V_2858 = sub i7 0, i7 %zext_ln1273_469"   --->   Operation 1954 'sub' 'r_V_2858' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln818_383 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2858, i32 1, i32 6"   --->   Operation 1955 'partselect' 'trunc_ln818_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln1273_1697 = sext i6 %trunc_ln818_383"   --->   Operation 1956 'sext' 'sext_ln1273_1697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln1273_1698 = sext i6 %trunc_ln818_383"   --->   Operation 1957 'sext' 'sext_ln1273_1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.00ns)   --->   "%shl_ln1273_917 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_156, i3 0"   --->   Operation 1958 'bitconcatenate' 'shl_ln1273_917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln1273_473 = zext i9 %shl_ln1273_917"   --->   Operation 1959 'zext' 'zext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln1273_474 = zext i7 %mult_V_2106"   --->   Operation 1960 'zext' 'zext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln1273_475 = zext i7 %mult_V_2106"   --->   Operation 1961 'zext' 'zext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.71ns)   --->   "%r_V_2859 = sub i10 %zext_ln1273_475, i10 %zext_ln1273_473"   --->   Operation 1962 'sub' 'r_V_2859' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln818_384 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2859, i32 1, i32 9"   --->   Operation 1963 'partselect' 'trunc_ln818_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln1273_1699 = sext i9 %trunc_ln818_384"   --->   Operation 1964 'sext' 'sext_ln1273_1699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1965 [1/1] (0.70ns)   --->   "%r_V_2860 = sub i9 0, i9 %zext_ln1273_472"   --->   Operation 1965 'sub' 'r_V_2860' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns)   --->   "%trunc_ln818_385 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2860, i32 1, i32 8"   --->   Operation 1966 'partselect' 'trunc_ln818_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln1270_101 = sext i8 %trunc_ln818_385"   --->   Operation 1967 'sext' 'sext_ln1270_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1270_102 = sext i8 %trunc_ln818_385"   --->   Operation 1968 'sext' 'sext_ln1270_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (0.70ns)   --->   "%r_V_2862 = add i9 %zext_ln1273_472, i9 %zext_ln1273_470"   --->   Operation 1969 'add' 'r_V_2862' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1970 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2862, i32 1, i32 8"   --->   Operation 1970 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.00ns)   --->   "%zext_ln818_210 = zext i8 %mult_V_439"   --->   Operation 1971 'zext' 'zext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln17_442 = zext i8 %mult_V_439" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1972 'zext' 'zext_ln17_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1973 [1/1] (0.70ns)   --->   "%r_V_2863 = sub i8 0, i8 %zext_ln1273_474"   --->   Operation 1973 'sub' 'r_V_2863' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln818_386 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2863, i32 1, i32 7"   --->   Operation 1974 'partselect' 'trunc_ln818_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln17_1694 = sext i7 %trunc_ln818_386" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1975 'sext' 'sext_ln17_1694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i7 %trunc_ln818_386" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 1976 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln17_443 = zext i5 %mult_V_440" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1977 'zext' 'zext_ln17_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.00ns)   --->   "%zext_ln1273_476 = zext i6 %data_V_157"   --->   Operation 1978 'zext' 'zext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1979 [1/1] (0.00ns)   --->   "%zext_ln1273_477 = zext i6 %data_V_157"   --->   Operation 1979 'zext' 'zext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1980 [1/1] (0.00ns)   --->   "%zext_ln1273_478 = zext i6 %data_V_157"   --->   Operation 1980 'zext' 'zext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.00ns)   --->   "%shl_ln1273_918 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_157, i1 0"   --->   Operation 1981 'bitconcatenate' 'shl_ln1273_918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln1273_480 = zext i7 %shl_ln1273_918"   --->   Operation 1982 'zext' 'zext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln1273_481 = zext i7 %shl_ln1273_918"   --->   Operation 1983 'zext' 'zext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.70ns)   --->   "%r_V_2864 = sub i8 0, i8 %zext_ln1273_481"   --->   Operation 1984 'sub' 'r_V_2864' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1985 [1/1] (0.00ns)   --->   "%trunc_ln818_387 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2864, i32 1, i32 7"   --->   Operation 1985 'partselect' 'trunc_ln818_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1273_1700 = sext i7 %trunc_ln818_387"   --->   Operation 1986 'sext' 'sext_ln1273_1700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns)   --->   "%mult_V_461 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_157, i2 0"   --->   Operation 1987 'bitconcatenate' 'mult_V_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln1273_482 = zext i8 %mult_V_461"   --->   Operation 1988 'zext' 'zext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1989 [1/1] (0.70ns)   --->   "%r_V_2865 = sub i9 %zext_ln1273_482, i9 %zext_ln1273_478"   --->   Operation 1989 'sub' 'r_V_2865' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (0.00ns)   --->   "%trunc_ln818_388 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2865, i32 1, i32 8"   --->   Operation 1990 'partselect' 'trunc_ln818_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.70ns)   --->   "%r_V_2868 = sub i9 0, i9 %zext_ln1273_482"   --->   Operation 1991 'sub' 'r_V_2868' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1273_1652 = sext i9 %r_V_2868"   --->   Operation 1992 'sext' 'sext_ln1273_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1993 [1/1] (0.71ns)   --->   "%r_V_2866 = sub i10 %sext_ln1273_1652, i10 %zext_ln1273_477"   --->   Operation 1993 'sub' 'r_V_2866' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1994 [1/1] (0.00ns)   --->   "%trunc_ln818_389 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2866, i32 1, i32 9"   --->   Operation 1994 'partselect' 'trunc_ln818_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln17_1696 = sext i9 %trunc_ln818_389" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1995 'sext' 'sext_ln17_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns)   --->   "%r_V_2867 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_157, i3 0"   --->   Operation 1996 'bitconcatenate' 'r_V_2867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln1270_30 = zext i9 %r_V_2867"   --->   Operation 1997 'zext' 'zext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln17_445 = zext i8 %mult_V_461" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1998 'zext' 'zext_ln17_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (0.00ns)   --->   "%trunc_ln818_390 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2868, i32 1, i32 8"   --->   Operation 1999 'partselect' 'trunc_ln818_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln1273_1702 = sext i8 %trunc_ln818_390"   --->   Operation 2000 'sext' 'sext_ln1273_1702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2001 [1/1] (0.70ns)   --->   "%r_V_2870 = sub i9 %zext_ln1273_478, i9 %zext_ln1273_482"   --->   Operation 2001 'sub' 'r_V_2870' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.00ns)   --->   "%trunc_ln818_392 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2870, i32 1, i32 8"   --->   Operation 2002 'partselect' 'trunc_ln818_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln1273_1704 = sext i8 %trunc_ln818_392"   --->   Operation 2003 'sext' 'sext_ln1273_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (0.71ns)   --->   "%sub_ln1273_1479 = sub i10 0, i10 %zext_ln1270_30"   --->   Operation 2004 'sub' 'sub_ln1273_1479' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln1273_1653 = sext i10 %sub_ln1273_1479"   --->   Operation 2005 'sext' 'sext_ln1273_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2006 [1/1] (0.72ns)   --->   "%r_V_2871 = sub i11 %sext_ln1273_1653, i11 %zext_ln1273_476"   --->   Operation 2006 'sub' 'r_V_2871' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2007 [1/1] (0.00ns)   --->   "%trunc_ln818_393 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2871, i32 1, i32 10"   --->   Operation 2007 'partselect' 'trunc_ln818_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2008 [1/1] (0.71ns)   --->   "%r_V_2872 = sub i10 %zext_ln1270_30, i10 %zext_ln1273_480"   --->   Operation 2008 'sub' 'r_V_2872' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2009 [1/1] (0.00ns)   --->   "%trunc_ln818_394 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2872, i32 1, i32 9"   --->   Operation 2009 'partselect' 'trunc_ln818_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln1273_1706 = sext i9 %trunc_ln818_394"   --->   Operation 2010 'sext' 'sext_ln1273_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln1273_484 = zext i11 %sext_ln1273_1706"   --->   Operation 2011 'zext' 'zext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2012 [1/1] (0.71ns)   --->   "%r_V_2873 = sub i10 %zext_ln1273_480, i10 %zext_ln1270_30"   --->   Operation 2012 'sub' 'r_V_2873' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln818_395 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2873, i32 1, i32 9"   --->   Operation 2013 'partselect' 'trunc_ln818_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln1273_485 = zext i6 %data_V_158"   --->   Operation 2014 'zext' 'zext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln1273_486 = zext i6 %data_V_158"   --->   Operation 2015 'zext' 'zext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln1273_487 = zext i6 %data_V_158"   --->   Operation 2016 'zext' 'zext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln1273_488 = zext i6 %data_V_158"   --->   Operation 2017 'zext' 'zext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%r_V_2878 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_158, i2 0"   --->   Operation 2018 'bitconcatenate' 'r_V_2878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln1273_489 = zext i8 %r_V_2878"   --->   Operation 2019 'zext' 'zext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [1/1] (0.70ns)   --->   "%r_V_2875 = sub i9 0, i9 %zext_ln1273_489"   --->   Operation 2020 'sub' 'r_V_2875' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln1273_1655 = sext i9 %r_V_2875"   --->   Operation 2021 'sext' 'sext_ln1273_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.71ns)   --->   "%r_V_2874 = sub i10 %sext_ln1273_1655, i10 %zext_ln1273_487"   --->   Operation 2022 'sub' 'r_V_2874' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2023 [1/1] (0.00ns)   --->   "%trunc_ln818_396 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2874, i32 1, i32 9"   --->   Operation 2023 'partselect' 'trunc_ln818_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln818_397 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2875, i32 1, i32 8"   --->   Operation 2024 'partselect' 'trunc_ln818_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln1273_1708 = sext i8 %trunc_ln818_397"   --->   Operation 2025 'sext' 'sext_ln1273_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (0.00ns)   --->   "%shl_ln1273_919 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_158, i3 0"   --->   Operation 2026 'bitconcatenate' 'shl_ln1273_919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln1273_490 = zext i9 %shl_ln1273_919"   --->   Operation 2027 'zext' 'zext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%mult_V_2107 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_158, i1 0"   --->   Operation 2028 'bitconcatenate' 'mult_V_2107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln1273_491 = zext i7 %mult_V_2107"   --->   Operation 2029 'zext' 'zext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln1273_492 = zext i7 %mult_V_2107"   --->   Operation 2030 'zext' 'zext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2031 [1/1] (0.71ns)   --->   "%r_V_2876 = sub i10 %zext_ln1273_492, i10 %zext_ln1273_490"   --->   Operation 2031 'sub' 'r_V_2876' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln818_398 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2876, i32 1, i32 9"   --->   Operation 2032 'partselect' 'trunc_ln818_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln1273_1709 = sext i9 %trunc_ln818_398"   --->   Operation 2033 'sext' 'sext_ln1273_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2034 [1/1] (0.70ns)   --->   "%r_V_2877 = sub i7 0, i7 %zext_ln1273_485"   --->   Operation 2034 'sub' 'r_V_2877' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln818_399 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2877, i32 1, i32 6"   --->   Operation 2035 'partselect' 'trunc_ln818_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln17_1697 = sext i6 %trunc_ln818_399" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2036 'sext' 'sext_ln17_1697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln1270_104 = sext i6 %trunc_ln818_399"   --->   Operation 2037 'sext' 'sext_ln1270_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln17_446 = zext i7 %mult_V_2107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2038 'zext' 'zext_ln17_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.70ns)   --->   "%r_V_2879 = sub i9 %zext_ln1273_489, i9 %zext_ln1273_486"   --->   Operation 2039 'sub' 'r_V_2879' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2040 [1/1] (0.00ns)   --->   "%trunc_ln818_400 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2879, i32 1, i32 8"   --->   Operation 2040 'partselect' 'trunc_ln818_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2041 [1/1] (0.71ns)   --->   "%r_V_2881 = sub i10 %zext_ln1273_490, i10 %zext_ln1273_492"   --->   Operation 2041 'sub' 'r_V_2881' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln818_401 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2881, i32 1, i32 9"   --->   Operation 2042 'partselect' 'trunc_ln818_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.71ns)   --->   "%r_V_2882 = sub i10 %zext_ln1273_487, i10 %zext_ln1273_490"   --->   Operation 2043 'sub' 'r_V_2882' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln818_402 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2882, i32 1, i32 9"   --->   Operation 2044 'partselect' 'trunc_ln818_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln1273_1710 = sext i9 %trunc_ln818_402"   --->   Operation 2045 'sext' 'sext_ln1273_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2046 [1/1] (0.71ns)   --->   "%r_V_2883 = add i10 %zext_ln1273_490, i10 %zext_ln1273_487"   --->   Operation 2046 'add' 'r_V_2883' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2047 [1/1] (0.00ns)   --->   "%mult_V_441 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2883, i32 1, i32 9"   --->   Operation 2047 'partselect' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.70ns)   --->   "%r_V_2884 = sub i8 0, i8 %zext_ln1273_491"   --->   Operation 2048 'sub' 'r_V_2884' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2049 [1/1] (0.00ns)   --->   "%trunc_ln818_403 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2884, i32 1, i32 7"   --->   Operation 2049 'partselect' 'trunc_ln818_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln1273_1711 = sext i7 %trunc_ln818_403"   --->   Operation 2050 'sext' 'sext_ln1273_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.70ns)   --->   "%r_V_2885 = sub i9 %zext_ln1273_486, i9 %zext_ln1273_489"   --->   Operation 2051 'sub' 'r_V_2885' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2052 [1/1] (0.00ns)   --->   "%trunc_ln818_404 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2885, i32 1, i32 8"   --->   Operation 2052 'partselect' 'trunc_ln818_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i8 %trunc_ln818_404" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2053 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2054 [1/1] (0.00ns)   --->   "%zext_ln1273_494 = zext i6 %data_V_159"   --->   Operation 2054 'zext' 'zext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln1273_495 = zext i6 %data_V_159"   --->   Operation 2055 'zext' 'zext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.00ns)   --->   "%zext_ln1273_496 = zext i6 %data_V_159"   --->   Operation 2056 'zext' 'zext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2057 [1/1] (0.00ns)   --->   "%r_V_2976 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_159, i1 0"   --->   Operation 2057 'bitconcatenate' 'r_V_2976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln1270_31 = zext i7 %r_V_2976"   --->   Operation 2058 'zext' 'zext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2059 [1/1] (0.00ns)   --->   "%r_V_2891 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_159, i2 0"   --->   Operation 2059 'bitconcatenate' 'r_V_2891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln1273_497 = zext i8 %r_V_2891"   --->   Operation 2060 'zext' 'zext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2061 [1/1] (0.70ns)   --->   "%r_V_2888 = sub i9 0, i9 %zext_ln1273_497"   --->   Operation 2061 'sub' 'r_V_2888' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln1273_1657 = sext i9 %r_V_2888"   --->   Operation 2062 'sext' 'sext_ln1273_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/1] (0.71ns)   --->   "%r_V_2887 = sub i10 %sext_ln1273_1657, i10 %zext_ln1273_495"   --->   Operation 2063 'sub' 'r_V_2887' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln818_405 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2887, i32 1, i32 9"   --->   Operation 2064 'partselect' 'trunc_ln818_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2065 [1/1] (0.00ns)   --->   "%trunc_ln818_406 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2888, i32 1, i32 8"   --->   Operation 2065 'partselect' 'trunc_ln818_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln818_602 = sext i8 %trunc_ln818_406"   --->   Operation 2066 'sext' 'sext_ln818_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln818_211 = zext i5 %mult_V_442"   --->   Operation 2067 'zext' 'zext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln17_451 = zext i5 %mult_V_442" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2068 'zext' 'zext_ln17_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.70ns)   --->   "%r_V_2889 = sub i9 %zext_ln1273_494, i9 %zext_ln1273_497"   --->   Operation 2069 'sub' 'r_V_2889' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%trunc_ln818_407 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2889, i32 1, i32 8"   --->   Operation 2070 'partselect' 'trunc_ln818_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln17_1701 = sext i8 %trunc_ln818_407" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2071 'sext' 'sext_ln17_1701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln1273_1712 = sext i8 %trunc_ln818_407"   --->   Operation 2072 'sext' 'sext_ln1273_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.70ns)   --->   "%r_V_2890 = sub i7 0, i7 %zext_ln1273_496"   --->   Operation 2073 'sub' 'r_V_2890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.00ns)   --->   "%trunc_ln818_408 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2890, i32 1, i32 6"   --->   Operation 2074 'partselect' 'trunc_ln818_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln17_1702 = sext i6 %trunc_ln818_408" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2075 'sext' 'sext_ln17_1702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1270_108 = sext i6 %trunc_ln818_408"   --->   Operation 2076 'sext' 'sext_ln1270_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (0.00ns)   --->   "%zext_ln17_452 = zext i7 %r_V_2976" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2077 'zext' 'zext_ln17_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2078 [1/1] (0.70ns)   --->   "%r_V_2893 = sub i8 0, i8 %zext_ln1270_31"   --->   Operation 2078 'sub' 'r_V_2893' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns)   --->   "%trunc_ln818_410 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2893, i32 1, i32 7"   --->   Operation 2079 'partselect' 'trunc_ln818_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln70_24 = sext i7 %trunc_ln818_410" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2080 'sext' 'sext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln1273_499 = zext i6 %data_V_160"   --->   Operation 2081 'zext' 'zext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln1273_500 = zext i6 %data_V_160"   --->   Operation 2082 'zext' 'zext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns)   --->   "%zext_ln1273_501 = zext i6 %data_V_160"   --->   Operation 2083 'zext' 'zext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln17_1703 = sext i6 %trunc_ln818_411" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2084 'sext' 'sext_ln17_1703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln17_1704 = sext i6 %trunc_ln818_411" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2085 'sext' 'sext_ln17_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1273_1714 = sext i6 %trunc_ln818_411"   --->   Operation 2086 'sext' 'sext_ln1273_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.00ns)   --->   "%mult_V_2108 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_160, i2 0"   --->   Operation 2087 'bitconcatenate' 'mult_V_2108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [1/1] (0.00ns)   --->   "%zext_ln1273_503 = zext i8 %mult_V_2108"   --->   Operation 2088 'zext' 'zext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (0.70ns)   --->   "%r_V_2895 = add i9 %zext_ln1273_503, i9 %zext_ln1273_500"   --->   Operation 2089 'add' 'r_V_2895' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2895, i32 1, i32 8"   --->   Operation 2090 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns)   --->   "%zext_ln818_212 = zext i8 %mult_V_443"   --->   Operation 2091 'zext' 'zext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln17_453 = zext i8 %mult_V_443" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2092 'zext' 'zext_ln17_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%r_V_2977 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_160, i1 0"   --->   Operation 2093 'bitconcatenate' 'r_V_2977' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln1270_32 = zext i7 %r_V_2977"   --->   Operation 2094 'zext' 'zext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln1270_33 = zext i7 %r_V_2977"   --->   Operation 2095 'zext' 'zext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns)   --->   "%r_V_2897 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_160, i3 0"   --->   Operation 2096 'bitconcatenate' 'r_V_2897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2097 [1/1] (0.00ns)   --->   "%zext_ln1270_34 = zext i9 %r_V_2897"   --->   Operation 2097 'zext' 'zext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln17_454 = zext i8 %mult_V_2108" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2098 'zext' 'zext_ln17_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.00ns)   --->   "%zext_ln17_455 = zext i8 %mult_V_2108" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2099 'zext' 'zext_ln17_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [1/1] (0.71ns)   --->   "%r_V_2899 = sub i10 %zext_ln1270_34, i10 %zext_ln1270_33"   --->   Operation 2100 'sub' 'r_V_2899' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln818_412 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2899, i32 1, i32 9"   --->   Operation 2101 'partselect' 'trunc_ln818_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2102 [1/1] (0.71ns)   --->   "%r_V_2900 = sub i10 %zext_ln1270_34, i10 %zext_ln1273_499"   --->   Operation 2102 'sub' 'r_V_2900' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln818_413 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2900, i32 1, i32 9"   --->   Operation 2103 'partselect' 'trunc_ln818_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2104 [1/1] (0.71ns)   --->   "%r_V_2901 = add i10 %zext_ln1270_34, i10 %zext_ln1273_499"   --->   Operation 2104 'add' 'r_V_2901' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2105 [1/1] (0.00ns)   --->   "%mult_V_444 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2901, i32 1, i32 9"   --->   Operation 2105 'partselect' 'mult_V_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2106 [1/1] (0.70ns)   --->   "%r_V_2902 = sub i9 %zext_ln1273_500, i9 %zext_ln1273_503"   --->   Operation 2106 'sub' 'r_V_2902' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln818_414 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2902, i32 1, i32 8"   --->   Operation 2107 'partselect' 'trunc_ln818_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln818_603 = sext i8 %trunc_ln818_414"   --->   Operation 2108 'sext' 'sext_ln818_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln818_604 = sext i8 %trunc_ln818_414"   --->   Operation 2109 'sext' 'sext_ln818_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln17_462 = zext i5 %mult_V_445" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2110 'zext' 'zext_ln17_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2111 [1/1] (0.70ns)   --->   "%r_V_2903 = sub i9 %zext_ln1273_503, i9 %zext_ln1273_500"   --->   Operation 2111 'sub' 'r_V_2903' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln818_415 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2903, i32 1, i32 8"   --->   Operation 2112 'partselect' 'trunc_ln818_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2113 [1/1] (0.70ns)   --->   "%r_V_2904 = sub i8 0, i8 %zext_ln1270_32"   --->   Operation 2113 'sub' 'r_V_2904' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln818_416 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2904, i32 1, i32 7"   --->   Operation 2114 'partselect' 'trunc_ln818_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln17_1707 = sext i7 %trunc_ln818_416" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2115 'sext' 'sext_ln17_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln70_25 = sext i7 %trunc_ln818_416" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2116 'sext' 'sext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln1273_506 = zext i6 %data_V_161"   --->   Operation 2117 'zext' 'zext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln1273_507 = zext i6 %data_V_161"   --->   Operation 2118 'zext' 'zext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln1273_508 = zext i6 %data_V_161"   --->   Operation 2119 'zext' 'zext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns)   --->   "%r_V_2911 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_161, i2 0"   --->   Operation 2120 'bitconcatenate' 'r_V_2911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln1273_509 = zext i8 %r_V_2911"   --->   Operation 2121 'zext' 'zext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.70ns)   --->   "%r_V_2905 = sub i9 %zext_ln1273_508, i9 %zext_ln1273_509"   --->   Operation 2122 'sub' 'r_V_2905' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%trunc_ln818_417 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2905, i32 1, i32 8"   --->   Operation 2123 'partselect' 'trunc_ln818_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln1273_1716 = sext i8 %trunc_ln818_417"   --->   Operation 2124 'sext' 'sext_ln1273_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2125 [1/1] (0.70ns)   --->   "%r_V_2906 = sub i9 0, i9 %zext_ln1273_509"   --->   Operation 2125 'sub' 'r_V_2906' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln1270_109 = sext i9 %r_V_2906"   --->   Operation 2126 'sext' 'sext_ln1270_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln818_418 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2906, i32 1, i32 8"   --->   Operation 2127 'partselect' 'trunc_ln818_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln17_1709 = sext i8 %trunc_ln818_418" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2128 'sext' 'sext_ln17_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.70ns)   --->   "%r_V_2907 = add i9 %zext_ln1273_509, i9 %zext_ln1273_508"   --->   Operation 2129 'add' 'r_V_2907' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2907, i32 1, i32 8"   --->   Operation 2130 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln818_213 = zext i8 %mult_V_446"   --->   Operation 2131 'zext' 'zext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln17_464 = zext i8 %mult_V_446" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2132 'zext' 'zext_ln17_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2133 [1/1] (0.00ns)   --->   "%zext_ln17_465 = zext i8 %mult_V_446" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2133 'zext' 'zext_ln17_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2134 [1/1] (0.00ns)   --->   "%r_V_2978 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_161, i1 0"   --->   Operation 2134 'bitconcatenate' 'r_V_2978' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln1270_35 = zext i7 %r_V_2978"   --->   Operation 2135 'zext' 'zext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln1270_36 = zext i7 %r_V_2978"   --->   Operation 2136 'zext' 'zext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2137 [1/1] (0.00ns)   --->   "%shl_ln1273_921 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_161, i3 0"   --->   Operation 2137 'bitconcatenate' 'shl_ln1273_921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln1273_510 = zext i9 %shl_ln1273_921"   --->   Operation 2138 'zext' 'zext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2139 [1/1] (0.71ns)   --->   "%r_V_2908 = sub i10 %zext_ln1270_36, i10 %zext_ln1273_510"   --->   Operation 2139 'sub' 'r_V_2908' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln818_419 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2908, i32 1, i32 9"   --->   Operation 2140 'partselect' 'trunc_ln818_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln1273_1717 = sext i9 %trunc_ln818_419"   --->   Operation 2141 'sext' 'sext_ln1273_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2142 [1/1] (0.70ns)   --->   "%r_V_2909 = sub i8 0, i8 %zext_ln1270_35"   --->   Operation 2142 'sub' 'r_V_2909' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln818_420 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2909, i32 1, i32 7"   --->   Operation 2143 'partselect' 'trunc_ln818_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln1273_1718 = sext i7 %trunc_ln818_420"   --->   Operation 2144 'sext' 'sext_ln1273_1718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1273_1719 = sext i7 %trunc_ln818_420"   --->   Operation 2145 'sext' 'sext_ln1273_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2146 [1/1] (0.70ns)   --->   "%r_V_2910 = sub i9 %zext_ln1273_509, i9 %zext_ln1273_508"   --->   Operation 2146 'sub' 'r_V_2910' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln818_421 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2910, i32 1, i32 8"   --->   Operation 2147 'partselect' 'trunc_ln818_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.00ns)   --->   "%zext_ln17_467 = zext i7 %r_V_2978" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2148 'zext' 'zext_ln17_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.70ns)   --->   "%r_V_2912 = sub i7 0, i7 %zext_ln1273_507"   --->   Operation 2149 'sub' 'r_V_2912' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln818_422 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2912, i32 1, i32 6"   --->   Operation 2150 'partselect' 'trunc_ln818_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln17_1712 = sext i6 %trunc_ln818_422" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2151 'sext' 'sext_ln17_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln17_1713 = sext i6 %trunc_ln818_422" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2152 'sext' 'sext_ln17_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1273_1720 = sext i6 %trunc_ln818_422"   --->   Operation 2153 'sext' 'sext_ln1273_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (0.71ns)   --->   "%r_V_2913 = sub i10 %zext_ln1273_510, i10 %zext_ln1273_506"   --->   Operation 2154 'sub' 'r_V_2913' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%trunc_ln818_423 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2913, i32 1, i32 9"   --->   Operation 2155 'partselect' 'trunc_ln818_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln1273_1721 = sext i9 %trunc_ln818_423"   --->   Operation 2156 'sext' 'sext_ln1273_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln1273_511 = zext i11 %sext_ln1273_1721"   --->   Operation 2157 'zext' 'zext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.71ns)   --->   "%r_V_2914 = sub i10 %zext_ln1273_506, i10 %zext_ln1273_510"   --->   Operation 2158 'sub' 'r_V_2914' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln818_424 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2914, i32 1, i32 9"   --->   Operation 2159 'partselect' 'trunc_ln818_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.71ns)   --->   "%r_V_2915 = sub i10 %zext_ln1273_510, i10 %zext_ln1270_36"   --->   Operation 2160 'sub' 'r_V_2915' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/1] (0.00ns)   --->   "%trunc_ln818_425 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2915, i32 1, i32 9"   --->   Operation 2161 'partselect' 'trunc_ln818_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2162 [1/1] (0.71ns)   --->   "%r_V_2916 = sub i10 %sext_ln1270_109, i10 %zext_ln1273_506"   --->   Operation 2162 'sub' 'r_V_2916' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln818_426 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2916, i32 1, i32 9"   --->   Operation 2163 'partselect' 'trunc_ln818_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln70_26 = sext i9 %trunc_ln818_426" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2164 'sext' 'sext_ln70_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln1273_513 = zext i6 %data_V_162"   --->   Operation 2165 'zext' 'zext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln1273_514 = zext i6 %data_V_162"   --->   Operation 2166 'zext' 'zext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2167 [1/1] (0.00ns)   --->   "%zext_ln1273_515 = zext i6 %data_V_162"   --->   Operation 2167 'zext' 'zext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln1273_516 = zext i6 %data_V_162"   --->   Operation 2168 'zext' 'zext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.00ns)   --->   "%zext_ln1273_517 = zext i6 %data_V_162"   --->   Operation 2169 'zext' 'zext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/1] (0.00ns)   --->   "%r_V_2925 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_162, i3 0"   --->   Operation 2170 'bitconcatenate' 'r_V_2925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2171 [1/1] (0.00ns)   --->   "%zext_ln1273_518 = zext i9 %r_V_2925"   --->   Operation 2171 'zext' 'zext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns)   --->   "%r_V_2979 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_V_162, i1 0"   --->   Operation 2172 'bitconcatenate' 'r_V_2979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns)   --->   "%zext_ln1273_519 = zext i7 %r_V_2979"   --->   Operation 2173 'zext' 'zext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2174 [1/1] (0.71ns)   --->   "%r_V_2917 = add i10 %zext_ln1273_518, i10 %zext_ln1273_519"   --->   Operation 2174 'add' 'r_V_2917' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2175 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2917, i32 1, i32 9"   --->   Operation 2175 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln17_469 = zext i9 %mult_V_447" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2176 'zext' 'zext_ln17_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns)   --->   "%r_V_2980 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_V_162, i2 0"   --->   Operation 2177 'bitconcatenate' 'r_V_2980' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln1273_520 = zext i8 %r_V_2980"   --->   Operation 2178 'zext' 'zext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2179 [1/1] (0.70ns)   --->   "%r_V_2918 = sub i9 0, i9 %zext_ln1273_520"   --->   Operation 2179 'sub' 'r_V_2918' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln1270_110 = sext i9 %r_V_2918"   --->   Operation 2180 'sext' 'sext_ln1270_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.00ns)   --->   "%trunc_ln818_427 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2918, i32 1, i32 8"   --->   Operation 2181 'partselect' 'trunc_ln818_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln1273_1723 = sext i8 %trunc_ln818_427"   --->   Operation 2182 'sext' 'sext_ln1273_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2183 [1/1] (0.70ns)   --->   "%r_V_2919 = sub i9 %zext_ln1273_517, i9 %zext_ln1273_520"   --->   Operation 2183 'sub' 'r_V_2919' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln818_428 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2919, i32 1, i32 8"   --->   Operation 2184 'partselect' 'trunc_ln818_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln1270_111 = sext i8 %trunc_ln818_428"   --->   Operation 2185 'sext' 'sext_ln1270_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln17_470 = zext i7 %r_V_2979" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2186 'zext' 'zext_ln17_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln17_471 = zext i7 %r_V_2979" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2187 'zext' 'zext_ln17_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.71ns)   --->   "%r_V_2921 = sub i10 0, i10 %zext_ln1273_518"   --->   Operation 2188 'sub' 'r_V_2921' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln1273_1659 = sext i10 %r_V_2921"   --->   Operation 2189 'sext' 'sext_ln1273_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.72ns)   --->   "%r_V_2920 = sub i11 %sext_ln1273_1659, i11 %zext_ln1273_514"   --->   Operation 2190 'sub' 'r_V_2920' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln818_429 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_2920, i32 1, i32 10"   --->   Operation 2191 'partselect' 'trunc_ln818_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln1270_112 = sext i10 %trunc_ln818_429"   --->   Operation 2192 'sext' 'sext_ln1270_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.00ns)   --->   "%trunc_ln818_430 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2921, i32 1, i32 9"   --->   Operation 2193 'partselect' 'trunc_ln818_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln1273_1724 = sext i9 %trunc_ln818_430"   --->   Operation 2194 'sext' 'sext_ln1273_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.70ns)   --->   "%r_V_2922 = sub i7 0, i7 %zext_ln1273_516"   --->   Operation 2195 'sub' 'r_V_2922' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln818_431 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2922, i32 1, i32 6"   --->   Operation 2196 'partselect' 'trunc_ln818_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln17_1716 = sext i6 %trunc_ln818_431" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2197 'sext' 'sext_ln17_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln818_605 = sext i6 %trunc_ln818_431"   --->   Operation 2198 'sext' 'sext_ln818_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2199 [1/1] (0.00ns)   --->   "%zext_ln818_214 = zext i5 %mult_V_2090"   --->   Operation 2199 'zext' 'zext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.71ns)   --->   "%r_V_2923 = sub i10 %zext_ln1273_518, i10 %zext_ln1273_513"   --->   Operation 2200 'sub' 'r_V_2923' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln818_433 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2923, i32 1, i32 9"   --->   Operation 2201 'partselect' 'trunc_ln818_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2202 [1/1] (0.71ns)   --->   "%r_V_2924 = sub i10 %zext_ln1273_519, i10 %zext_ln1273_518"   --->   Operation 2202 'sub' 'r_V_2924' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%trunc_ln818_434 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2924, i32 1, i32 9"   --->   Operation 2203 'partselect' 'trunc_ln818_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.71ns)   --->   "%r_V_2926 = sub i10 %sext_ln1270_110, i10 %zext_ln1273_513"   --->   Operation 2204 'sub' 'r_V_2926' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%trunc_ln818_435 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2926, i32 1, i32 9"   --->   Operation 2205 'partselect' 'trunc_ln818_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1273_1726 = sext i9 %trunc_ln818_435"   --->   Operation 2206 'sext' 'sext_ln1273_1726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2207 [1/1] (0.70ns)   --->   "%r_V_2927 = sub i9 %zext_ln1273_520, i9 %zext_ln1273_517"   --->   Operation 2207 'sub' 'r_V_2927' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln818_436 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2927, i32 1, i32 8"   --->   Operation 2208 'partselect' 'trunc_ln818_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1273_1727 = sext i8 %trunc_ln818_436"   --->   Operation 2209 'sext' 'sext_ln1273_1727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln1273_522 = zext i11 %sext_ln1273_1727"   --->   Operation 2210 'zext' 'zext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2211 [1/1] (0.70ns)   --->   "%r_V_2928 = add i9 %zext_ln1273_520, i9 %zext_ln1273_517"   --->   Operation 2211 'add' 'r_V_2928' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2212 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2928, i32 1, i32 8"   --->   Operation 2212 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [1/1] (0.00ns)   --->   "%zext_ln17_472 = zext i8 %mult_V_448" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2213 'zext' 'zext_ln17_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (0.00ns)   --->   "%zext_ln1273_523 = zext i6 %trunc_ln4"   --->   Operation 2214 'zext' 'zext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln1273_524 = zext i6 %trunc_ln4"   --->   Operation 2215 'zext' 'zext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns)   --->   "%zext_ln1273_525 = zext i6 %trunc_ln4"   --->   Operation 2216 'zext' 'zext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln1273_526 = zext i6 %trunc_ln4"   --->   Operation 2217 'zext' 'zext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2218 [1/1] (0.00ns)   --->   "%r_V_2981 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln4, i1 0"   --->   Operation 2218 'bitconcatenate' 'r_V_2981' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln1273_527 = zext i7 %r_V_2981"   --->   Operation 2219 'zext' 'zext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln1273_528 = zext i7 %r_V_2981"   --->   Operation 2220 'zext' 'zext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2221 [1/1] (0.70ns)   --->   "%r_V_2929 = sub i8 0, i8 %zext_ln1273_528"   --->   Operation 2221 'sub' 'r_V_2929' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln818_437 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_2929, i32 1, i32 7"   --->   Operation 2222 'partselect' 'trunc_ln818_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln1270_114 = sext i7 %trunc_ln818_437"   --->   Operation 2223 'sext' 'sext_ln1270_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.00ns)   --->   "%r_V_2934 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln4, i2 0"   --->   Operation 2224 'bitconcatenate' 'r_V_2934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln1273_529 = zext i8 %r_V_2934"   --->   Operation 2225 'zext' 'zext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (0.70ns)   --->   "%r_V_2931 = sub i9 %zext_ln1273_529, i9 %zext_ln1273_524"   --->   Operation 2226 'sub' 'r_V_2931' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln818_438 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2931, i32 1, i32 8"   --->   Operation 2227 'partselect' 'trunc_ln818_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.70ns)   --->   "%r_V_2932 = sub i9 %zext_ln1273_524, i9 %zext_ln1273_529"   --->   Operation 2228 'sub' 'r_V_2932' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.00ns)   --->   "%trunc_ln818_439 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2932, i32 1, i32 8"   --->   Operation 2229 'partselect' 'trunc_ln818_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2230 [1/1] (0.70ns)   --->   "%sub_ln1273_1518 = sub i9 0, i9 %zext_ln1273_529"   --->   Operation 2230 'sub' 'sub_ln1273_1518' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln1273_1660 = sext i9 %sub_ln1273_1518"   --->   Operation 2231 'sext' 'sext_ln1273_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2232 [1/1] (0.71ns)   --->   "%r_V_2933 = sub i10 %sext_ln1273_1660, i10 %zext_ln1273_523"   --->   Operation 2232 'sub' 'r_V_2933' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln818_440 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2933, i32 1, i32 9"   --->   Operation 2233 'partselect' 'trunc_ln818_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (0.00ns)   --->   "%zext_ln17_473 = zext i7 %r_V_2981" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2234 'zext' 'zext_ln17_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2235 [1/1] (0.00ns)   --->   "%shl_ln1273_922 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln4, i3 0"   --->   Operation 2235 'bitconcatenate' 'shl_ln1273_922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln1273_532 = zext i9 %shl_ln1273_922"   --->   Operation 2236 'zext' 'zext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.71ns)   --->   "%r_V_2935 = sub i10 %zext_ln1273_532, i10 %zext_ln1273_527"   --->   Operation 2237 'sub' 'r_V_2935' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2238 [1/1] (0.00ns)   --->   "%trunc_ln818_441 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2935, i32 1, i32 9"   --->   Operation 2238 'partselect' 'trunc_ln818_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln1273_533 = zext i5 %trunc_ln1273_9"   --->   Operation 2239 'zext' 'zext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.71ns)   --->   "%r_V_2936 = sub i10 %zext_ln1273_527, i10 %zext_ln1273_532"   --->   Operation 2240 'sub' 'r_V_2936' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2241 [1/1] (0.00ns)   --->   "%trunc_ln818_442 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2936, i32 1, i32 9"   --->   Operation 2241 'partselect' 'trunc_ln818_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln1273_1730 = sext i9 %trunc_ln818_442"   --->   Operation 2242 'sext' 'sext_ln1273_1730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln1273_1731 = sext i9 %trunc_ln818_442"   --->   Operation 2243 'sext' 'sext_ln1273_1731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/1] (0.71ns)   --->   "%r_V_2937 = add i10 %zext_ln1273_532, i10 %zext_ln1273_523"   --->   Operation 2244 'add' 'r_V_2937' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2937, i32 1, i32 9"   --->   Operation 2245 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (0.70ns)   --->   "%r_V_2938 = add i9 %zext_ln1273_529, i9 %zext_ln1273_524"   --->   Operation 2246 'add' 'r_V_2938' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2247 [1/1] (0.00ns)   --->   "%mult_V_450 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2938, i32 1, i32 8"   --->   Operation 2247 'partselect' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2248 [1/1] (0.00ns)   --->   "%zext_ln818_217 = zext i8 %mult_V_450"   --->   Operation 2248 'zext' 'zext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns)   --->   "%zext_ln17_475 = zext i8 %mult_V_450" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2249 'zext' 'zext_ln17_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [1/1] (0.70ns)   --->   "%r_V_2939 = sub i7 0, i7 %zext_ln1273_526"   --->   Operation 2250 'sub' 'r_V_2939' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln818_443 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2939, i32 1, i32 6"   --->   Operation 2251 'partselect' 'trunc_ln818_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln70_27 = sext i6 %trunc_ln818_443" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 2252 'sext' 'sext_ln70_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns)   --->   "%zext_ln1273_534 = zext i6 %trunc_ln1273_s"   --->   Operation 2253 'zext' 'zext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln1273_535 = zext i6 %trunc_ln1273_s"   --->   Operation 2254 'zext' 'zext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln1273_536 = zext i6 %trunc_ln1273_s"   --->   Operation 2255 'zext' 'zext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.00ns)   --->   "%zext_ln1273_537 = zext i6 %trunc_ln1273_s"   --->   Operation 2256 'zext' 'zext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2257 [1/1] (0.00ns)   --->   "%r_V_2944 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln1273_s, i3 0"   --->   Operation 2257 'bitconcatenate' 'r_V_2944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2258 [1/1] (0.00ns)   --->   "%zext_ln1273_538 = zext i9 %r_V_2944"   --->   Operation 2258 'zext' 'zext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%r_V_2982 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln1273_s, i1 0"   --->   Operation 2259 'bitconcatenate' 'r_V_2982' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%zext_ln1273_539 = zext i7 %r_V_2982"   --->   Operation 2260 'zext' 'zext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.71ns)   --->   "%r_V_2940 = sub i10 %zext_ln1273_539, i10 %zext_ln1273_538"   --->   Operation 2261 'sub' 'r_V_2940' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln818_444 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2940, i32 1, i32 9"   --->   Operation 2262 'partselect' 'trunc_ln818_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln17_1720 = sext i9 %trunc_ln818_444" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2263 'sext' 'sext_ln17_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (0.70ns)   --->   "%r_V_2941 = sub i7 0, i7 %zext_ln1273_536"   --->   Operation 2264 'sub' 'r_V_2941' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2265 [1/1] (0.00ns)   --->   "%trunc_ln818_445 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %r_V_2941, i32 1, i32 6"   --->   Operation 2265 'partselect' 'trunc_ln818_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln17_1721 = sext i6 %trunc_ln818_445" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2266 'sext' 'sext_ln17_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln1273_1733 = sext i6 %trunc_ln818_445"   --->   Operation 2267 'sext' 'sext_ln1273_1733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln1273_1734 = sext i6 %trunc_ln818_445"   --->   Operation 2268 'sext' 'sext_ln1273_1734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.71ns)   --->   "%r_V_2942 = sub i10 %zext_ln1273_538, i10 %zext_ln1273_539"   --->   Operation 2269 'sub' 'r_V_2942' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns)   --->   "%trunc_ln818_446 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2942, i32 1, i32 9"   --->   Operation 2270 'partselect' 'trunc_ln818_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln17_1723 = sext i9 %trunc_ln818_446" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2271 'sext' 'sext_ln17_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2272 [1/1] (0.00ns)   --->   "%zext_ln818_218 = zext i11 %sext_ln17_1723"   --->   Operation 2272 'zext' 'zext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.00ns)   --->   "%zext_ln17_478 = zext i5 %trunc_ln17_268" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2273 'zext' 'zext_ln17_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2274 [1/1] (0.00ns)   --->   "%mult_V_2109 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln1273_s, i2 0"   --->   Operation 2274 'bitconcatenate' 'mult_V_2109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln1273_540 = zext i8 %mult_V_2109"   --->   Operation 2275 'zext' 'zext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (0.70ns)   --->   "%r_V_2947 = sub i9 0, i9 %zext_ln1273_540"   --->   Operation 2276 'sub' 'r_V_2947' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1273_1662 = sext i9 %r_V_2947"   --->   Operation 2277 'sext' 'sext_ln1273_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (0.71ns)   --->   "%r_V_2943 = sub i10 %sext_ln1273_1662, i10 %zext_ln1273_534"   --->   Operation 2278 'sub' 'r_V_2943' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2279 [1/1] (0.00ns)   --->   "%trunc_ln818_447 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2943, i32 1, i32 9"   --->   Operation 2279 'partselect' 'trunc_ln818_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln1270_116 = sext i9 %trunc_ln818_447"   --->   Operation 2280 'sext' 'sext_ln1270_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2281 [1/1] (0.00ns)   --->   "%zext_ln17_479 = zext i8 %mult_V_2109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2281 'zext' 'zext_ln17_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [1/1] (0.70ns)   --->   "%r_V_2945 = sub i9 %zext_ln1273_537, i9 %zext_ln1273_540"   --->   Operation 2282 'sub' 'r_V_2945' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%trunc_ln818_448 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2945, i32 1, i32 8"   --->   Operation 2283 'partselect' 'trunc_ln818_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln17_1724 = sext i8 %trunc_ln818_448" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2284 'sext' 'sext_ln17_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln17_1725 = sext i8 %trunc_ln818_448" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2285 'sext' 'sext_ln17_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.70ns)   --->   "%r_V_2946 = add i9 %zext_ln1273_540, i9 %zext_ln1273_537"   --->   Operation 2286 'add' 'r_V_2946' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2946, i32 1, i32 8"   --->   Operation 2287 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.00ns)   --->   "%zext_ln818_219 = zext i8 %mult_V_451"   --->   Operation 2288 'zext' 'zext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2289 [1/1] (0.00ns)   --->   "%trunc_ln818_449 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2947, i32 1, i32 8"   --->   Operation 2289 'partselect' 'trunc_ln818_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln17_1726 = sext i8 %trunc_ln818_449" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2290 'sext' 'sext_ln17_1726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.70ns)   --->   "%r_V_2948 = sub i9 %zext_ln1273_540, i9 %zext_ln1273_537"   --->   Operation 2291 'sub' 'r_V_2948' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln818_450 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_2948, i32 1, i32 8"   --->   Operation 2292 'partselect' 'trunc_ln818_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln17_480 = zext i7 %r_V_2982" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2293 'zext' 'zext_ln17_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.71ns)   --->   "%r_V_2950 = add i10 %zext_ln1273_538, i10 %zext_ln1273_534"   --->   Operation 2294 'add' 'r_V_2950' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2950, i32 1, i32 9"   --->   Operation 2295 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln813_1483 = sext i10 %add_ln813"   --->   Operation 2296 'sext' 'sext_ln813_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.73ns)   --->   "%add_ln813_3292 = add i12 %zext_ln818_157, i12 %zext_ln17_213"   --->   Operation 2297 'add' 'add_ln813_3292' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2298 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i12 %add_ln813_3292"   --->   Operation 2298 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3293 = add i13 %zext_ln813, i13 %zext_ln17_339"   --->   Operation 2299 'add' 'add_ln813_3293' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2300 [1/1] (0.70ns)   --->   "%add_ln813_3294 = add i8 %zext_ln1273_305, i8 %zext_ln17_356"   --->   Operation 2300 'add' 'add_ln813_3294' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%zext_ln813_212 = zext i8 %add_ln813_3294"   --->   Operation 2301 'zext' 'zext_ln813_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3295 = add i13 %zext_ln813_212, i13 %add_ln813_3293"   --->   Operation 2302 'add' 'add_ln813_3295' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i13 %add_ln813_3295"   --->   Operation 2303 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3296 = add i14 %zext_ln813_7, i14 %zext_ln17_378"   --->   Operation 2304 'add' 'add_ln813_3296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2305 [1/1] (0.70ns)   --->   "%add_ln813_3297 = add i6 %zext_ln818_194, i6 %zext_ln818_196"   --->   Operation 2305 'add' 'add_ln813_3297' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2306 [1/1] (0.00ns)   --->   "%zext_ln813_213 = zext i6 %add_ln813_3297"   --->   Operation 2306 'zext' 'zext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2307 [1/1] (0.70ns)   --->   "%add_ln813_3298 = add i9 %zext_ln813_213, i9 %sext_ln1273_1584"   --->   Operation 2307 'add' 'add_ln813_3298' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln813_1484 = sext i9 %add_ln813_3298"   --->   Operation 2308 'sext' 'sext_ln813_1484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3299 = add i14 %sext_ln813_1484, i14 %add_ln813_3296"   --->   Operation 2309 'add' 'add_ln813_3299' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2310 [1/1] (0.73ns)   --->   "%add_ln813_3300 = add i12 %zext_ln818_200, i12 %zext_ln1270_44"   --->   Operation 2310 'add' 'add_ln813_3300' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2311 [1/1] (0.70ns)   --->   "%add_ln813_3302 = add i9 %sext_ln1273_1692, i9 %sext_ln1273_1708"   --->   Operation 2311 'add' 'add_ln813_3302' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln813_1485 = sext i9 %add_ln813_3302"   --->   Operation 2312 'sext' 'sext_ln813_1485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2313 [1/1] (0.71ns)   --->   "%add_ln813_3303 = add i10 %sext_ln813_1485, i10 %zext_ln17_419"   --->   Operation 2313 'add' 'add_ln813_3303' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2314 [1/1] (0.70ns)   --->   "%add_ln813_3305 = add i8 %zext_ln1273_227, i8 %zext_ln17_204"   --->   Operation 2314 'add' 'add_ln813_3305' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i8 %add_ln813_3305"   --->   Operation 2315 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2316 [1/1] (0.73ns)   --->   "%add_ln813_3306 = add i12 %zext_ln818_157, i12 %zext_ln813_8"   --->   Operation 2316 'add' 'add_ln813_3306' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i12 %add_ln813_3306"   --->   Operation 2317 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.74ns)   --->   "%add_ln813_3307 = add i13 %zext_ln813_9, i13 %sext_ln17_62"   --->   Operation 2318 'add' 'add_ln813_3307' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2319 [1/1] (0.71ns)   --->   "%add_ln813_3308 = add i10 %sext_ln1273_1568, i10 %zext_ln17_362"   --->   Operation 2319 'add' 'add_ln813_3308' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2320 [1/1] (0.70ns)   --->   "%add_ln813_3310 = add i9 %sext_ln1273_1548, i9 %sext_ln1270_61"   --->   Operation 2320 'add' 'add_ln813_3310' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln813_1488 = sext i9 %add_ln813_3310"   --->   Operation 2321 'sext' 'sext_ln813_1488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.71ns)   --->   "%add_ln813_3311 = add i10 %sext_ln813_1488, i10 %sext_ln17_1605"   --->   Operation 2322 'add' 'add_ln813_3311' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2323 [1/1] (0.71ns)   --->   "%add_ln813_3314 = add i10 %sext_ln1273_1580, i10 %sext_ln1270_72"   --->   Operation 2323 'add' 'add_ln813_3314' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.71ns)   --->   "%add_ln813_3316 = add i10 %sext_ln1273_1635, i10 %sext_ln1273_1699"   --->   Operation 2324 'add' 'add_ln813_3316' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln813_1492 = sext i10 %add_ln813_3316"   --->   Operation 2325 'sext' 'sext_ln813_1492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.70ns)   --->   "%add_ln813_3317 = add i9 %zext_ln17_429, i9 %sext_ln1273_1619"   --->   Operation 2326 'add' 'add_ln813_3317' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln813_1493 = sext i9 %add_ln813_3317"   --->   Operation 2327 'sext' 'sext_ln813_1493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2328 [1/1] (0.71ns)   --->   "%add_ln813_3318 = add i10 %sext_ln813_1493, i10 %sext_ln17_1691"   --->   Operation 2328 'add' 'add_ln813_3318' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln813_1494 = sext i10 %add_ln813_3318"   --->   Operation 2329 'sext' 'sext_ln813_1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.72ns)   --->   "%add_ln813_3319 = add i11 %sext_ln813_1494, i11 %sext_ln813_1492"   --->   Operation 2330 'add' 'add_ln813_3319' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2331 [1/1] (0.71ns)   --->   "%add_ln813_3321 = add i10 %sext_ln17_1696, i10 %zext_ln1273_487"   --->   Operation 2331 'add' 'add_ln813_3321' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln813_1497 = sext i11 %add_ln813_3325"   --->   Operation 2332 'sext' 'sext_ln813_1497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.73ns)   --->   "%add_ln813_3326 = add i13 %sext_ln813_1497, i13 %zext_ln1273_263"   --->   Operation 2333 'add' 'add_ln813_3326' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln813_1498 = sext i13 %add_ln813_3326"   --->   Operation 2334 'sext' 'sext_ln813_1498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2335 [1/1] (0.73ns)   --->   "%add_ln813_3327 = add i12 %zext_ln1273_460, i12 %zext_ln17_393"   --->   Operation 2335 'add' 'add_ln813_3327' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2336 [1/1] (0.00ns)   --->   "%zext_ln813_216 = zext i12 %add_ln813_3327"   --->   Operation 2336 'zext' 'zext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2337 [1/1] (0.75ns)   --->   "%add_ln813_3328 = add i14 %zext_ln813_216, i14 %sext_ln813_1498"   --->   Operation 2337 'add' 'add_ln813_3328' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.71ns)   --->   "%add_ln813_3329 = add i10 %sext_ln1273_1575, i10 %zext_ln17_406"   --->   Operation 2338 'add' 'add_ln813_3329' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2339 [1/1] (0.00ns)   --->   "%sext_ln813_1499 = sext i10 %add_ln813_3329"   --->   Operation 2339 'sext' 'sext_ln813_1499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2340 [1/1] (0.70ns)   --->   "%add_ln813_3330 = add i7 %zext_ln17_384, i7 %zext_ln1273_427"   --->   Operation 2340 'add' 'add_ln813_3330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln813_217 = zext i7 %add_ln813_3330"   --->   Operation 2341 'zext' 'zext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2342 [1/1] (0.70ns)   --->   "%add_ln813_3331 = add i8 %zext_ln813_217, i8 %mult_V_425"   --->   Operation 2342 'add' 'add_ln813_3331' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln813_218 = zext i8 %add_ln813_3331"   --->   Operation 2343 'zext' 'zext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2344 [1/1] (0.72ns)   --->   "%add_ln813_3332 = add i11 %zext_ln813_218, i11 %sext_ln813_1499"   --->   Operation 2344 'add' 'add_ln813_3332' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.72ns)   --->   "%add_ln813_3335 = add i11 %sext_ln1273_1694, i11 %sext_ln1270_102"   --->   Operation 2345 'add' 'add_ln813_3335' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln813_1503 = sext i9 %add_ln813_3337"   --->   Operation 2346 'sext' 'sext_ln813_1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2347 [1/1] (0.73ns)   --->   "%add_ln813_3338 = add i13 %sext_ln813_1503, i13 %zext_ln17_280"   --->   Operation 2347 'add' 'add_ln813_3338' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3339 = add i13 %add_ln813_3338, i13 %sext_ln1273_1557"   --->   Operation 2348 'add' 'add_ln813_3339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2349 [1/1] (0.70ns)   --->   "%add_ln813_3340 = add i8 %sext_ln1273_1535, i8 %zext_ln1273_266"   --->   Operation 2349 'add' 'add_ln813_3340' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2350 [1/1] (0.00ns)   --->   "%sext_ln813_1504 = sext i8 %add_ln813_3340"   --->   Operation 2350 'sext' 'sext_ln813_1504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2351 [1/1] (0.70ns)   --->   "%add_ln813_3341 = add i9 %sext_ln813_1504, i9 %sext_ln1273_1564"   --->   Operation 2351 'add' 'add_ln813_3341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln813_1505 = sext i9 %add_ln813_3341"   --->   Operation 2352 'sext' 'sext_ln813_1505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2353 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3342 = add i13 %sext_ln813_1505, i13 %add_ln813_3339"   --->   Operation 2353 'add' 'add_ln813_3342' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3346 = add i10 %sext_ln17_1689, i10 %zext_ln1273_492"   --->   Operation 2354 'add' 'add_ln813_3346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2355 [1/1] (0.70ns)   --->   "%add_ln813_3347 = add i8 %sext_ln1270_85, i8 %zext_ln1273_443"   --->   Operation 2355 'add' 'add_ln813_3347' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln813_1508 = sext i8 %add_ln813_3347"   --->   Operation 2356 'sext' 'sext_ln813_1508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3348 = add i10 %sext_ln813_1508, i10 %add_ln813_3346"   --->   Operation 2357 'add' 'add_ln813_3348' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3351 = add i11 %add_ln813_3350, i11 %sext_ln17_1589"   --->   Operation 2358 'add' 'add_ln813_3351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln813_219 = zext i8 %add_ln813_3352"   --->   Operation 2359 'zext' 'zext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2360 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3353 = add i11 %zext_ln813_219, i11 %add_ln813_3351"   --->   Operation 2360 'add' 'add_ln813_3353' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln813_1510 = sext i11 %add_ln813_3353"   --->   Operation 2361 'sext' 'sext_ln813_1510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3354 = add i13 %sext_ln813_1510, i13 %zext_ln17_306"   --->   Operation 2362 'add' 'add_ln813_3354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln813_1512 = sext i10 %add_ln813_3356"   --->   Operation 2363 'sext' 'sext_ln813_1512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2364 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3357 = add i13 %sext_ln813_1512, i13 %add_ln813_3354"   --->   Operation 2364 'add' 'add_ln813_3357' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2365 [1/1] (0.73ns)   --->   "%add_ln813_3359 = add i13 %zext_ln17_431, i13 %sext_ln1273_1581"   --->   Operation 2365 'add' 'add_ln813_3359' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2366 [1/1] (0.70ns)   --->   "%add_ln813_3361 = add i9 %sext_ln1273_1555, i9 %sext_ln1273_1573"   --->   Operation 2366 'add' 'add_ln813_3361' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.70ns)   --->   "%add_ln813_3362 = add i8 %sext_ln17_1661, i8 %zext_ln1273_406"   --->   Operation 2367 'add' 'add_ln813_3362' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln813_1517 = sext i8 %add_ln813_3362"   --->   Operation 2368 'sext' 'sext_ln813_1517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2369 [1/1] (0.70ns)   --->   "%add_ln813_3363 = add i9 %sext_ln813_1517, i9 %zext_ln17_423"   --->   Operation 2369 'add' 'add_ln813_3363' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3368 = add i9 %zext_ln17_441, i9 %sext_ln1273_1719"   --->   Operation 2370 'add' 'add_ln813_3368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2371 [1/1] (0.70ns)   --->   "%add_ln813_3369 = add i7 %sext_ln17_1697, i7 %zext_ln17_451"   --->   Operation 2371 'add' 'add_ln813_3369' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln813_1521 = sext i7 %add_ln813_3369"   --->   Operation 2372 'sext' 'sext_ln813_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_3370 = add i9 %sext_ln813_1521, i9 %add_ln813_3368"   --->   Operation 2373 'add' 'add_ln813_3370' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3375 = add i9 %zext_ln17_287, i9 %sext_ln17_1581"   --->   Operation 2374 'add' 'add_ln813_3375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2375 [1/1] (0.70ns)   --->   "%add_ln813_3376 = add i6 %zext_ln818_162, i6 %zext_ln818_171"   --->   Operation 2375 'add' 'add_ln813_3376' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln813_221 = zext i6 %add_ln813_3376"   --->   Operation 2376 'zext' 'zext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_3377 = add i9 %zext_ln813_221, i9 %add_ln813_3375"   --->   Operation 2377 'add' 'add_ln813_3377' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln813_1523 = sext i9 %add_ln813_3377"   --->   Operation 2378 'sext' 'sext_ln813_1523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3378 = add i14 %sext_ln813_1523, i14 %add_ln813_3374"   --->   Operation 2379 'add' 'add_ln813_3378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2380 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3379 = add i14 %add_ln813_3378, i14 %zext_ln17_324"   --->   Operation 2380 'add' 'add_ln813_3379' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2381 [1/1] (0.71ns)   --->   "%add_ln813_3380 = add i10 %sext_ln1273_1648, i10 %sext_ln70_14"   --->   Operation 2381 'add' 'add_ln813_3380' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2382 [1/1] (0.70ns)   --->   "%add_ln813_3383 = add i7 %sext_ln17_1640, i7 %sext_ln1273_1698"   --->   Operation 2382 'add' 'add_ln813_3383' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln813_1527 = sext i7 %add_ln813_3383"   --->   Operation 2383 'sext' 'sext_ln813_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2384 [1/1] (0.70ns)   --->   "%add_ln813_3384 = add i8 %sext_ln813_1527, i8 %sext_ln17_1621"   --->   Operation 2384 'add' 'add_ln813_3384' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3385 = add i7 %zext_ln17_427, i7 %zext_ln1273_485"   --->   Operation 2385 'add' 'add_ln813_3385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2386 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln813_3386 = add i7 %add_ln813_3385, i7 %zext_ln17_388"   --->   Operation 2386 'add' 'add_ln813_3386' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i12 %add_ln813_3393"   --->   Operation 2387 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2388 [1/1] (0.74ns)   --->   "%add_ln813_3394 = add i13 %zext_ln813_11, i13 %sext_ln17_149"   --->   Operation 2388 'add' 'add_ln813_3394' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2389 [1/1] (0.70ns)   --->   "%add_ln813_3397 = add i7 %sext_ln17_1640, i7 %zext_ln17_384"   --->   Operation 2389 'add' 'add_ln813_3397' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln813_1531 = sext i7 %add_ln813_3397"   --->   Operation 2390 'sext' 'sext_ln813_1531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2391 [1/1] (0.70ns)   --->   "%add_ln813_3398 = add i10 %sext_ln813_1531, i10 %zext_ln17_394"   --->   Operation 2391 'add' 'add_ln813_3398' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2392 [1/1] (0.70ns)   --->   "%add_ln813_3402 = add i9 %sext_ln1273_1702, i9 %sext_ln1273_1716"   --->   Operation 2392 'add' 'add_ln813_3402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln813_1534 = sext i9 %add_ln813_3402"   --->   Operation 2393 'sext' 'sext_ln813_1534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2394 [1/1] (0.71ns)   --->   "%add_ln813_3403 = add i10 %sext_ln813_1534, i10 %zext_ln17_442"   --->   Operation 2394 'add' 'add_ln813_3403' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln813_1536 = sext i10 %add_ln813_3405"   --->   Operation 2395 'sext' 'sext_ln813_1536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3406 = add i11 %sext_ln813_1536, i11 %zext_ln17_353"   --->   Operation 2396 'add' 'add_ln813_3406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2397 [1/1] (0.70ns)   --->   "%add_ln813_3407 = add i9 %zext_ln17_340, i9 %sext_ln17_1598"   --->   Operation 2397 'add' 'add_ln813_3407' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln813_1537 = sext i9 %add_ln813_3407"   --->   Operation 2398 'sext' 'sext_ln813_1537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2399 [1/1] (0.71ns)   --->   "%add_ln813_3408 = add i10 %sext_ln813_1537, i10 %sext_ln17_1607"   --->   Operation 2399 'add' 'add_ln813_3408' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln813_1538 = sext i10 %add_ln813_3408"   --->   Operation 2400 'sext' 'sext_ln813_1538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2401 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3409 = add i11 %sext_ln813_1538, i11 %add_ln813_3406"   --->   Operation 2401 'add' 'add_ln813_3409' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2402 [1/1] (0.71ns)   --->   "%add_ln813_3411 = add i10 %sext_ln1273_1598, i10 %zext_ln17_396"   --->   Operation 2402 'add' 'add_ln813_3411' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln813_1540 = sext i10 %add_ln813_3411"   --->   Operation 2403 'sext' 'sext_ln813_1540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2404 [1/1] (0.72ns)   --->   "%add_ln813_3412 = add i11 %sext_ln813_1540, i11 %sext_ln17_1649"   --->   Operation 2404 'add' 'add_ln813_3412' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.70ns)   --->   "%add_ln813_3415 = add i9 %zext_ln17_467, i9 %sext_ln70_21"   --->   Operation 2405 'add' 'add_ln813_3415' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2406 [1/1] (0.70ns)   --->   "%add_ln813_3417 = add i8 %sext_ln1273_1711, i8 %sext_ln70_25"   --->   Operation 2406 'add' 'add_ln813_3417' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln813_1545 = sext i8 %add_ln813_3417"   --->   Operation 2407 'sext' 'sext_ln813_1545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2408 [1/1] (0.70ns)   --->   "%add_ln813_3418 = add i7 %sext_ln1270_108, i7 %zext_ln17_443"   --->   Operation 2408 'add' 'add_ln813_3418' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln813_1546 = sext i7 %add_ln813_3418"   --->   Operation 2409 'sext' 'sext_ln813_1546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2410 [1/1] (0.70ns)   --->   "%add_ln813_3419 = add i9 %sext_ln813_1546, i9 %sext_ln813_1545"   --->   Operation 2410 'add' 'add_ln813_3419' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2411 [1/1] (0.71ns)   --->   "%add_ln813_3421 = add i9 %trunc_ln17_s, i9 %zext_ln17_315"   --->   Operation 2411 'add' 'add_ln813_3421' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln813_225 = zext i9 %add_ln813_3421"   --->   Operation 2412 'zext' 'zext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3422 = add i11 %zext_ln813_225, i11 %sext_ln813_1483"   --->   Operation 2413 'add' 'add_ln813_3422' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2414 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3423 = add i11 %add_ln813_3422, i11 %sext_ln1273_1585"   --->   Operation 2414 'add' 'add_ln813_3423' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2415 [1/1] (0.70ns)   --->   "%add_ln813_3424 = add i8 %sext_ln17_1621, i8 %zext_ln17_426"   --->   Operation 2415 'add' 'add_ln813_3424' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln813_1549 = sext i8 %add_ln813_3424"   --->   Operation 2416 'sext' 'sext_ln813_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2417 [1/1] (0.70ns)   --->   "%add_ln813_3425 = add i9 %sext_ln813_1549, i9 %zext_ln818_183"   --->   Operation 2417 'add' 'add_ln813_3425' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (0.70ns)   --->   "%add_ln813_3428 = add i9 %sext_ln17_1678, i9 %sext_ln1273_1675"   --->   Operation 2418 'add' 'add_ln813_3428' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2419 [1/1] (0.70ns)   --->   "%add_ln813_3431 = add i7 %zext_ln1273_502, i7 %zext_ln1273_507"   --->   Operation 2419 'add' 'add_ln813_3431' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (0.00ns)   --->   "%zext_ln813_226 = zext i7 %add_ln813_3431"   --->   Operation 2420 'zext' 'zext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2421 [1/1] (0.70ns)   --->   "%add_ln813_3432 = add i9 %zext_ln813_226, i9 %sext_ln1270_111"   --->   Operation 2421 'add' 'add_ln813_3432' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i12 %add_ln813_3434"   --->   Operation 2422 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3435 = add i13 %zext_ln813_12, i13 %zext_ln17_327"   --->   Operation 2423 'add' 'add_ln813_3435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2424 [1/1] (0.70ns)   --->   "%add_ln813_3436 = add i9 %zext_ln818_166, i9 %zext_ln818_172"   --->   Operation 2424 'add' 'add_ln813_3436' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln813_227 = zext i9 %add_ln813_3436"   --->   Operation 2425 'zext' 'zext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2426 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3437 = add i13 %zext_ln813_227, i13 %add_ln813_3435"   --->   Operation 2426 'add' 'add_ln813_3437' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i13 %add_ln813_3437"   --->   Operation 2427 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.75ns)   --->   "%add_ln813_3438 = add i14 %zext_ln813_13, i14 %sext_ln17_125"   --->   Operation 2428 'add' 'add_ln813_3438' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2429 [1/1] (0.71ns)   --->   "%add_ln813_3440 = add i10 %sext_ln17_1636, i10 %sext_ln1273_1607"   --->   Operation 2429 'add' 'add_ln813_3440' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2430 [1/1] (0.70ns)   --->   "%add_ln813_3443 = add i9 %sext_ln818_602, i9 %sext_ln1273_1689"   --->   Operation 2430 'add' 'add_ln813_3443' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln813_1556 = sext i9 %add_ln813_3443"   --->   Operation 2431 'sext' 'sext_ln813_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2432 [1/1] (0.70ns)   --->   "%add_ln813_3444 = add i7 %zext_ln1273_364, i7 %zext_ln1273_485"   --->   Operation 2432 'add' 'add_ln813_3444' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln813_228 = zext i7 %add_ln813_3444"   --->   Operation 2433 'zext' 'zext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2434 [1/1] (0.70ns)   --->   "%add_ln813_3445 = add i9 %zext_ln813_228, i9 %sext_ln17_1712"   --->   Operation 2434 'add' 'add_ln813_3445' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln813_1557 = sext i9 %add_ln813_3445"   --->   Operation 2435 'sext' 'sext_ln813_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2436 [1/1] (0.71ns)   --->   "%add_ln813_3446 = add i10 %sext_ln813_1557, i10 %sext_ln813_1556"   --->   Operation 2436 'add' 'add_ln813_3446' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i12 %add_ln813_3450"   --->   Operation 2437 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (0.73ns)   --->   "%add_ln813_3451 = add i12 %zext_ln17_319, i12 %zext_ln17_341"   --->   Operation 2438 'add' 'add_ln813_3451' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln813_230 = zext i12 %add_ln813_3451"   --->   Operation 2439 'zext' 'zext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2440 [1/1] (0.74ns)   --->   "%add_ln813_3452 = add i13 %zext_ln813_230, i13 %zext_ln813_14"   --->   Operation 2440 'add' 'add_ln813_3452' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i13 %add_ln813_3452"   --->   Operation 2441 'zext' 'zext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.75ns)   --->   "%add_ln813_3453 = add i14 %zext_ln813_15, i14 %sext_ln17_133"   --->   Operation 2442 'add' 'add_ln813_3453' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (0.70ns)   --->   "%add_ln813_3454 = add i9 %sext_ln1273_1566, i9 %zext_ln17_376"   --->   Operation 2443 'add' 'add_ln813_3454' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln813_1559 = sext i9 %add_ln813_3454"   --->   Operation 2444 'sext' 'sext_ln813_1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2445 [1/1] (0.71ns)   --->   "%add_ln813_3455 = add i10 %sext_ln813_1559, i10 %sext_ln1270_69"   --->   Operation 2445 'add' 'add_ln813_3455' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2446 [1/1] (0.71ns)   --->   "%add_ln813_3458 = add i10 %sext_ln1273_1609, i10 %zext_ln1270_20"   --->   Operation 2446 'add' 'add_ln813_3458' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln813_1562 = sext i10 %add_ln813_3458"   --->   Operation 2447 'sext' 'sext_ln813_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2448 [1/1] (0.73ns)   --->   "%add_ln813_3459 = add i13 %sext_ln813_1562, i13 %zext_ln1273_484"   --->   Operation 2448 'add' 'add_ln813_3459' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.70ns)   --->   "%add_ln813_3461 = add i8 %sext_ln17_1694, i8 %sext_ln1273_1618"   --->   Operation 2449 'add' 'add_ln813_3461' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln813_1564 = sext i8 %add_ln813_3461"   --->   Operation 2450 'sext' 'sext_ln813_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.70ns)   --->   "%add_ln813_3462 = add i6 %zext_ln818_208, i6 %zext_ln818_211"   --->   Operation 2451 'add' 'add_ln813_3462' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln813_231 = zext i6 %add_ln813_3462"   --->   Operation 2452 'zext' 'zext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2453 [1/1] (0.70ns)   --->   "%add_ln813_3463 = add i7 %zext_ln813_231, i7 %zext_ln17_414"   --->   Operation 2453 'add' 'add_ln813_3463' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln813_232 = zext i7 %add_ln813_3463"   --->   Operation 2454 'zext' 'zext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2455 [1/1] (0.70ns)   --->   "%add_ln813_3464 = add i9 %zext_ln813_232, i9 %sext_ln813_1564"   --->   Operation 2455 'add' 'add_ln813_3464' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2456 [1/1] (0.70ns)   --->   "%add_ln813_3468 = add i8 %sext_ln1273_1510, i8 %zext_ln1273_266"   --->   Operation 2456 'add' 'add_ln813_3468' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln813_1567 = sext i8 %add_ln813_3468"   --->   Operation 2457 'sext' 'sext_ln813_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (0.71ns)   --->   "%add_ln813_3469 = add i10 %sext_ln813_1567, i10 %zext_ln818_168"   --->   Operation 2458 'add' 'add_ln813_3469' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln813_1568 = sext i10 %add_ln813_3469"   --->   Operation 2459 'sext' 'sext_ln813_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3470 = add i11 %sext_ln813_1568, i11 %sext_ln70_8"   --->   Operation 2460 'add' 'add_ln813_3470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2461 [1/1] (0.70ns)   --->   "%add_ln813_3471 = add i9 %sext_ln1273_1562, i9 %zext_ln17_349"   --->   Operation 2461 'add' 'add_ln813_3471' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln813_1569 = sext i9 %add_ln813_3471"   --->   Operation 2462 'sext' 'sext_ln813_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3472 = add i11 %sext_ln813_1569, i11 %add_ln813_3470"   --->   Operation 2463 'add' 'add_ln813_3472' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2464 [1/1] (0.70ns)   --->   "%add_ln813_3474 = add i9 %sext_ln17_1685, i9 %zext_ln17_389"   --->   Operation 2464 'add' 'add_ln813_3474' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.70ns)   --->   "%add_ln813_3476 = add i9 %zext_ln17_405, i9 %sext_ln1273_1582"   --->   Operation 2465 'add' 'add_ln813_3476' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln813_1572 = sext i9 %add_ln813_3476"   --->   Operation 2466 'sext' 'sext_ln813_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.70ns)   --->   "%add_ln813_3477 = add i7 %zext_ln17_395, i7 %zext_ln1273_485"   --->   Operation 2467 'add' 'add_ln813_3477' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln813_233 = zext i7 %add_ln813_3477"   --->   Operation 2468 'zext' 'zext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2469 [1/1] (0.71ns)   --->   "%add_ln813_3478 = add i10 %zext_ln813_233, i10 %sext_ln813_1572"   --->   Operation 2469 'add' 'add_ln813_3478' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2470 [1/1] (0.70ns)   --->   "%add_ln813_3481 = add i9 %sext_ln1273_1712, i9 %zext_ln1273_517"   --->   Operation 2470 'add' 'add_ln813_3481' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3483 = add i11 %sext_ln818_581, i11 %sext_ln17_1582"   --->   Operation 2471 'add' 'add_ln813_3483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2472 [1/1] (0.71ns)   --->   "%add_ln813_3484 = add i10 %sext_ln17_1670, i10 %zext_ln17_318"   --->   Operation 2472 'add' 'add_ln813_3484' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln813_1575 = sext i10 %add_ln813_3484"   --->   Operation 2473 'sext' 'sext_ln813_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3485 = add i11 %sext_ln813_1575, i11 %add_ln813_3483"   --->   Operation 2474 'add' 'add_ln813_3485' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2475 [1/1] (0.70ns)   --->   "%add_ln813_3486 = add i8 %zext_ln1273_305, i8 %zext_ln1273_239"   --->   Operation 2475 'add' 'add_ln813_3486' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns)   --->   "%zext_ln813_234 = zext i8 %add_ln813_3486"   --->   Operation 2476 'zext' 'zext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2477 [1/1] (0.70ns)   --->   "%add_ln813_3487 = add i7 %zext_ln1273_284, i7 %zext_ln17_355"   --->   Operation 2477 'add' 'add_ln813_3487' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln813_235 = zext i7 %add_ln813_3487"   --->   Operation 2478 'zext' 'zext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2479 [1/1] (0.70ns)   --->   "%add_ln813_3488 = add i9 %zext_ln813_235, i9 %zext_ln813_234"   --->   Operation 2479 'add' 'add_ln813_3488' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2480 [1/1] (0.70ns)   --->   "%add_ln813_3490 = add i9 %zext_ln818_209, i9 %zext_ln1273_520"   --->   Operation 2480 'add' 'add_ln813_3490' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2481 [1/1] (0.70ns)   --->   "%add_ln813_3492 = add i8 %sext_ln17_1694, i8 %sext_ln17_1681"   --->   Operation 2481 'add' 'add_ln813_3492' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln813_1577 = sext i8 %add_ln813_3492"   --->   Operation 2482 'sext' 'sext_ln813_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.70ns)   --->   "%add_ln813_3493 = add i9 %sext_ln813_1577, i9 %sext_ln17_1673"   --->   Operation 2483 'add' 'add_ln813_3493' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.72ns)   --->   "%add_ln813_3495 = add i10 %add_ln813, i10 %zext_ln17_291"   --->   Operation 2484 'add' 'add_ln813_3495' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2485 [1/1] (0.00ns)   --->   "%sext_ln813_1579 = sext i10 %add_ln813_3495"   --->   Operation 2485 'sext' 'sext_ln813_1579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2486 [1/1] (0.70ns)   --->   "%add_ln813_3496 = add i9 %sext_ln1273_1519, i9 %zext_ln17_321"   --->   Operation 2486 'add' 'add_ln813_3496' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln813_1580 = sext i9 %add_ln813_3496"   --->   Operation 2487 'sext' 'sext_ln813_1580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2488 [1/1] (0.72ns)   --->   "%add_ln813_3497 = add i11 %sext_ln813_1580, i11 %sext_ln813_1579"   --->   Operation 2488 'add' 'add_ln813_3497' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2489 [1/1] (0.70ns)   --->   "%add_ln813_3498 = add i7 %sext_ln1273_1565, i7 %zext_ln17_310"   --->   Operation 2489 'add' 'add_ln813_3498' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln813_1581 = sext i7 %add_ln813_3498"   --->   Operation 2490 'sext' 'sext_ln813_1581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.70ns)   --->   "%add_ln813_3499 = add i6 %zext_ln818_184, i6 %zext_ln818_189"   --->   Operation 2491 'add' 'add_ln813_3499' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln813_238 = zext i6 %add_ln813_3499"   --->   Operation 2492 'zext' 'zext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.70ns)   --->   "%add_ln813_3500 = add i8 %zext_ln813_238, i8 %sext_ln813_1581"   --->   Operation 2493 'add' 'add_ln813_3500' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln813_1582 = sext i8 %add_ln813_3500"   --->   Operation 2494 'sext' 'sext_ln813_1582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3501 = add i11 %sext_ln813_1582, i11 %add_ln813_3497"   --->   Operation 2495 'add' 'add_ln813_3501' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2496 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3502 = add i11 %add_ln813_3501, i11 %sext_ln17_1680"   --->   Operation 2496 'add' 'add_ln813_3502' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2497 [1/1] (0.71ns)   --->   "%add_ln813_3503 = add i10 %sext_ln17_1688, i10 %zext_ln17_402"   --->   Operation 2497 'add' 'add_ln813_3503' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2498 [1/1] (0.70ns)   --->   "%add_ln813_3505 = add i9 %zext_ln818_195, i9 %zext_ln1273_404"   --->   Operation 2498 'add' 'add_ln813_3505' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2499 [1/1] (0.70ns)   --->   "%add_ln813_3506 = add i7 %sext_ln818_590, i7 %zext_ln17_433"   --->   Operation 2499 'add' 'add_ln813_3506' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln813_1585 = sext i7 %add_ln813_3506"   --->   Operation 2500 'sext' 'sext_ln813_1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2501 [1/1] (0.70ns)   --->   "%add_ln813_3507 = add i8 %sext_ln813_1585, i8 %sext_ln17_1677"   --->   Operation 2501 'add' 'add_ln813_3507' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2502 [1/1] (0.73ns)   --->   "%add_ln813_3510 = add i12 %zext_ln70_3, i12 %zext_ln17_472"   --->   Operation 2502 'add' 'add_ln813_3510' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2503 [1/1] (0.70ns)   --->   "%add_ln813_3512 = add i7 %sext_ln1273_1698, i7 %sext_ln1273_1714"   --->   Operation 2503 'add' 'add_ln813_3512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln813_1589 = sext i7 %add_ln813_3512"   --->   Operation 2504 'sext' 'sext_ln813_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2505 [1/1] (0.70ns)   --->   "%add_ln813_3513 = add i9 %sext_ln813_1589, i9 %sext_ln1273_1712"   --->   Operation 2505 'add' 'add_ln813_3513' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3518 = add i13 %add_ln813_3517, i13 %sext_ln818_585"   --->   Operation 2506 'add' 'add_ln813_3518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2507 [1/1] (0.70ns)   --->   "%add_ln813_3519 = add i8 %sext_ln1273_1541, i8 %sext_ln17_1610"   --->   Operation 2507 'add' 'add_ln813_3519' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln813_1591 = sext i8 %add_ln813_3519"   --->   Operation 2508 'sext' 'sext_ln813_1591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2509 [1/1] (0.70ns)   --->   "%add_ln813_3520 = add i9 %sext_ln813_1591, i9 %zext_ln818_176"   --->   Operation 2509 'add' 'add_ln813_3520' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln813_1592 = sext i9 %add_ln813_3520"   --->   Operation 2510 'sext' 'sext_ln813_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3521 = add i13 %sext_ln813_1592, i13 %add_ln813_3518"   --->   Operation 2511 'add' 'add_ln813_3521' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2512 [1/1] (0.73ns)   --->   "%add_ln813_3522 = add i13 %zext_ln1273_296, i13 %sext_ln1273_1685"   --->   Operation 2512 'add' 'add_ln813_3522' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3524 = add i11 %zext_ln17_469, i11 %sext_ln1273_1626"   --->   Operation 2513 'add' 'add_ln813_3524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2514 [1/1] (0.70ns)   --->   "%add_ln813_3525 = add i10 %zext_ln17_412, i10 %sext_ln17_1642"   --->   Operation 2514 'add' 'add_ln813_3525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2515 [1/1] (0.00ns)   --->   "%sext_ln813_1595 = sext i10 %add_ln813_3525"   --->   Operation 2515 'sext' 'sext_ln813_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2516 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3526 = add i11 %sext_ln813_1595, i11 %add_ln813_3524"   --->   Operation 2516 'add' 'add_ln813_3526' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2517 [1/1] (0.70ns)   --->   "%add_ln813_3528 = add i9 %sext_ln17_1709, i9 %sext_ln1273_1634"   --->   Operation 2517 'add' 'add_ln813_3528' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln813_1597 = sext i9 %add_ln813_3528"   --->   Operation 2518 'sext' 'sext_ln813_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3529 = add i10 %sext_ln813_1597, i10 %sext_ln1273_1615"   --->   Operation 2519 'add' 'add_ln813_3529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2520 [1/1] (0.70ns)   --->   "%add_ln813_3530 = add i7 %sext_ln1273_1714, i7 %zext_ln17_418"   --->   Operation 2520 'add' 'add_ln813_3530' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln813_1598 = sext i7 %add_ln813_3530"   --->   Operation 2521 'sext' 'sext_ln813_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.70ns)   --->   "%add_ln813_3531 = add i7 %zext_ln1273_427, i7 %zext_ln1273_526"   --->   Operation 2522 'add' 'add_ln813_3531' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2523 [1/1] (0.00ns)   --->   "%zext_ln813_242 = zext i7 %add_ln813_3531"   --->   Operation 2523 'zext' 'zext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.70ns)   --->   "%add_ln813_3532 = add i9 %zext_ln813_242, i9 %sext_ln813_1598"   --->   Operation 2524 'add' 'add_ln813_3532' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln813_1599 = sext i9 %add_ln813_3532"   --->   Operation 2525 'sext' 'sext_ln813_1599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3533 = add i10 %sext_ln813_1599, i10 %add_ln813_3529"   --->   Operation 2526 'add' 'add_ln813_3533' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln813_1601 = sext i8 %add_ln813_3535"   --->   Operation 2527 'sext' 'sext_ln813_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln813_1602 = sext i8 %add_ln813_3535"   --->   Operation 2528 'sext' 'sext_ln813_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2529 [1/1] (0.70ns)   --->   "%add_ln813_3536 = add i9 %sext_ln1273_1519, i9 %sext_ln17_1581"   --->   Operation 2529 'add' 'add_ln813_3536' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln813_1603 = sext i9 %add_ln813_3536"   --->   Operation 2530 'sext' 'sext_ln813_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.71ns)   --->   "%add_ln813_3537 = add i10 %sext_ln813_1603, i10 %sext_ln813_1602"   --->   Operation 2531 'add' 'add_ln813_3537' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2532 [1/1] (0.72ns)   --->   "%add_ln813_3539 = add i11 %sext_ln1270_57, i11 %sext_ln1270_58"   --->   Operation 2532 'add' 'add_ln813_3539' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2533 [1/1] (0.71ns)   --->   "%add_ln813_3542 = add i10 %sext_ln1273_1627, i10 %sext_ln1273_1635"   --->   Operation 2533 'add' 'add_ln813_3542' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2534 [1/1] (0.70ns)   --->   "%add_ln813_3545 = add i9 %zext_ln818_206, i9 %zext_ln818_213"   --->   Operation 2534 'add' 'add_ln813_3545' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2535 [1/1] (0.00ns)   --->   "%sext_ln813_1612 = sext i11 %add_ln813_3551"   --->   Operation 2535 'sext' 'sext_ln813_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2536 [1/1] (0.71ns)   --->   "%add_ln813_3552 = add i10 %sext_ln1273_1583, i10 %zext_ln17_298"   --->   Operation 2536 'add' 'add_ln813_3552' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns)   --->   "%sext_ln813_1613 = sext i10 %add_ln813_3552"   --->   Operation 2537 'sext' 'sext_ln813_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3553 = add i12 %sext_ln813_1613, i12 %sext_ln813_1612"   --->   Operation 2538 'add' 'add_ln813_3553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3554 = add i9 %zext_ln818_170, i9 %zext_ln17_322"   --->   Operation 2539 'add' 'add_ln813_3554' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2540 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_3555 = add i9 %zext_ln813_235, i9 %add_ln813_3554"   --->   Operation 2540 'add' 'add_ln813_3555' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2541 [1/1] (0.00ns)   --->   "%zext_ln813_245 = zext i9 %add_ln813_3555"   --->   Operation 2541 'zext' 'zext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3556 = add i12 %zext_ln813_245, i12 %add_ln813_3553"   --->   Operation 2542 'add' 'add_ln813_3556' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2543 [1/1] (0.70ns)   --->   "%add_ln813_3558 = add i9 %sext_ln818_591, i9 %sext_ln1273_1591"   --->   Operation 2543 'add' 'add_ln813_3558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2544 [1/1] (0.70ns)   --->   "%add_ln813_3564 = add i7 %sext_ln17_1669, i7 %sext_ln1270_97"   --->   Operation 2544 'add' 'add_ln813_3564' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln813_1620 = sext i7 %add_ln813_3564"   --->   Operation 2545 'sext' 'sext_ln813_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.70ns)   --->   "%add_ln813_3565 = add i7 %zext_ln1273_507, i7 %zext_ln1273_516"   --->   Operation 2546 'add' 'add_ln813_3565' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln813_246 = zext i7 %add_ln813_3565"   --->   Operation 2547 'zext' 'zext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2548 [1/1] (0.70ns)   --->   "%add_ln813_3566 = add i8 %zext_ln813_246, i8 %zext_ln1273_462"   --->   Operation 2548 'add' 'add_ln813_3566' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns)   --->   "%zext_ln813_247 = zext i8 %add_ln813_3566"   --->   Operation 2549 'zext' 'zext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.70ns)   --->   "%add_ln813_3567 = add i9 %zext_ln813_247, i9 %sext_ln813_1620"   --->   Operation 2550 'add' 'add_ln813_3567' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i8 %add_ln813_3569"   --->   Operation 2551 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2552 [1/1] (0.73ns)   --->   "%add_ln813_3570 = add i13 %sext_ln813_67, i13 %zext_ln17_306"   --->   Operation 2552 'add' 'add_ln813_3570' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2553 [1/1] (0.00ns)   --->   "%sext_ln813_68 = sext i13 %add_ln813_3570"   --->   Operation 2553 'sext' 'sext_ln813_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2554 [1/1] (0.75ns)   --->   "%add_ln813_3571 = add i14 %sext_ln813_68, i14 %zext_ln17_323"   --->   Operation 2554 'add' 'add_ln813_3571' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2555 [1/1] (0.70ns)   --->   "%add_ln813_3572 = add i10 %zext_ln17_316, i10 %sext_ln1273_1554"   --->   Operation 2555 'add' 'add_ln813_3572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2556 [1/1] (0.00ns)   --->   "%sext_ln813_1622 = sext i10 %add_ln813_3572"   --->   Operation 2556 'sext' 'sext_ln813_1622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3573 = add i14 %sext_ln813_1622, i14 %add_ln813_3571"   --->   Operation 2557 'add' 'add_ln813_3573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2558 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3574 = add i14 %add_ln813_3573, i14 %zext_ln818_193"   --->   Operation 2558 'add' 'add_ln813_3574' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2559 [1/1] (0.72ns)   --->   "%add_ln813_3575 = add i11 %sext_ln1273_1587, i11 %zext_ln17_455"   --->   Operation 2559 'add' 'add_ln813_3575' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2560 [1/1] (0.70ns)   --->   "%add_ln813_3577 = add i9 %sext_ln1273_1637, i9 %zext_ln17_473"   --->   Operation 2560 'add' 'add_ln813_3577' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln813_1624 = sext i9 %add_ln813_3577"   --->   Operation 2561 'sext' 'sext_ln813_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (0.70ns)   --->   "%add_ln813_3578 = add i7 %sext_ln1273_1678, i7 %zext_ln17_407"   --->   Operation 2562 'add' 'add_ln813_3578' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln813_1625 = sext i7 %add_ln813_3578"   --->   Operation 2563 'sext' 'sext_ln813_1625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2564 [1/1] (0.70ns)   --->   "%add_ln813_3579 = add i8 %sext_ln813_1625, i8 %sext_ln17_1624"   --->   Operation 2564 'add' 'add_ln813_3579' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln813_1626 = sext i8 %add_ln813_3579"   --->   Operation 2565 'sext' 'sext_ln813_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (0.71ns)   --->   "%add_ln813_3580 = add i10 %sext_ln813_1626, i10 %sext_ln813_1624"   --->   Operation 2566 'add' 'add_ln813_3580' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3584 = add i13 %add_ln813_3583, i13 %zext_ln17_282"   --->   Operation 2567 'add' 'add_ln813_3584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2568 [1/1] (0.71ns)   --->   "%add_ln813_3585 = add i10 %sext_ln17_1611, i10 %sext_ln17_1625"   --->   Operation 2568 'add' 'add_ln813_3585' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln813_1629 = sext i10 %add_ln813_3585"   --->   Operation 2569 'sext' 'sext_ln813_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3586 = add i13 %sext_ln813_1629, i13 %add_ln813_3584"   --->   Operation 2570 'add' 'add_ln813_3586' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2571 [1/1] (0.71ns)   --->   "%add_ln813_3588 = add i10 %sext_ln1273_1580, i10 %sext_ln1273_1617"   --->   Operation 2571 'add' 'add_ln813_3588' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2572 [1/1] (0.70ns)   --->   "%add_ln813_3591 = add i10 %zext_ln17_383, i10 %sext_ln1273_1680"   --->   Operation 2572 'add' 'add_ln813_3591' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln813_1633 = sext i10 %add_ln813_3591"   --->   Operation 2573 'sext' 'sext_ln813_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3592 = add i11 %sext_ln813_1633, i11 %sext_ln1270_82"   --->   Operation 2574 'add' 'add_ln813_3592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2575 [1/1] (0.70ns)   --->   "%add_ln813_3593 = add i7 %zext_ln1273_355, i7 %zext_ln17_414"   --->   Operation 2575 'add' 'add_ln813_3593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2576 [1/1] (0.00ns)   --->   "%zext_ln813_248 = zext i7 %add_ln813_3593"   --->   Operation 2576 'zext' 'zext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2577 [1/1] (0.70ns)   --->   "%add_ln813_3594 = add i8 %zext_ln813_248, i8 %sext_ln1273_1628"   --->   Operation 2577 'add' 'add_ln813_3594' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln813_1634 = sext i8 %add_ln813_3594"   --->   Operation 2578 'sext' 'sext_ln813_1634' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2579 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3595 = add i11 %sext_ln813_1634, i11 %add_ln813_3592"   --->   Operation 2579 'add' 'add_ln813_3595' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2580 [1/1] (0.70ns)   --->   "%add_ln813_3598 = add i8 %sext_ln1273_1718, i8 %sext_ln17_1704"   --->   Operation 2580 'add' 'add_ln813_3598' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln813_1637 = sext i8 %add_ln813_3598"   --->   Operation 2581 'sext' 'sext_ln813_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2582 [1/1] (0.70ns)   --->   "%add_ln813_3599 = add i9 %sext_ln813_1637, i9 %sext_ln17_1692"   --->   Operation 2582 'add' 'add_ln813_3599' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln813_1639 = sext i9 %add_ln813_3601"   --->   Operation 2583 'sext' 'sext_ln813_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2584 [1/1] (0.70ns)   --->   "%add_ln813_3602 = add i9 %sext_ln17_1643, i9 %zext_ln17_405"   --->   Operation 2584 'add' 'add_ln813_3602' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln813_1640 = sext i9 %add_ln813_3602"   --->   Operation 2585 'sext' 'sext_ln813_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2586 [1/1] (0.71ns)   --->   "%add_ln813_3603 = add i10 %sext_ln813_1640, i10 %sext_ln813_1639"   --->   Operation 2586 'add' 'add_ln813_3603' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2587 [1/1] (0.70ns)   --->   "%add_ln813_3604 = add i6 %zext_ln818_173, i6 %zext_ln818_181"   --->   Operation 2587 'add' 'add_ln813_3604' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.00ns)   --->   "%zext_ln813_249 = zext i6 %add_ln813_3604"   --->   Operation 2588 'zext' 'zext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2589 [1/1] (0.70ns)   --->   "%add_ln813_3605 = add i7 %zext_ln17_398, i7 %zext_ln1273_364"   --->   Operation 2589 'add' 'add_ln813_3605' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2590 [1/1] (0.00ns)   --->   "%zext_ln813_250 = zext i7 %add_ln813_3605"   --->   Operation 2590 'zext' 'zext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2591 [1/1] (0.70ns)   --->   "%add_ln813_3606 = add i8 %zext_ln813_250, i8 %zext_ln813_249"   --->   Operation 2591 'add' 'add_ln813_3606' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2592 [1/1] (0.72ns)   --->   "%add_ln813_3608 = add i11 %sext_ln1273_1687, i11 %sext_ln1270_92"   --->   Operation 2592 'add' 'add_ln813_3608' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2593 [1/1] (0.70ns)   --->   "%add_ln813_3610 = add i7 %sext_ln17_1669, i7 %zext_ln17_433"   --->   Operation 2593 'add' 'add_ln813_3610' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln813_1644 = sext i7 %add_ln813_3610"   --->   Operation 2594 'sext' 'sext_ln813_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2595 [1/1] (0.70ns)   --->   "%add_ln813_3611 = add i8 %sext_ln813_1644, i8 %sext_ln17_1677"   --->   Operation 2595 'add' 'add_ln813_3611' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2596 [1/1] (0.70ns)   --->   "%add_ln813_3614 = add i7 %sext_ln1273_1720, i7 %zext_ln1273_533"   --->   Operation 2596 'add' 'add_ln813_3614' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln813_1646 = sext i7 %add_ln813_3614"   --->   Operation 2597 'sext' 'sext_ln813_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.70ns)   --->   "%add_ln813_3615 = add i8 %sext_ln813_1646, i8 %sext_ln1273_1697"   --->   Operation 2598 'add' 'add_ln813_3615' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3617 = add i10 %sext_ln17_1587, i10 %zext_ln17_301"   --->   Operation 2599 'add' 'add_ln813_3617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2600 [1/1] (0.70ns)   --->   "%add_ln813_3618 = add i7 %zext_ln1273_223, i7 %zext_ln17_314"   --->   Operation 2600 'add' 'add_ln813_3618' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln813_252 = zext i7 %add_ln813_3618"   --->   Operation 2601 'zext' 'zext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2602 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3619 = add i10 %zext_ln813_252, i10 %add_ln813_3617"   --->   Operation 2602 'add' 'add_ln813_3619' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i10 %add_ln813_3619"   --->   Operation 2603 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.73ns)   --->   "%add_ln813_3620 = add i12 %zext_ln17_307, i12 %zext_ln17_333"   --->   Operation 2604 'add' 'add_ln813_3620' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln813_253 = zext i12 %add_ln813_3620"   --->   Operation 2605 'zext' 'zext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3621 = add i13 %zext_ln813_253, i13 %sext_ln813_76"   --->   Operation 2606 'add' 'add_ln813_3621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2607 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3622 = add i13 %add_ln813_3621, i13 %zext_ln17_379"   --->   Operation 2607 'add' 'add_ln813_3622' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2608 [1/1] (0.70ns)   --->   "%add_ln813_3623 = add i9 %zext_ln818_197, i9 %zext_ln17_361"   --->   Operation 2608 'add' 'add_ln813_3623' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2609 [1/1] (0.70ns)   --->   "%add_ln813_3625 = add i8 %sext_ln17_1667, i8 %sext_ln1273_1553"   --->   Operation 2609 'add' 'add_ln813_3625' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln813_1648 = sext i8 %add_ln813_3625"   --->   Operation 2610 'sext' 'sext_ln813_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2611 [1/1] (0.70ns)   --->   "%add_ln813_3626 = add i7 %sext_ln1273_1605, i7 %sext_ln1273_1645"   --->   Operation 2611 'add' 'add_ln813_3626' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln813_1649 = sext i7 %add_ln813_3626"   --->   Operation 2612 'sext' 'sext_ln813_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2613 [1/1] (0.70ns)   --->   "%add_ln813_3627 = add i9 %sext_ln813_1649, i9 %sext_ln813_1648"   --->   Operation 2613 'add' 'add_ln813_3627' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2614 [1/1] (0.72ns)   --->   "%add_ln813_3630 = add i11 %sext_ln1270_112, i11 %sext_ln1273_1670"   --->   Operation 2614 'add' 'add_ln813_3630' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2615 [1/1] (0.70ns)   --->   "%add_ln813_3632 = add i9 %sext_ln1270_94, i9 %sext_ln1273_1712"   --->   Operation 2615 'add' 'add_ln813_3632' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln813_1653 = sext i9 %add_ln813_3632"   --->   Operation 2616 'sext' 'sext_ln813_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2617 [1/1] (0.70ns)   --->   "%add_ln813_3633 = add i7 %sext_ln818_596, i7 %zext_ln17_437"   --->   Operation 2617 'add' 'add_ln813_3633' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln813_1654 = sext i7 %add_ln813_3633"   --->   Operation 2618 'sext' 'sext_ln813_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2619 [1/1] (0.70ns)   --->   "%add_ln813_3634 = add i8 %sext_ln813_1654, i8 %sext_ln1273_1656"   --->   Operation 2619 'add' 'add_ln813_3634' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln813_1655 = sext i8 %add_ln813_3634"   --->   Operation 2620 'sext' 'sext_ln813_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2621 [1/1] (0.71ns)   --->   "%add_ln813_3635 = add i10 %sext_ln813_1655, i10 %sext_ln813_1653"   --->   Operation 2621 'add' 'add_ln813_3635' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i7 %add_ln813_3638"   --->   Operation 2622 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2623 [1/1] (0.73ns)   --->   "%add_ln813_3639 = add i12 %zext_ln818_157, i12 %zext_ln813_17"   --->   Operation 2623 'add' 'add_ln813_3639' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2624 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i12 %add_ln813_3639"   --->   Operation 2624 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2625 [1/1] (0.74ns)   --->   "%add_ln813_3640 = add i13 %zext_ln813_18, i13 %sext_ln17_78"   --->   Operation 2625 'add' 'add_ln813_3640' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln813_80 = sext i13 %add_ln813_3640"   --->   Operation 2626 'sext' 'sext_ln813_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3641 = add i14 %sext_ln813_80, i14 %zext_ln17_380"   --->   Operation 2627 'add' 'add_ln813_3641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2628 [1/1] (0.70ns)   --->   "%add_ln813_3642 = add i9 %zext_ln818_176, i9 %zext_ln1273_352"   --->   Operation 2628 'add' 'add_ln813_3642' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2629 [1/1] (0.00ns)   --->   "%zext_ln813_255 = zext i9 %add_ln813_3642"   --->   Operation 2629 'zext' 'zext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2630 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3643 = add i14 %zext_ln813_255, i14 %add_ln813_3641"   --->   Operation 2630 'add' 'add_ln813_3643' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2631 [1/1] (0.70ns)   --->   "%add_ln813_3644 = add i9 %zext_ln17_391, i9 %sext_ln1273_1542"   --->   Operation 2631 'add' 'add_ln813_3644' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln813_1657 = sext i9 %add_ln813_3644"   --->   Operation 2632 'sext' 'sext_ln813_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2633 [1/1] (0.70ns)   --->   "%add_ln813_3645 = add i7 %zext_ln1273_303, i7 %zext_ln1273_312"   --->   Operation 2633 'add' 'add_ln813_3645' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2634 [1/1] (0.00ns)   --->   "%zext_ln813_256 = zext i7 %add_ln813_3645"   --->   Operation 2634 'zext' 'zext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2635 [1/1] (0.70ns)   --->   "%add_ln813_3646 = add i9 %zext_ln813_256, i9 %sext_ln17_1639"   --->   Operation 2635 'add' 'add_ln813_3646' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln813_1658 = sext i9 %add_ln813_3646"   --->   Operation 2636 'sext' 'sext_ln813_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2637 [1/1] (0.71ns)   --->   "%add_ln813_3647 = add i10 %sext_ln813_1658, i10 %sext_ln813_1657"   --->   Operation 2637 'add' 'add_ln813_3647' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2638 [1/1] (0.71ns)   --->   "%add_ln813_3650 = add i10 %sext_ln1273_1731, i10 %zext_ln1273_419"   --->   Operation 2638 'add' 'add_ln813_3650' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2639 [1/1] (0.70ns)   --->   "%add_ln813_3653 = add i7 %sext_ln17_1669, i7 %sext_ln1270_108"   --->   Operation 2639 'add' 'add_ln813_3653' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln813_1662 = sext i7 %add_ln813_3653"   --->   Operation 2640 'sext' 'sext_ln813_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2641 [1/1] (0.70ns)   --->   "%add_ln813_3654 = add i7 %zext_ln17_443, i7 %zext_ln1273_507"   --->   Operation 2641 'add' 'add_ln813_3654' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln813_257 = zext i7 %add_ln813_3654"   --->   Operation 2642 'zext' 'zext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2643 [1/1] (0.70ns)   --->   "%add_ln813_3655 = add i8 %zext_ln813_257, i8 %sext_ln17_1704"   --->   Operation 2643 'add' 'add_ln813_3655' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln813_1663 = sext i8 %add_ln813_3655"   --->   Operation 2644 'sext' 'sext_ln813_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2645 [1/1] (0.70ns)   --->   "%add_ln813_3656 = add i9 %sext_ln813_1663, i9 %sext_ln813_1662"   --->   Operation 2645 'add' 'add_ln813_3656' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2646 [1/1] (0.71ns)   --->   "%add_ln813_3658 = add i10 %sext_ln1273_1511, i10 %sext_ln818_570"   --->   Operation 2646 'add' 'add_ln813_3658' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln813_1665 = sext i10 %add_ln813_3658"   --->   Operation 2647 'sext' 'sext_ln813_1665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2648 [1/1] (0.00ns)   --->   "%zext_ln813_258 = zext i9 %add_ln813_3659"   --->   Operation 2648 'zext' 'zext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3660 = add i11 %zext_ln813_258, i11 %sext_ln813_1665"   --->   Operation 2649 'add' 'add_ln813_3660' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln813_259 = zext i7 %add_ln813_3661"   --->   Operation 2650 'zext' 'zext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2651 [1/1] (0.70ns)   --->   "%add_ln813_3662 = add i9 %zext_ln813_259, i9 %sext_ln1273_1546"   --->   Operation 2651 'add' 'add_ln813_3662' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln813_1666 = sext i9 %add_ln813_3662"   --->   Operation 2652 'sext' 'sext_ln813_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2653 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3663 = add i11 %sext_ln813_1666, i11 %add_ln813_3660"   --->   Operation 2653 'add' 'add_ln813_3663' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2654 [1/1] (0.71ns)   --->   "%add_ln813_3664 = add i10 %sext_ln1273_1589, i10 %sext_ln17_1642"   --->   Operation 2654 'add' 'add_ln813_3664' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2655 [1/1] (0.70ns)   --->   "%add_ln813_3666 = add i7 %sext_ln1273_1552, i7 %sext_ln17_1635"   --->   Operation 2655 'add' 'add_ln813_3666' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln813_1669 = sext i7 %add_ln813_3666"   --->   Operation 2656 'sext' 'sext_ln813_1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2657 [1/1] (0.70ns)   --->   "%add_ln813_3667 = add i7 %zext_ln17_351, i7 %zext_ln1273_377"   --->   Operation 2657 'add' 'add_ln813_3667' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2658 [1/1] (0.00ns)   --->   "%zext_ln813_260 = zext i7 %add_ln813_3667"   --->   Operation 2658 'zext' 'zext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2659 [1/1] (0.70ns)   --->   "%add_ln813_3668 = add i9 %zext_ln813_260, i9 %sext_ln813_1669"   --->   Operation 2659 'add' 'add_ln813_3668' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2660 [1/1] (0.70ns)   --->   "%add_ln813_3673 = add i10 %zext_ln17_445, i10 %sext_ln1270_84"   --->   Operation 2660 'add' 'add_ln813_3673' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln813_1674 = sext i10 %add_ln813_3673"   --->   Operation 2661 'sext' 'sext_ln813_1674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2662 [1/1] (0.70ns)   --->   "%add_ln813_3674 = add i8 %zext_ln1270_28, i8 %zext_ln1273_515"   --->   Operation 2662 'add' 'add_ln813_3674' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln813_261 = zext i8 %add_ln813_3674"   --->   Operation 2663 'zext' 'zext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2664 [1/1] (0.70ns)   --->   "%add_ln813_3675 = add i9 %zext_ln813_261, i9 %zext_ln17_411"   --->   Operation 2664 'add' 'add_ln813_3675' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2665 [1/1] (0.00ns)   --->   "%zext_ln813_262 = zext i9 %add_ln813_3675"   --->   Operation 2665 'zext' 'zext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2666 [1/1] (0.72ns)   --->   "%add_ln813_3676 = add i11 %zext_ln813_262, i11 %sext_ln813_1674"   --->   Operation 2666 'add' 'add_ln813_3676' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2667 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i8 %add_ln813_3679"   --->   Operation 2667 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (0.73ns)   --->   "%add_ln813_3680 = add i12 %zext_ln818_178, i12 %zext_ln813_19"   --->   Operation 2668 'add' 'add_ln813_3680' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2669 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i12 %add_ln813_3680"   --->   Operation 2669 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2670 [1/1] (0.74ns)   --->   "%add_ln813_3681 = add i13 %zext_ln813_20, i13 %sext_ln17_128"   --->   Operation 2670 'add' 'add_ln813_3681' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2671 [1/1] (0.70ns)   --->   "%add_ln813_3683 = add i8 %sext_ln1273_1574, i8 %sext_ln17_1638"   --->   Operation 2671 'add' 'add_ln813_3683' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln813_1676 = sext i8 %add_ln813_3683"   --->   Operation 2672 'sext' 'sext_ln813_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2673 [1/1] (0.70ns)   --->   "%add_ln813_3684 = add i9 %sext_ln813_1676, i9 %sext_ln1270_75"   --->   Operation 2673 'add' 'add_ln813_3684' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2674 [1/1] (0.71ns)   --->   "%add_ln813_3689 = add i10 %sext_ln1273_1693, i10 %sext_ln1273_1724"   --->   Operation 2674 'add' 'add_ln813_3689' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2675 [1/1] (0.70ns)   --->   "%add_ln813_3693 = add i7 %sext_ln1273_1509, i7 %zext_ln17_273"   --->   Operation 2675 'add' 'add_ln813_3693' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln813_1683 = sext i7 %add_ln813_3693"   --->   Operation 2676 'sext' 'sext_ln813_1683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2677 [1/1] (0.70ns)   --->   "%add_ln813_3694 = add i9 %sext_ln1273_1515, i9 %zext_ln17_331"   --->   Operation 2677 'add' 'add_ln813_3694' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln813_1684 = sext i9 %add_ln813_3694"   --->   Operation 2678 'sext' 'sext_ln813_1684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3695 = add i10 %sext_ln813_1684, i10 %sext_ln813_1683"   --->   Operation 2679 'add' 'add_ln813_3695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2680 [1/1] (0.70ns)   --->   "%add_ln813_3696 = add i6 %zext_ln818_177, i6 %zext_ln818_184"   --->   Operation 2680 'add' 'add_ln813_3696' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln813_265 = zext i6 %add_ln813_3696"   --->   Operation 2681 'zext' 'zext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2682 [1/1] (0.70ns)   --->   "%add_ln813_3697 = add i8 %zext_ln813_265, i8 %sext_ln17_1618"   --->   Operation 2682 'add' 'add_ln813_3697' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln813_1685 = sext i8 %add_ln813_3697"   --->   Operation 2683 'sext' 'sext_ln813_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2684 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3698 = add i10 %sext_ln813_1685, i10 %add_ln813_3695"   --->   Operation 2684 'add' 'add_ln813_3698' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2685 [1/1] (0.72ns)   --->   "%add_ln813_3699 = add i11 %sext_ln1273_1612, i11 %sext_ln1273_1569"   --->   Operation 2685 'add' 'add_ln813_3699' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2686 [1/1] (0.71ns)   --->   "%add_ln813_3701 = add i10 %sext_ln818_588, i10 %sext_ln17_1662"   --->   Operation 2686 'add' 'add_ln813_3701' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2687 [1/1] (0.70ns)   --->   "%add_ln813_3702 = add i8 %zext_ln1273_359, i8 %zext_ln17_375"   --->   Operation 2687 'add' 'add_ln813_3702' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2688 [1/1] (0.70ns)   --->   "%add_ln813_3705 = add i10 %zext_ln17_428, i10 %sext_ln1273_1641"   --->   Operation 2688 'add' 'add_ln813_3705' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2689 [1/1] (0.70ns)   --->   "%add_ln813_3707 = add i9 %sext_ln1270_101, i9 %sext_ln17_1709"   --->   Operation 2689 'add' 'add_ln813_3707' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln813_1692 = sext i9 %add_ln813_3707"   --->   Operation 2690 'sext' 'sext_ln813_1692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2691 [1/1] (0.70ns)   --->   "%add_ln813_3708 = add i8 %sext_ln1270_114, i8 %sext_ln1270_104"   --->   Operation 2691 'add' 'add_ln813_3708' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln813_1693 = sext i8 %add_ln813_3708"   --->   Operation 2692 'sext' 'sext_ln813_1693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2693 [1/1] (0.71ns)   --->   "%add_ln813_3709 = add i10 %sext_ln813_1693, i10 %sext_ln813_1692"   --->   Operation 2693 'add' 'add_ln813_3709' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3713 = add i13 %add_ln813_3712, i13 %sext_ln1273_1521"   --->   Operation 2694 'add' 'add_ln813_3713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln813_1695 = sext i9 %add_ln813_3714"   --->   Operation 2695 'sext' 'sext_ln813_1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2696 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3715 = add i13 %sext_ln813_1695, i13 %add_ln813_3713"   --->   Operation 2696 'add' 'add_ln813_3715' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln813_1696 = sext i13 %add_ln813_3715"   --->   Operation 2697 'sext' 'sext_ln813_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2698 [1/1] (0.73ns)   --->   "%add_ln813_3716 = add i12 %zext_ln1273_280, i12 %zext_ln1273_307"   --->   Operation 2698 'add' 'add_ln813_3716' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln813_267 = zext i12 %add_ln813_3716"   --->   Operation 2699 'zext' 'zext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2700 [1/1] (0.75ns)   --->   "%add_ln813_3717 = add i14 %zext_ln813_267, i14 %sext_ln813_1696"   --->   Operation 2700 'add' 'add_ln813_3717' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2701 [1/1] (0.71ns)   --->   "%add_ln813_3718 = add i10 %sext_ln1273_1620, i10 %sext_ln17_1696"   --->   Operation 2701 'add' 'add_ln813_3718' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2702 [1/1] (0.70ns)   --->   "%add_ln813_3721 = add i9 %sext_ln1273_1632, i9 %zext_ln1273_285"   --->   Operation 2702 'add' 'add_ln813_3721' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln813_1700 = sext i9 %add_ln813_3721"   --->   Operation 2703 'sext' 'sext_ln813_1700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2704 [1/1] (0.71ns)   --->   "%add_ln813_3722 = add i10 %sext_ln813_1700, i10 %zext_ln17_370"   --->   Operation 2704 'add' 'add_ln813_3722' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2705 [1/1] (0.70ns)   --->   "%add_ln813_3723 = add i7 %zext_ln1273_312, i7 %zext_ln1273_427"   --->   Operation 2705 'add' 'add_ln813_3723' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2706 [1/1] (0.00ns)   --->   "%zext_ln813_268 = zext i7 %add_ln813_3723"   --->   Operation 2706 'zext' 'zext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2707 [1/1] (0.70ns)   --->   "%add_ln813_3724 = add i7 %zext_ln1273_453, i7 %zext_ln1273_469"   --->   Operation 2707 'add' 'add_ln813_3724' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2708 [1/1] (0.00ns)   --->   "%zext_ln813_269 = zext i7 %add_ln813_3724"   --->   Operation 2708 'zext' 'zext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2709 [1/1] (0.70ns)   --->   "%add_ln813_3725 = add i8 %zext_ln813_269, i8 %zext_ln813_268"   --->   Operation 2709 'add' 'add_ln813_3725' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2710 [1/1] (0.70ns)   --->   "%add_ln813_3729 = add i9 %zext_ln17_473, i9 %sext_ln17_1702"   --->   Operation 2710 'add' 'add_ln813_3729' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln813_1703 = sext i9 %add_ln813_3729"   --->   Operation 2711 'sext' 'sext_ln813_1703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2712 [1/1] (0.73ns)   --->   "%add_ln813_3730 = add i13 %sext_ln813_1703, i13 %zext_ln1273_511"   --->   Operation 2712 'add' 'add_ln813_3730' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2713 [1/1] (0.70ns)   --->   "%add_ln813_3732 = add i9 %sext_ln1273_1525, i9 %zext_ln17_309"   --->   Operation 2713 'add' 'add_ln813_3732' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln813_1705 = sext i9 %add_ln813_3732"   --->   Operation 2714 'sext' 'sext_ln813_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3733 = add i10 %sext_ln813_1705, i10 %sext_ln1273_1529"   --->   Operation 2715 'add' 'add_ln813_3733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2716 [1/1] (0.70ns)   --->   "%add_ln813_3734 = add i7 %sext_ln17_1597, i7 %zext_ln17_326"   --->   Operation 2716 'add' 'add_ln813_3734' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln813_1706 = sext i7 %add_ln813_3734"   --->   Operation 2717 'sext' 'sext_ln813_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2718 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3735 = add i10 %sext_ln813_1706, i10 %add_ln813_3733"   --->   Operation 2718 'add' 'add_ln813_3735' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln813_1707 = sext i10 %add_ln813_3735"   --->   Operation 2719 'sext' 'sext_ln813_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2720 [1/1] (0.72ns)   --->   "%add_ln813_3736 = add i11 %sext_ln813_1707, i11 %zext_ln17_390"   --->   Operation 2720 'add' 'add_ln813_3736' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2721 [1/1] (0.71ns)   --->   "%add_ln813_3737 = add i10 %sext_ln1273_1550, i10 %sext_ln1273_1561"   --->   Operation 2721 'add' 'add_ln813_3737' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.71ns)   --->   "%add_ln813_3739 = add i10 %sext_ln1273_1576, i10 %zext_ln17_394"   --->   Operation 2722 'add' 'add_ln813_3739' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2723 [1/1] (0.70ns)   --->   "%add_ln813_3740 = add i9 %zext_ln818_192, i9 %sext_ln17_1639"   --->   Operation 2723 'add' 'add_ln813_3740' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2724 [1/1] (0.72ns)   --->   "%add_ln813_3744 = add i11 %sext_ln1270_95, i11 %sext_ln1273_1639"   --->   Operation 2724 'add' 'add_ln813_3744' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2725 [1/1] (0.70ns)   --->   "%add_ln813_3746 = add i9 %sext_ln1273_1696, i9 %zext_ln17_473"   --->   Operation 2725 'add' 'add_ln813_3746' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln813_1716 = sext i9 %add_ln813_3746"   --->   Operation 2726 'sext' 'sext_ln813_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2727 [1/1] (0.70ns)   --->   "%add_ln813_3747 = add i8 %sext_ln17_1667, i8 %sext_ln1270_96"   --->   Operation 2727 'add' 'add_ln813_3747' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln813_1717 = sext i8 %add_ln813_3747"   --->   Operation 2728 'sext' 'sext_ln813_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2729 [1/1] (0.71ns)   --->   "%add_ln813_3748 = add i10 %sext_ln813_1717, i10 %sext_ln813_1716"   --->   Operation 2729 'add' 'add_ln813_3748' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2730 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i12 %add_ln813_3750"   --->   Operation 2730 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2731 [1/1] (0.74ns)   --->   "%add_ln813_3751 = add i13 %zext_ln813_22, i13 %sext_ln17_56"   --->   Operation 2731 'add' 'add_ln813_3751' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln813_96 = sext i13 %add_ln813_3751"   --->   Operation 2732 'sext' 'sext_ln813_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3752 = add i14 %sext_ln813_96, i14 %zext_ln17_385"   --->   Operation 2733 'add' 'add_ln813_3752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2734 [1/1] (0.70ns)   --->   "%add_ln813_3753 = add i9 %zext_ln818_190, i9 %zext_ln818_197"   --->   Operation 2734 'add' 'add_ln813_3753' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln813_271 = zext i9 %add_ln813_3753"   --->   Operation 2735 'zext' 'zext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2736 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3754 = add i14 %zext_ln813_271, i14 %add_ln813_3752"   --->   Operation 2736 'add' 'add_ln813_3754' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2737 [1/1] (0.70ns)   --->   "%add_ln813_3755 = add i7 %sext_ln17_1635, i7 %sext_ln818_590"   --->   Operation 2737 'add' 'add_ln813_3755' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln813_1719 = sext i7 %add_ln813_3755"   --->   Operation 2738 'sext' 'sext_ln813_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2739 [1/1] (0.70ns)   --->   "%add_ln813_3756 = add i6 %zext_ln818_201, i6 %zext_ln818_202"   --->   Operation 2739 'add' 'add_ln813_3756' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln813_272 = zext i6 %add_ln813_3756"   --->   Operation 2740 'zext' 'zext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2741 [1/1] (0.70ns)   --->   "%add_ln813_3757 = add i8 %zext_ln813_272, i8 %sext_ln813_1719"   --->   Operation 2741 'add' 'add_ln813_3757' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2742 [1/1] (0.70ns)   --->   "%add_ln813_3762 = add i9 %sext_ln1273_1716, i9 %sext_ln1273_1689"   --->   Operation 2742 'add' 'add_ln813_3762' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln813_1723 = sext i9 %add_ln813_3762"   --->   Operation 2743 'sext' 'sext_ln813_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2744 [1/1] (0.70ns)   --->   "%add_ln813_3763 = add i8 %sext_ln17_1694, i8 %zext_ln1273_525"   --->   Operation 2744 'add' 'add_ln813_3763' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln813_1724 = sext i8 %add_ln813_3763"   --->   Operation 2745 'sext' 'sext_ln813_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2746 [1/1] (0.71ns)   --->   "%add_ln813_3764 = add i10 %sext_ln813_1724, i10 %sext_ln813_1723"   --->   Operation 2746 'add' 'add_ln813_3764' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.70ns)   --->   "%add_ln813_3771 = add i7 %zext_ln1273_274, i7 %zext_ln1273_284"   --->   Operation 2747 'add' 'add_ln813_3771' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln813_275 = zext i7 %add_ln813_3771"   --->   Operation 2748 'zext' 'zext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2749 [1/1] (0.70ns)   --->   "%add_ln813_3772 = add i8 %zext_ln813_275, i8 %zext_ln17_374"   --->   Operation 2749 'add' 'add_ln813_3772' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2750 [1/1] (0.00ns)   --->   "%zext_ln813_276 = zext i8 %add_ln813_3772"   --->   Operation 2750 'zext' 'zext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3773 = add i14 %zext_ln813_276, i14 %add_ln813_3770"   --->   Operation 2751 'add' 'add_ln813_3773' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2752 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3774 = add i14 %add_ln813_3773, i14 %sext_ln1273_1602"   --->   Operation 2752 'add' 'add_ln813_3774' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2753 [1/1] (0.71ns)   --->   "%add_ln813_3775 = add i10 %sext_ln1273_1717, i10 %zext_ln17_453"   --->   Operation 2753 'add' 'add_ln813_3775' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln813_1726 = sext i10 %add_ln813_3775"   --->   Operation 2754 'sext' 'sext_ln813_1726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2755 [1/1] (0.72ns)   --->   "%add_ln813_3776 = add i11 %sext_ln813_1726, i11 %sext_ln1273_1626"   --->   Operation 2755 'add' 'add_ln813_3776' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2756 [1/1] (0.70ns)   --->   "%add_ln813_3778 = add i8 %sext_ln1273_1711, i8 %sext_ln17_1657"   --->   Operation 2756 'add' 'add_ln813_3778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln813_1728 = sext i8 %add_ln813_3778"   --->   Operation 2757 'sext' 'sext_ln813_1728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2758 [1/1] (0.70ns)   --->   "%add_ln813_3779 = add i9 %sext_ln813_1728, i9 %zext_ln17_401"   --->   Operation 2758 'add' 'add_ln813_3779' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.70ns)   --->   "%add_ln813_3780 = add i7 %sext_ln1270_108, i7 %zext_ln17_418"   --->   Operation 2759 'add' 'add_ln813_3780' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln813_1730 = sext i7 %add_ln813_3780"   --->   Operation 2760 'sext' 'sext_ln813_1730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2761 [1/1] (0.70ns)   --->   "%add_ln813_3781 = add i8 %sext_ln813_1730, i8 %sext_ln17_1681"   --->   Operation 2761 'add' 'add_ln813_3781' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2762 [1/1] (0.71ns)   --->   "%add_ln813_3786 = add i11 %zext_ln17_312, i11 %sext_ln1270_51"   --->   Operation 2762 'add' 'add_ln813_3786' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln813_1735 = sext i11 %add_ln813_3786"   --->   Operation 2763 'sext' 'sext_ln813_1735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2764 [1/1] (0.73ns)   --->   "%add_ln813_3787 = add i13 %sext_ln813_1735, i13 %zext_ln17_292"   --->   Operation 2764 'add' 'add_ln813_3787' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln813_101 = sext i13 %add_ln813_3787"   --->   Operation 2765 'sext' 'sext_ln813_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2766 [1/1] (0.73ns)   --->   "%add_ln813_3788 = add i13 %zext_ln1270_13, i13 %sext_ln1273_1549"   --->   Operation 2766 'add' 'add_ln813_3788' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln813_1736 = sext i13 %add_ln813_3788"   --->   Operation 2767 'sext' 'sext_ln813_1736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2768 [1/1] (0.75ns)   --->   "%add_ln813_3789 = add i14 %sext_ln813_1736, i14 %sext_ln813_101"   --->   Operation 2768 'add' 'add_ln813_3789' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2769 [1/1] (0.70ns)   --->   "%add_ln813_3790 = add i7 %zext_ln1273_312, i7 %zext_ln1273_355"   --->   Operation 2769 'add' 'add_ln813_3790' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2770 [1/1] (0.00ns)   --->   "%zext_ln813_277 = zext i7 %add_ln813_3790"   --->   Operation 2770 'zext' 'zext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2771 [1/1] (0.70ns)   --->   "%add_ln813_3791 = add i9 %zext_ln813_277, i9 %sext_ln1270_68"   --->   Operation 2771 'add' 'add_ln813_3791' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2772 [1/1] (0.71ns)   --->   "%add_ln813_3796 = add i10 %sext_ln1273_1636, i10 %sext_ln1273_1666"   --->   Operation 2772 'add' 'add_ln813_3796' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2773 [1/1] (0.70ns)   --->   "%add_ln813_3797 = add i8 %zext_ln1270_22, i8 %zext_ln17_417"   --->   Operation 2773 'add' 'add_ln813_3797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln813_278 = zext i8 %add_ln813_3797"   --->   Operation 2774 'zext' 'zext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2775 [1/1] (0.70ns)   --->   "%add_ln813_3798 = add i10 %zext_ln813_278, i10 %sext_ln1273_1631"   --->   Operation 2775 'add' 'add_ln813_3798' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3802 = add i10 %sext_ln70_1, i10 %sext_ln1273_1527"   --->   Operation 2776 'add' 'add_ln813_3802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2777 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3803 = add i10 %add_ln813_3802, i10 %zext_ln17_301"   --->   Operation 2777 'add' 'add_ln813_3803' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln813_1743 = sext i10 %add_ln813_3803"   --->   Operation 2778 'sext' 'sext_ln813_1743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln813_1744 = sext i10 %add_ln813_3804"   --->   Operation 2779 'sext' 'sext_ln813_1744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2780 [1/1] (0.72ns)   --->   "%add_ln813_3805 = add i11 %sext_ln813_1744, i11 %sext_ln813_1743"   --->   Operation 2780 'add' 'add_ln813_3805' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2781 [1/1] (0.73ns)   --->   "%add_ln813_3806 = add i12 %zext_ln1273_316, i12 %zext_ln17_421"   --->   Operation 2781 'add' 'add_ln813_3806' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2782 [1/1] (0.70ns)   --->   "%add_ln813_3808 = add i9 %sext_ln17_1659, i9 %zext_ln1273_301"   --->   Operation 2782 'add' 'add_ln813_3808' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln813_1746 = sext i9 %add_ln813_3808"   --->   Operation 2783 'sext' 'sext_ln813_1746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2784 [1/1] (0.71ns)   --->   "%add_ln813_3809 = add i10 %sext_ln813_1746, i10 %sext_ln17_1613"   --->   Operation 2784 'add' 'add_ln813_3809' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2785 [1/1] (0.70ns)   --->   "%add_ln813_3813 = add i9 %sext_ln17_1684, i9 %sext_ln17_1692"   --->   Operation 2785 'add' 'add_ln813_3813' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln813_1750 = sext i9 %add_ln813_3813"   --->   Operation 2786 'sext' 'sext_ln813_1750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2787 [1/1] (0.71ns)   --->   "%add_ln813_3814 = add i10 %sext_ln813_1750, i10 %sext_ln70_26"   --->   Operation 2787 'add' 'add_ln813_3814' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3816 = add i11 %sext_ln70_5, i11 %sext_ln17_1575"   --->   Operation 2788 'add' 'add_ln813_3816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2789 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_3817 = add i11 %add_ln813_3816, i11 %sext_ln17_1615"   --->   Operation 2789 'add' 'add_ln813_3817' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln813_1752 = sext i11 %add_ln813_3817"   --->   Operation 2790 'sext' 'sext_ln813_1752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2791 [1/1] (0.70ns)   --->   "%add_ln813_3818 = add i8 %zext_ln1273_255, i8 %zext_ln1273_302"   --->   Operation 2791 'add' 'add_ln813_3818' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln813_280 = zext i8 %add_ln813_3818"   --->   Operation 2792 'zext' 'zext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2793 [1/1] (0.70ns)   --->   "%add_ln813_3819 = add i9 %zext_ln813_280, i9 %zext_ln818_172"   --->   Operation 2793 'add' 'add_ln813_3819' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln813_281 = zext i9 %add_ln813_3819"   --->   Operation 2794 'zext' 'zext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2795 [1/1] (0.73ns)   --->   "%add_ln813_3820 = add i12 %zext_ln813_281, i12 %sext_ln813_1752"   --->   Operation 2795 'add' 'add_ln813_3820' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2796 [1/1] (0.70ns)   --->   "%add_ln813_3822 = add i8 %sext_ln17_1661, i8 %sext_ln17_1663"   --->   Operation 2796 'add' 'add_ln813_3822' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2797 [1/1] (0.70ns)   --->   "%add_ln813_3825 = add i9 %sext_ln17_1674, i9 %sext_ln1273_1664"   --->   Operation 2797 'add' 'add_ln813_3825' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2798 [1/1] (0.00ns)   --->   "%sext_ln813_1756 = sext i9 %add_ln813_3825"   --->   Operation 2798 'sext' 'sext_ln813_1756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2799 [1/1] (0.71ns)   --->   "%add_ln813_3826 = add i10 %sext_ln813_1756, i10 %sext_ln17_1696"   --->   Operation 2799 'add' 'add_ln813_3826' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2800 [1/1] (0.70ns)   --->   "%add_ln813_3828 = add i9 %zext_ln17_446, i9 %sext_ln1273_1691"   --->   Operation 2800 'add' 'add_ln813_3828' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln813_1758 = sext i9 %add_ln813_3828"   --->   Operation 2801 'sext' 'sext_ln813_1758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3829 = add i10 %sext_ln813_1758, i10 %zext_ln1273_448"   --->   Operation 2802 'add' 'add_ln813_3829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2803 [1/1] (0.70ns)   --->   "%add_ln813_3830 = add i7 %zext_ln1273_496, i7 %zext_ln1273_526"   --->   Operation 2803 'add' 'add_ln813_3830' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln813_282 = zext i7 %add_ln813_3830"   --->   Operation 2804 'zext' 'zext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2805 [1/1] (0.70ns)   --->   "%add_ln813_3831 = add i8 %zext_ln813_282, i8 %zext_ln1273_471"   --->   Operation 2805 'add' 'add_ln813_3831' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2806 [1/1] (0.00ns)   --->   "%zext_ln813_283 = zext i8 %add_ln813_3831"   --->   Operation 2806 'zext' 'zext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2807 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3832 = add i10 %zext_ln813_283, i10 %add_ln813_3829"   --->   Operation 2807 'add' 'add_ln813_3832' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i12 %add_ln813_3836"   --->   Operation 2808 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2809 [1/1] (0.74ns)   --->   "%add_ln813_3837 = add i13 %zext_ln813_24, i13 %sext_ln17_83"   --->   Operation 2809 'add' 'add_ln813_3837' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln813_110 = sext i13 %add_ln813_3837"   --->   Operation 2810 'sext' 'sext_ln813_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2811 [1/1] (0.75ns)   --->   "%add_ln813_3838 = add i14 %sext_ln813_110, i14 %zext_ln17_328"   --->   Operation 2811 'add' 'add_ln813_3838' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2812 [1/1] (0.70ns)   --->   "%add_ln813_3839 = add i9 %zext_ln818_183, i9 %sext_ln17_1622"   --->   Operation 2812 'add' 'add_ln813_3839' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln813_1760 = sext i9 %add_ln813_3839"   --->   Operation 2813 'sext' 'sext_ln813_1760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3840 = add i14 %sext_ln813_1760, i14 %add_ln813_3838"   --->   Operation 2814 'add' 'add_ln813_3840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2815 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3841 = add i14 %add_ln813_3840, i14 %zext_ln17_382"   --->   Operation 2815 'add' 'add_ln813_3841' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2816 [1/1] (0.70ns)   --->   "%add_ln813_3842 = add i9 %sext_ln818_601, i9 %sext_ln1273_1716"   --->   Operation 2816 'add' 'add_ln813_3842' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2817 [1/1] (0.70ns)   --->   "%add_ln813_3845 = add i8 %sext_ln1273_1604, i8 %sext_ln17_1677"   --->   Operation 2817 'add' 'add_ln813_3845' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln813_1764 = sext i8 %add_ln813_3845"   --->   Operation 2818 'sext' 'sext_ln813_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2819 [1/1] (0.70ns)   --->   "%add_ln813_3846 = add i9 %sext_ln813_1764, i9 %zext_ln17_391"   --->   Operation 2819 'add' 'add_ln813_3846' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2820 [1/1] (0.70ns)   --->   "%add_ln813_3847 = add i7 %zext_ln1273_463, i7 %zext_ln1273_496"   --->   Operation 2820 'add' 'add_ln813_3847' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2821 [1/1] (0.00ns)   --->   "%zext_ln813_286 = zext i7 %add_ln813_3847"   --->   Operation 2821 'zext' 'zext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2822 [1/1] (0.70ns)   --->   "%add_ln813_3848 = add i9 %zext_ln813_286, i9 %sext_ln17_1665"   --->   Operation 2822 'add' 'add_ln813_3848' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2823 [1/1] (0.00ns)   --->   "%zext_ln813_288 = zext i13 %add_ln813_3856"   --->   Operation 2823 'zext' 'zext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2824 [1/1] (0.70ns)   --->   "%add_ln813_3857 = add i7 %zext_ln1273_267, i7 %zext_ln1273_274"   --->   Operation 2824 'add' 'add_ln813_3857' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2825 [1/1] (0.00ns)   --->   "%zext_ln813_289 = zext i7 %add_ln813_3857"   --->   Operation 2825 'zext' 'zext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2826 [1/1] (0.70ns)   --->   "%add_ln813_3858 = add i9 %zext_ln813_289, i9 %sext_ln17_1588"   --->   Operation 2826 'add' 'add_ln813_3858' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln813_1770 = sext i9 %add_ln813_3858"   --->   Operation 2827 'sext' 'sext_ln813_1770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2828 [1/1] (0.75ns)   --->   "%add_ln813_3859 = add i14 %sext_ln813_1770, i14 %zext_ln813_288"   --->   Operation 2828 'add' 'add_ln813_3859' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2829 [1/1] (0.71ns)   --->   "%add_ln813_3861 = add i10 %sext_ln1273_1610, i10 %zext_ln17_354"   --->   Operation 2829 'add' 'add_ln813_3861' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln813_1771 = sext i10 %add_ln813_3861"   --->   Operation 2830 'sext' 'sext_ln813_1771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2831 [1/1] (0.73ns)   --->   "%add_ln813_3862 = add i13 %sext_ln813_1771, i13 %zext_ln818_198"   --->   Operation 2831 'add' 'add_ln813_3862' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2832 [1/1] (0.70ns)   --->   "%add_ln813_3864 = add i7 %sext_ln17_1623, i7 %sext_ln1273_1592"   --->   Operation 2832 'add' 'add_ln813_3864' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln813_1773 = sext i7 %add_ln813_3864"   --->   Operation 2833 'sext' 'sext_ln813_1773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2834 [1/1] (0.70ns)   --->   "%add_ln813_3865 = add i9 %sext_ln813_1773, i9 %sext_ln1273_1596"   --->   Operation 2834 'add' 'add_ln813_3865' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3866 = add i7 %zext_ln1273_383, i7 %zext_ln17_433"   --->   Operation 2835 'add' 'add_ln813_3866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2836 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln813_3867 = add i7 %add_ln813_3866, i7 %zext_ln17_398"   --->   Operation 2836 'add' 'add_ln813_3867' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2837 [1/1] (0.70ns)   --->   "%add_ln813_3871 = add i7 %sext_ln17_1690, i7 %zext_ln17_443"   --->   Operation 2837 'add' 'add_ln813_3871' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2838 [1/1] (0.70ns)   --->   "%add_ln813_3874 = add i7 %sext_ln818_572, i7 %zext_ln17_338"   --->   Operation 2838 'add' 'add_ln813_3874' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln813_1778 = sext i7 %add_ln813_3874"   --->   Operation 2839 'sext' 'sext_ln813_1778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2840 [1/1] (0.70ns)   --->   "%add_ln813_3875 = add i8 %sext_ln813_1778, i8 %zext_ln17_330"   --->   Operation 2840 'add' 'add_ln813_3875' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln813_1779 = sext i8 %add_ln813_3875"   --->   Operation 2841 'sext' 'sext_ln813_1779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3876 = add i10 %sext_ln1273_1593, i10 %sext_ln17_1637"   --->   Operation 2842 'add' 'add_ln813_3876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2843 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3877 = add i10 %add_ln813_3876, i10 %sext_ln813_1779"   --->   Operation 2843 'add' 'add_ln813_3877' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2844 [1/1] (0.71ns)   --->   "%add_ln813_3879 = add i10 %sext_ln1273_1686, i10 %zext_ln17_440"   --->   Operation 2844 'add' 'add_ln813_3879' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2845 [1/1] (0.00ns)   --->   "%sext_ln813_1781 = sext i10 %add_ln813_3879"   --->   Operation 2845 'sext' 'sext_ln813_1781' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2846 [1/1] (0.72ns)   --->   "%add_ln813_3880 = add i11 %sext_ln813_1781, i11 %sext_ln818_593"   --->   Operation 2846 'add' 'add_ln813_3880' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2847 [1/1] (0.70ns)   --->   "%add_ln813_3884 = add i8 %sext_ln1273_1700, i8 %sext_ln1273_1734"   --->   Operation 2847 'add' 'add_ln813_3884' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln813_1784 = sext i8 %add_ln813_3884"   --->   Operation 2848 'sext' 'sext_ln813_1784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2849 [1/1] (0.70ns)   --->   "%add_ln813_3885 = add i9 %sext_ln813_1784, i9 %sext_ln1273_1723"   --->   Operation 2849 'add' 'add_ln813_3885' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i13 %add_ln813_3889"   --->   Operation 2850 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2851 [1/1] (0.73ns)   --->   "%add_ln813_3890 = add i12 %zext_ln818_180, i12 %zext_ln17_359"   --->   Operation 2851 'add' 'add_ln813_3890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln813_292 = zext i12 %add_ln813_3890"   --->   Operation 2852 'zext' 'zext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3891 = add i14 %zext_ln813_292, i14 %zext_ln813_28"   --->   Operation 2853 'add' 'add_ln813_3891' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2854 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3892 = add i14 %add_ln813_3891, i14 %zext_ln1273_353"   --->   Operation 2854 'add' 'add_ln813_3892' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2855 [1/1] (0.70ns)   --->   "%add_ln813_3893 = add i10 %zext_ln17_422, i10 %sext_ln818_587"   --->   Operation 2855 'add' 'add_ln813_3893' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln813_1786 = sext i10 %add_ln813_3893"   --->   Operation 2856 'sext' 'sext_ln813_1786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2857 [1/1] (0.72ns)   --->   "%add_ln813_3894 = add i11 %sext_ln813_1786, i11 %sext_ln17_1680"   --->   Operation 2857 'add' 'add_ln813_3894' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2858 [1/1] (0.70ns)   --->   "%add_ln813_3896 = add i9 %zext_ln17_391, i9 %sext_ln17_1656"   --->   Operation 2858 'add' 'add_ln813_3896' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2859 [1/1] (0.00ns)   --->   "%sext_ln813_1788 = sext i9 %add_ln813_3896"   --->   Operation 2859 'sext' 'sext_ln813_1788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2860 [1/1] (0.70ns)   --->   "%add_ln813_3897 = add i7 %zext_ln17_410, i7 %zext_ln1273_433"   --->   Operation 2860 'add' 'add_ln813_3897' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2861 [1/1] (0.00ns)   --->   "%zext_ln813_294 = zext i7 %add_ln813_3897"   --->   Operation 2861 'zext' 'zext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2862 [1/1] (0.70ns)   --->   "%add_ln813_3898 = add i8 %zext_ln813_294, i8 %zext_ln1273_370"   --->   Operation 2862 'add' 'add_ln813_3898' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2863 [1/1] (0.00ns)   --->   "%zext_ln813_295 = zext i8 %add_ln813_3898"   --->   Operation 2863 'zext' 'zext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2864 [1/1] (0.71ns)   --->   "%add_ln813_3899 = add i10 %zext_ln813_295, i10 %sext_ln813_1788"   --->   Operation 2864 'add' 'add_ln813_3899' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2865 [1/1] (0.71ns)   --->   "%add_ln813_3904 = add i10 %sext_ln1273_1681, i10 %sext_ln1273_1709"   --->   Operation 2865 'add' 'add_ln813_3904' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln813_1791 = sext i10 %add_ln813_3904"   --->   Operation 2866 'sext' 'sext_ln813_1791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2867 [1/1] (0.70ns)   --->   "%add_ln813_3905 = add i9 %sext_ln17_1684, i9 %sext_ln17_1703"   --->   Operation 2867 'add' 'add_ln813_3905' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln813_1792 = sext i9 %add_ln813_3905"   --->   Operation 2868 'sext' 'sext_ln813_1792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2869 [1/1] (0.72ns)   --->   "%add_ln813_3906 = add i11 %sext_ln813_1792, i11 %sext_ln813_1791"   --->   Operation 2869 'add' 'add_ln813_3906' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln813_1795 = sext i10 %add_ln813_3909"   --->   Operation 2870 'sext' 'sext_ln813_1795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln813_1796 = sext i10 %add_ln813_3910"   --->   Operation 2871 'sext' 'sext_ln813_1796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2872 [1/1] (0.72ns)   --->   "%add_ln813_3911 = add i11 %sext_ln813_1796, i11 %sext_ln813_1795"   --->   Operation 2872 'add' 'add_ln813_3911' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln813_1797 = sext i11 %add_ln813_3911"   --->   Operation 2873 'sext' 'sext_ln813_1797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2874 [1/1] (0.73ns)   --->   "%add_ln813_3912 = add i13 %zext_ln17_325, i13 %sext_ln1273_1611"   --->   Operation 2874 'add' 'add_ln813_3912' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3913 = add i13 %add_ln813_3912, i13 %sext_ln813_1797"   --->   Operation 2875 'add' 'add_ln813_3913' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2876 [1/1] (0.70ns)   --->   "%add_ln813_3914 = add i8 %zext_ln1273_341, i8 %zext_ln17_369"   --->   Operation 2876 'add' 'add_ln813_3914' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2877 [1/1] (0.00ns)   --->   "%zext_ln813_297 = zext i8 %add_ln813_3914"   --->   Operation 2877 'zext' 'zext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2878 [1/1] (0.70ns)   --->   "%add_ln813_3915 = add i9 %zext_ln813_297, i9 %zext_ln17_331"   --->   Operation 2878 'add' 'add_ln813_3915' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2879 [1/1] (0.00ns)   --->   "%zext_ln813_298 = zext i9 %add_ln813_3915"   --->   Operation 2879 'zext' 'zext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2880 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3916 = add i13 %zext_ln813_298, i13 %add_ln813_3913"   --->   Operation 2880 'add' 'add_ln813_3916' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3920 = add i10 %zext_ln17_430, i10 %sext_ln17_1686"   --->   Operation 2881 'add' 'add_ln813_3920' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2882 [1/1] (0.70ns)   --->   "%add_ln813_3921 = add i8 %sext_ln1270_85, i8 %zext_ln1273_403"   --->   Operation 2882 'add' 'add_ln813_3921' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln813_1800 = sext i8 %add_ln813_3921"   --->   Operation 2883 'sext' 'sext_ln813_1800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2884 [1/1] (0.70ns)   --->   "%add_ln813_3922 = add i9 %sext_ln813_1800, i9 %zext_ln17_441"   --->   Operation 2884 'add' 'add_ln813_3922' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln813_1801 = sext i9 %add_ln813_3922"   --->   Operation 2885 'sext' 'sext_ln813_1801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2886 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3923 = add i10 %sext_ln813_1801, i10 %add_ln813_3920"   --->   Operation 2886 'add' 'add_ln813_3923' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2887 [1/1] (0.70ns)   --->   "%add_ln813_3926 = add i8 %zext_ln17_471, i8 %zext_ln17_478"   --->   Operation 2887 'add' 'add_ln813_3926' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln813_300 = zext i8 %add_ln813_3926"   --->   Operation 2888 'zext' 'zext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2889 [1/1] (0.70ns)   --->   "%add_ln813_3927 = add i9 %zext_ln813_300, i9 %zext_ln17_467"   --->   Operation 2889 'add' 'add_ln813_3927' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln813_1803 = sext i11 %add_ln813_3930"   --->   Operation 2890 'sext' 'sext_ln813_1803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3931 = add i12 %sext_ln813_1803, i12 %sext_ln1270_50"   --->   Operation 2891 'add' 'add_ln813_3931' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln813_1804 = sext i7 %add_ln813_3734"   --->   Operation 2892 'sext' 'sext_ln813_1804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2893 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3932 = add i12 %sext_ln813_1804, i12 %add_ln813_3931"   --->   Operation 2893 'add' 'add_ln813_3932' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln813_1805 = sext i12 %add_ln813_3932"   --->   Operation 2894 'sext' 'sext_ln813_1805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2895 [1/1] (0.73ns)   --->   "%add_ln813_3933 = add i12 %zext_ln1273_373, i12 %zext_ln17_386"   --->   Operation 2895 'add' 'add_ln813_3933' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln813_303 = zext i12 %add_ln813_3933"   --->   Operation 2896 'zext' 'zext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2897 [1/1] (0.74ns)   --->   "%add_ln813_3934 = add i13 %zext_ln813_303, i13 %sext_ln813_1805"   --->   Operation 2897 'add' 'add_ln813_3934' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2898 [1/1] (0.70ns)   --->   "%add_ln813_3935 = add i8 %sext_ln17_1621, i8 %sext_ln17_1645"   --->   Operation 2898 'add' 'add_ln813_3935' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln813_1806 = sext i8 %add_ln813_3935"   --->   Operation 2899 'sext' 'sext_ln813_1806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2900 [1/1] (0.70ns)   --->   "%add_ln813_3936 = add i9 %sext_ln813_1806, i9 %zext_ln17_361"   --->   Operation 2900 'add' 'add_ln813_3936' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2901 [1/1] (0.71ns)   --->   "%add_ln813_3938 = add i10 %sext_ln1270_116, i10 %zext_ln17_465"   --->   Operation 2901 'add' 'add_ln813_3938' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2902 [1/1] (0.70ns)   --->   "%add_ln813_3940 = add i9 %sext_ln1273_1638, i9 %sext_ln1273_1708"   --->   Operation 2902 'add' 'add_ln813_3940' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2903 [1/1] (0.00ns)   --->   "%sext_ln813_1810 = sext i9 %add_ln813_3940"   --->   Operation 2903 'sext' 'sext_ln813_1810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2904 [1/1] (0.70ns)   --->   "%add_ln813_3941 = add i8 %sext_ln17_1677, i8 %zext_ln17_432"   --->   Operation 2904 'add' 'add_ln813_3941' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln813_1811 = sext i8 %add_ln813_3941"   --->   Operation 2905 'sext' 'sext_ln813_1811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2906 [1/1] (0.71ns)   --->   "%add_ln813_3942 = add i10 %sext_ln813_1811, i10 %sext_ln813_1810"   --->   Operation 2906 'add' 'add_ln813_3942' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2907 [1/1] (0.70ns)   --->   "%add_ln813_3944 = add i9 %sext_ln17_1631, i9 %sext_ln1273_1515"   --->   Operation 2907 'add' 'add_ln813_3944' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln813_1813 = sext i9 %add_ln813_3944"   --->   Operation 2908 'sext' 'sext_ln813_1813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2909 [1/1] (0.73ns)   --->   "%add_ln813_3945 = add i13 %sext_ln813_1813, i13 %zext_ln17_300"   --->   Operation 2909 'add' 'add_ln813_3945' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2910 [1/1] (0.70ns)   --->   "%add_ln813_3947 = add i9 %sext_ln1270_75, i9 %sext_ln17_1659"   --->   Operation 2910 'add' 'add_ln813_3947' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln813_1814 = sext i9 %add_ln813_3947"   --->   Operation 2911 'sext' 'sext_ln813_1814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2912 [1/1] (0.71ns)   --->   "%add_ln813_3948 = add i10 %sext_ln813_1814, i10 %sext_ln818_589"   --->   Operation 2912 'add' 'add_ln813_3948' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2913 [1/1] (0.70ns)   --->   "%add_ln813_3951 = add i9 %sext_ln1273_1665, i9 %sext_ln17_1685"   --->   Operation 2913 'add' 'add_ln813_3951' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln813_1816 = sext i9 %add_ln813_3951"   --->   Operation 2914 'sext' 'sext_ln813_1816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2915 [1/1] (0.71ns)   --->   "%add_ln813_3952 = add i10 %sext_ln813_1816, i10 %sext_ln17_1696"   --->   Operation 2915 'add' 'add_ln813_3952' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2916 [1/1] (0.70ns)   --->   "%add_ln813_3954 = add i9 %zext_ln17_441, i9 %sext_ln17_1668"   --->   Operation 2916 'add' 'add_ln813_3954' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln813_1819 = sext i9 %add_ln813_3954"   --->   Operation 2917 'sext' 'sext_ln813_1819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3955 = add i10 %sext_ln813_1819, i10 %zext_ln1270_26"   --->   Operation 2918 'add' 'add_ln813_3955' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3956 = add i8 %sext_ln17_1713, i8 %zext_ln1273_501"   --->   Operation 2919 'add' 'add_ln813_3956' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2920 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_3957 = add i8 %add_ln813_3956, i8 %sext_ln1273_1651"   --->   Operation 2920 'add' 'add_ln813_3957' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln813_1820 = sext i8 %add_ln813_3957"   --->   Operation 2921 'sext' 'sext_ln813_1820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2922 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_3958 = add i10 %sext_ln813_1820, i10 %add_ln813_3955"   --->   Operation 2922 'add' 'add_ln813_3958' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2923 [1/1] (0.00ns)   --->   "%zext_ln813_304 = zext i9 %add_ln813_3962"   --->   Operation 2923 'zext' 'zext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2924 [1/1] (0.70ns)   --->   "%add_ln813_3963 = add i9 %zext_ln818_176, i9 %zext_ln1273_387"   --->   Operation 2924 'add' 'add_ln813_3963' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln813_305 = zext i9 %add_ln813_3963"   --->   Operation 2925 'zext' 'zext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2926 [1/1] (0.71ns)   --->   "%add_ln813_3964 = add i10 %zext_ln813_305, i10 %zext_ln813_304"   --->   Operation 2926 'add' 'add_ln813_3964' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2927 [1/1] (0.70ns)   --->   "%add_ln813_3965 = add i8 %sext_ln1273_1524, i8 %zext_ln17_387"   --->   Operation 2927 'add' 'add_ln813_3965' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln813_1822 = sext i8 %add_ln813_3965"   --->   Operation 2928 'sext' 'sext_ln813_1822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.70ns)   --->   "%add_ln813_3966 = add i9 %sext_ln813_1822, i9 %zext_ln17_331"   --->   Operation 2929 'add' 'add_ln813_3966' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2930 [1/1] (0.70ns)   --->   "%add_ln813_3968 = add i9 %zext_ln818_203, i9 %zext_ln818_205"   --->   Operation 2930 'add' 'add_ln813_3968' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2931 [1/1] (0.70ns)   --->   "%add_ln813_3970 = add i9 %sext_ln17_1673, i9 %zext_ln17_446"   --->   Operation 2931 'add' 'add_ln813_3970' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln813_1824 = sext i9 %add_ln813_3970"   --->   Operation 2932 'sext' 'sext_ln813_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2933 [1/1] (0.71ns)   --->   "%add_ln813_3971 = add i10 %sext_ln813_1824, i10 %zext_ln17_479"   --->   Operation 2933 'add' 'add_ln813_3971' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2934 [1/1] (0.70ns)   --->   "%add_ln813_3973 = add i9 %zext_ln818_182, i9 %sext_ln17_1588"   --->   Operation 2934 'add' 'add_ln813_3973' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln813_1826 = sext i9 %add_ln813_3973"   --->   Operation 2935 'sext' 'sext_ln813_1826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2936 [1/1] (0.71ns)   --->   "%add_ln813_3974 = add i10 %sext_ln813_1826, i10 %zext_ln17_337"   --->   Operation 2936 'add' 'add_ln813_3974' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2937 [1/1] (0.70ns)   --->   "%add_ln813_3976 = add i7 %zext_ln1273_364, i7 %zext_ln17_403"   --->   Operation 2937 'add' 'add_ln813_3976' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2938 [1/1] (0.00ns)   --->   "%zext_ln813_308 = zext i7 %add_ln813_3976"   --->   Operation 2938 'zext' 'zext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2939 [1/1] (0.70ns)   --->   "%add_ln813_3977 = add i8 %zext_ln813_308, i8 %mult_V_403"   --->   Operation 2939 'add' 'add_ln813_3977' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.70ns)   --->   "%add_ln813_3979 = add i10 %zext_ln17_438, i10 %sext_ln17_1675"   --->   Operation 2940 'add' 'add_ln813_3979' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2941 [1/1] (0.70ns)   --->   "%add_ln813_3981 = add i7 %zext_ln1273_408, i7 %zext_ln1273_427"   --->   Operation 2941 'add' 'add_ln813_3981' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln813_310 = zext i7 %add_ln813_3981"   --->   Operation 2942 'zext' 'zext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2943 [1/1] (0.70ns)   --->   "%add_ln813_3982 = add i9 %zext_ln813_310, i9 %sext_ln17_1725"   --->   Operation 2943 'add' 'add_ln813_3982' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln813_1831 = sext i11 %add_ln813_3986"   --->   Operation 2944 'sext' 'sext_ln813_1831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3987 = add i13 %sext_ln813_1831, i13 %zext_ln17_327"   --->   Operation 2945 'add' 'add_ln813_3987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2946 [1/1] (0.70ns)   --->   "%add_ln813_3988 = add i8 %sext_ln1273_1532, i8 %sext_ln17_1599"   --->   Operation 2946 'add' 'add_ln813_3988' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln813_1832 = sext i8 %add_ln813_3988"   --->   Operation 2947 'sext' 'sext_ln813_1832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2948 [1/1] (0.71ns)   --->   "%add_ln813_3989 = add i10 %sext_ln813_1832, i10 %zext_ln818_175"   --->   Operation 2948 'add' 'add_ln813_3989' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2949 [1/1] (0.00ns)   --->   "%sext_ln813_1833 = sext i10 %add_ln813_3989"   --->   Operation 2949 'sext' 'sext_ln813_1833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2950 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3990 = add i13 %sext_ln813_1833, i13 %add_ln813_3987"   --->   Operation 2950 'add' 'add_ln813_3990' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2951 [1/1] (0.71ns)   --->   "%add_ln813_3994 = add i10 %sext_ln1273_1636, i10 %zext_ln17_406"   --->   Operation 2951 'add' 'add_ln813_3994' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln813_1836 = sext i10 %add_ln813_3994"   --->   Operation 2952 'sext' 'sext_ln813_1836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2953 [1/1] (0.70ns)   --->   "%add_ln813_3995 = add i6 %zext_ln818_184, i6 %zext_ln818_204"   --->   Operation 2953 'add' 'add_ln813_3995' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln813_311 = zext i6 %add_ln813_3995"   --->   Operation 2954 'zext' 'zext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2955 [1/1] (0.70ns)   --->   "%add_ln813_3996 = add i8 %zext_ln813_311, i8 %sext_ln17_1614"   --->   Operation 2955 'add' 'add_ln813_3996' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln813_1837 = sext i8 %add_ln813_3996"   --->   Operation 2956 'sext' 'sext_ln813_1837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2957 [1/1] (0.72ns)   --->   "%add_ln813_3997 = add i11 %sext_ln813_1837, i11 %sext_ln813_1836"   --->   Operation 2957 'add' 'add_ln813_3997' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln813_1842 = sext i10 %add_ln813_4004"   --->   Operation 2958 'sext' 'sext_ln813_1842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2959 [1/1] (0.72ns)   --->   "%add_ln813_4005 = add i11 %sext_ln813_1842, i11 %sext_ln1273_1558"   --->   Operation 2959 'add' 'add_ln813_4005' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln813_1843 = sext i11 %add_ln813_4005"   --->   Operation 2960 'sext' 'sext_ln813_1843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2961 [1/1] (0.70ns)   --->   "%add_ln813_4006 = add i8 %sext_ln17_1634, i8 %zext_ln1273_302"   --->   Operation 2961 'add' 'add_ln813_4006' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln813_1844 = sext i8 %add_ln813_4006"   --->   Operation 2962 'sext' 'sext_ln813_1844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2963 [1/1] (0.71ns)   --->   "%add_ln813_4007 = add i10 %sext_ln813_1844, i10 %sext_ln1273_1547"   --->   Operation 2963 'add' 'add_ln813_4007' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln813_1845 = sext i10 %add_ln813_4007"   --->   Operation 2964 'sext' 'sext_ln813_1845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2965 [1/1] (0.73ns)   --->   "%add_ln813_4008 = add i12 %sext_ln813_1845, i12 %sext_ln813_1843"   --->   Operation 2965 'add' 'add_ln813_4008' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2966 [1/1] (0.70ns)   --->   "%add_ln813_4012 = add i9 %sext_ln1273_1632, i9 %sext_ln1273_1702"   --->   Operation 2966 'add' 'add_ln813_4012' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln813_1849 = sext i9 %add_ln813_4012"   --->   Operation 2967 'sext' 'sext_ln813_1849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2968 [1/1] (0.70ns)   --->   "%add_ln813_4013 = add i7 %sext_ln17_1664, i7 %zext_ln17_451"   --->   Operation 2968 'add' 'add_ln813_4013' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln813_1850 = sext i7 %add_ln813_4013"   --->   Operation 2969 'sext' 'sext_ln813_1850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2970 [1/1] (0.71ns)   --->   "%add_ln813_4014 = add i10 %sext_ln813_1850, i10 %sext_ln813_1849"   --->   Operation 2970 'add' 'add_ln813_4014' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2971 [1/1] (0.70ns)   --->   "%add_ln813_4017 = add i9 %sext_ln17_1725, i9 %sext_ln1273_1719"   --->   Operation 2971 'add' 'add_ln813_4017' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2972 [1/1] (0.00ns)   --->   "%sext_ln813_1855 = sext i10 %add_ln813_4020"   --->   Operation 2972 'sext' 'sext_ln813_1855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln813_1856 = sext i10 %add_ln813_4021"   --->   Operation 2973 'sext' 'sext_ln813_1856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.72ns)   --->   "%add_ln813_4022 = add i11 %sext_ln813_1856, i11 %sext_ln813_1855"   --->   Operation 2974 'add' 'add_ln813_4022' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln813_1857 = sext i11 %add_ln813_4022"   --->   Operation 2975 'sext' 'sext_ln813_1857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2976 [1/1] (0.73ns)   --->   "%add_ln813_4023 = add i13 %sext_ln813_1857, i13 %zext_ln17_358"   --->   Operation 2976 'add' 'add_ln813_4023' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2977 [1/1] (0.70ns)   --->   "%add_ln813_4024 = add i9 %sext_ln17_1608, i9 %zext_ln17_373"   --->   Operation 2977 'add' 'add_ln813_4024' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln813_1858 = sext i9 %add_ln813_4024"   --->   Operation 2978 'sext' 'sext_ln813_1858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4025 = add i13 %sext_ln813_1858, i13 %add_ln813_4023"   --->   Operation 2979 'add' 'add_ln813_4025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln813_1859 = sext i7 %add_ln813_4026"   --->   Operation 2980 'sext' 'sext_ln813_1859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2981 [1/1] (0.70ns)   --->   "%add_ln813_4027 = add i7 %zext_ln1273_284, i7 %zext_ln1273_338"   --->   Operation 2981 'add' 'add_ln813_4027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln813_312 = zext i7 %add_ln813_4027"   --->   Operation 2982 'zext' 'zext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2983 [1/1] (0.70ns)   --->   "%add_ln813_4028 = add i9 %zext_ln813_312, i9 %sext_ln813_1859"   --->   Operation 2983 'add' 'add_ln813_4028' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln813_1860 = sext i9 %add_ln813_4028"   --->   Operation 2984 'sext' 'sext_ln813_1860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2985 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4029 = add i13 %sext_ln813_1860, i13 %add_ln813_4025"   --->   Operation 2985 'add' 'add_ln813_4029' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2986 [1/1] (0.70ns)   --->   "%add_ln813_4032 = add i10 %zext_ln17_430, i10 %sext_ln818_604"   --->   Operation 2986 'add' 'add_ln813_4032' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln813_1863 = sext i10 %add_ln813_4032"   --->   Operation 2987 'sext' 'sext_ln813_1863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2988 [1/1] (0.72ns)   --->   "%add_ln813_4033 = add i11 %sext_ln813_1863, i11 %sext_ln1270_77"   --->   Operation 2988 'add' 'add_ln813_4033' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2989 [1/1] (0.70ns)   --->   "%add_ln813_4035 = add i8 %sext_ln1273_1682, i8 %sext_ln1270_96"   --->   Operation 2989 'add' 'add_ln813_4035' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln813_1865 = sext i8 %add_ln813_4035"   --->   Operation 2990 'sext' 'sext_ln813_1865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2991 [1/1] (0.70ns)   --->   "%add_ln813_4036 = add i9 %sext_ln813_1865, i9 %sext_ln1273_1654"   --->   Operation 2991 'add' 'add_ln813_4036' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2992 [1/1] (0.70ns)   --->   "%add_ln813_4037 = add i7 %zext_ln17_414, i7 %zext_ln1273_496"   --->   Operation 2992 'add' 'add_ln813_4037' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2993 [1/1] (0.00ns)   --->   "%zext_ln813_313 = zext i7 %add_ln813_4037"   --->   Operation 2993 'zext' 'zext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2994 [1/1] (0.70ns)   --->   "%add_ln813_4038 = add i8 %zext_ln813_313, i8 %zext_ln1273_386"   --->   Operation 2994 'add' 'add_ln813_4038' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2995 [1/1] (0.70ns)   --->   "%add_ln813_4041 = add i9 %zext_ln818_219, i9 %zext_ln17_473"   --->   Operation 2995 'add' 'add_ln813_4041' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln813_1868 = sext i10 %add_ln813_4044"   --->   Operation 2996 'sext' 'sext_ln813_1868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2997 [1/1] (0.73ns)   --->   "%add_ln813_4045 = add i13 %sext_ln813_1868, i13 %zext_ln17_325"   --->   Operation 2997 'add' 'add_ln813_4045' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln813_1869 = sext i13 %add_ln813_4045"   --->   Operation 2998 'sext' 'sext_ln813_1869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2999 [1/1] (0.73ns)   --->   "%add_ln813_4046 = add i12 %zext_ln1273_309, i12 %zext_ln17_371"   --->   Operation 2999 'add' 'add_ln813_4046' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3000 [1/1] (0.00ns)   --->   "%zext_ln813_316 = zext i12 %add_ln813_4046"   --->   Operation 3000 'zext' 'zext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4047 = add i14 %zext_ln813_316, i14 %sext_ln813_1869"   --->   Operation 3001 'add' 'add_ln813_4047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3002 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4048 = add i14 %add_ln813_4047, i14 %zext_ln1273_334"   --->   Operation 3002 'add' 'add_ln813_4048' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3003 [1/1] (0.72ns)   --->   "%add_ln813_4049 = add i11 %sext_ln17_1653, i11 %zext_ln17_415"   --->   Operation 3003 'add' 'add_ln813_4049' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3004 [1/1] (0.70ns)   --->   "%add_ln813_4052 = add i9 %sext_ln1270_83, i9 %sext_ln1273_1654"   --->   Operation 3004 'add' 'add_ln813_4052' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln813_1873 = sext i9 %add_ln813_4052"   --->   Operation 3005 'sext' 'sext_ln813_1873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln813_1874 = sext i7 %add_ln813_4053"   --->   Operation 3006 'sext' 'sext_ln813_1874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3007 [1/1] (0.70ns)   --->   "%add_ln813_4054 = add i8 %sext_ln813_1874, i8 %sext_ln1270_85"   --->   Operation 3007 'add' 'add_ln813_4054' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln813_1875 = sext i8 %add_ln813_4054"   --->   Operation 3008 'sext' 'sext_ln813_1875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3009 [1/1] (0.71ns)   --->   "%add_ln813_4055 = add i10 %sext_ln813_1875, i10 %sext_ln813_1873"   --->   Operation 3009 'add' 'add_ln813_4055' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3010 [1/1] (0.70ns)   --->   "%add_ln813_4057 = add i10 %zext_ln17_479, i10 %sext_ln17_1716"   --->   Operation 3010 'add' 'add_ln813_4057' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln813_1878 = sext i9 %add_ln813_4059"   --->   Operation 3011 'sext' 'sext_ln813_1878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.71ns)   --->   "%add_ln813_4060 = add i10 %sext_ln813_1878, i10 %sext_ln17_1605"   --->   Operation 3012 'add' 'add_ln813_4060' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln813_1879 = sext i10 %add_ln813_4060"   --->   Operation 3013 'sext' 'sext_ln813_1879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3014 [1/1] (0.70ns)   --->   "%add_ln813_4061 = add i9 %zext_ln17_331, i9 %sext_ln17_1598"   --->   Operation 3014 'add' 'add_ln813_4061' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln813_1880 = sext i9 %add_ln813_4061"   --->   Operation 3015 'sext' 'sext_ln813_1880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3016 [1/1] (0.72ns)   --->   "%add_ln813_4062 = add i11 %sext_ln813_1880, i11 %sext_ln813_1879"   --->   Operation 3016 'add' 'add_ln813_4062' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4066 = add i9 %zext_ln17_349, i9 %sext_ln1273_1551"   --->   Operation 3017 'add' 'add_ln813_4066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3018 [1/1] (0.70ns)   --->   "%add_ln813_4067 = add i7 %zext_ln17_384, i7 %zext_ln1273_364"   --->   Operation 3018 'add' 'add_ln813_4067' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln813_317 = zext i7 %add_ln813_4067"   --->   Operation 3019 'zext' 'zext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3020 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_4068 = add i9 %zext_ln813_317, i9 %add_ln813_4066"   --->   Operation 3020 'add' 'add_ln813_4068' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3021 [1/1] (0.70ns)   --->   "%add_ln813_4072 = add i8 %zext_ln1270_28, i8 %zext_ln17_478"   --->   Operation 3021 'add' 'add_ln813_4072' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3022 [1/1] (0.00ns)   --->   "%zext_ln813_319 = zext i8 %add_ln813_4072"   --->   Operation 3022 'zext' 'zext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3023 [1/1] (0.71ns)   --->   "%add_ln813_4073 = add i10 %zext_ln813_319, i10 %sext_ln17_1696"   --->   Operation 3023 'add' 'add_ln813_4073' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3024 [1/1] (0.00ns)   --->   "%sext_ln813_1887 = sext i10 %add_ln813_4076"   --->   Operation 3024 'sext' 'sext_ln813_1887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3025 [1/1] (0.73ns)   --->   "%add_ln813_4077 = add i13 %sext_ln813_1887, i13 %zext_ln17_285"   --->   Operation 3025 'add' 'add_ln813_4077' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln813_1888 = sext i13 %add_ln813_4077"   --->   Operation 3026 'sext' 'sext_ln813_1888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3027 [1/1] (0.72ns)   --->   "%add_ln813_4078 = add i11 %sext_ln17_1601, i11 %zext_ln17_308"   --->   Operation 3027 'add' 'add_ln813_4078' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln813_1889 = sext i11 %add_ln813_4078"   --->   Operation 3028 'sext' 'sext_ln813_1889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3029 [1/1] (0.73ns)   --->   "%add_ln813_4079 = add i13 %sext_ln813_1889, i13 %zext_ln17_329"   --->   Operation 3029 'add' 'add_ln813_4079' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln813_1890 = sext i13 %add_ln813_4079"   --->   Operation 3030 'sext' 'sext_ln813_1890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4080 = add i14 %sext_ln813_1890, i14 %sext_ln813_1888"   --->   Operation 3031 'add' 'add_ln813_4080' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3032 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4081 = add i14 %add_ln813_4080, i14 %zext_ln17_350"   --->   Operation 3032 'add' 'add_ln813_4081' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3033 [1/1] (0.73ns)   --->   "%add_ln813_4082 = add i13 %zext_ln1273_449, i13 %sext_ln1273_1608"   --->   Operation 3033 'add' 'add_ln813_4082' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln813_1892 = sext i13 %add_ln813_4082"   --->   Operation 3034 'sext' 'sext_ln813_1892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3035 [1/1] (0.75ns)   --->   "%add_ln813_4083 = add i14 %sext_ln813_1892, i14 %zext_ln1273_334"   --->   Operation 3035 'add' 'add_ln813_4083' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3036 [1/1] (0.70ns)   --->   "%add_ln813_4085 = add i9 %sext_ln1273_1665, i9 %zext_ln17_391"   --->   Operation 3036 'add' 'add_ln813_4085' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln813_1894 = sext i9 %add_ln813_4085"   --->   Operation 3037 'sext' 'sext_ln813_1894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3038 [1/1] (0.70ns)   --->   "%add_ln813_4086 = add i6 %zext_ln818_202, i6 %zext_ln818_204"   --->   Operation 3038 'add' 'add_ln813_4086' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln813_320 = zext i6 %add_ln813_4086"   --->   Operation 3039 'zext' 'zext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3040 [1/1] (0.70ns)   --->   "%add_ln813_4087 = add i7 %zext_ln813_320, i7 %zext_ln17_381"   --->   Operation 3040 'add' 'add_ln813_4087' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln813_321 = zext i7 %add_ln813_4087"   --->   Operation 3041 'zext' 'zext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3042 [1/1] (0.71ns)   --->   "%add_ln813_4088 = add i10 %zext_ln813_321, i10 %sext_ln813_1894"   --->   Operation 3042 'add' 'add_ln813_4088' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3043 [1/1] (0.70ns)   --->   "%add_ln813_4092 = add i9 %zext_ln818_210, i9 %zext_ln818_217"   --->   Operation 3043 'add' 'add_ln813_4092' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln813_322 = zext i9 %add_ln813_4092"   --->   Operation 3044 'zext' 'zext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3045 [1/1] (0.70ns)   --->   "%add_ln813_4093 = add i10 %zext_ln17_479, i10 %sext_ln1273_1704"   --->   Operation 3045 'add' 'add_ln813_4093' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln813_1897 = sext i10 %add_ln813_4093"   --->   Operation 3046 'sext' 'sext_ln813_1897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3047 [1/1] (0.72ns)   --->   "%add_ln813_4094 = add i11 %sext_ln813_1897, i11 %zext_ln813_322"   --->   Operation 3047 'add' 'add_ln813_4094' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3048 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i10 %add_ln813_4097"   --->   Operation 3048 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3049 [1/1] (0.73ns)   --->   "%add_ln813_4098 = add i13 %sext_ln813_155, i13 %zext_ln17_306"   --->   Operation 3049 'add' 'add_ln813_4098' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i13 %add_ln813_4098"   --->   Operation 3050 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3051 [1/1] (0.75ns)   --->   "%add_ln813_4099 = add i14 %sext_ln813_156, i14 %zext_ln17_324"   --->   Operation 3051 'add' 'add_ln813_4099' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3052 [1/1] (0.70ns)   --->   "%add_ln813_4100 = add i8 %sext_ln1273_1553, i8 %zext_ln1273_291"   --->   Operation 3052 'add' 'add_ln813_4100' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln813_1900 = sext i8 %add_ln813_4100"   --->   Operation 3053 'sext' 'sext_ln813_1900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3054 [1/1] (0.71ns)   --->   "%add_ln813_4101 = add i10 %sext_ln813_1900, i10 %sext_ln17_1611"   --->   Operation 3054 'add' 'add_ln813_4101' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3055 [1/1] (0.71ns)   --->   "%add_ln813_4104 = add i10 %sext_ln1273_1580, i10 %sext_ln70_13"   --->   Operation 3055 'add' 'add_ln813_4104' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3056 [1/1] (0.70ns)   --->   "%add_ln813_4107 = add i9 %sext_ln1273_1661, i9 %sext_ln1273_1692"   --->   Operation 3056 'add' 'add_ln813_4107' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln813_1904 = sext i9 %add_ln813_4107"   --->   Operation 3057 'sext' 'sext_ln813_1904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4108 = add i10 %sext_ln813_1904, i10 %sext_ln17_1625"   --->   Operation 3058 'add' 'add_ln813_4108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3059 [1/1] (0.70ns)   --->   "%add_ln813_4109 = add i6 %zext_ln818_186, i6 %zext_ln818_207"   --->   Operation 3059 'add' 'add_ln813_4109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln813_323 = zext i6 %add_ln813_4109"   --->   Operation 3060 'zext' 'zext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3061 [1/1] (0.70ns)   --->   "%add_ln813_4110 = add i8 %zext_ln813_323, i8 %sext_ln1273_1633"   --->   Operation 3061 'add' 'add_ln813_4110' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln813_1905 = sext i8 %add_ln813_4110"   --->   Operation 3062 'sext' 'sext_ln813_1905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3063 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4111 = add i10 %sext_ln813_1905, i10 %add_ln813_4108"   --->   Operation 3063 'add' 'add_ln813_4111' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3064 [1/1] (0.70ns)   --->   "%add_ln813_4114 = add i9 %sext_ln1273_1519, i9 %sext_ln17_1586"   --->   Operation 3064 'add' 'add_ln813_4114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln813_1908 = sext i9 %add_ln813_4114"   --->   Operation 3065 'sext' 'sext_ln813_1908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3066 [1/1] (0.73ns)   --->   "%add_ln813_4115 = add i13 %sext_ln813_1908, i13 %zext_ln17_280"   --->   Operation 3066 'add' 'add_ln813_4115' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4116 = add i13 %add_ln813_4115, i13 %zext_ln17_345"   --->   Operation 3067 'add' 'add_ln813_4116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln813_1909 = sext i10 %add_ln813_4117"   --->   Operation 3068 'sext' 'sext_ln813_1909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3069 [1/1] (0.72ns)   --->   "%add_ln813_4118 = add i11 %sext_ln813_1909, i11 %sext_ln17_1589"   --->   Operation 3069 'add' 'add_ln813_4118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln813_1910 = sext i11 %add_ln813_4118"   --->   Operation 3070 'sext' 'sext_ln813_1910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3071 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4119 = add i13 %sext_ln813_1910, i13 %add_ln813_4116"   --->   Operation 3071 'add' 'add_ln813_4119' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3072 [1/1] (0.73ns)   --->   "%add_ln813_4120 = add i13 %zext_ln1273_333, i13 %sext_ln1273_1601"   --->   Operation 3072 'add' 'add_ln813_4120' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3073 [1/1] (0.71ns)   --->   "%add_ln813_4122 = add i10 %sext_ln1273_1693, i10 %sext_ln17_1642"   --->   Operation 3073 'add' 'add_ln813_4122' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3074 [1/1] (0.70ns)   --->   "%add_ln813_4123 = add i9 %sext_ln17_1659, i9 %sext_ln17_1678"   --->   Operation 3074 'add' 'add_ln813_4123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3075 [1/1] (0.70ns)   --->   "%add_ln813_4126 = add i9 %zext_ln17_452, i9 %sext_ln17_1665"   --->   Operation 3075 'add' 'add_ln813_4126' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3076 [1/1] (0.00ns)   --->   "%sext_ln813_1916 = sext i9 %add_ln813_4126"   --->   Operation 3076 'sext' 'sext_ln813_1916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4127 = add i10 %sext_ln813_1916, i10 %sext_ln1273_1672"   --->   Operation 3077 'add' 'add_ln813_4127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3078 [1/1] (0.70ns)   --->   "%add_ln813_4128 = add i7 %zext_ln1273_383, i7 %zext_ln1273_433"   --->   Operation 3078 'add' 'add_ln813_4128' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln813_324 = zext i7 %add_ln813_4128"   --->   Operation 3079 'zext' 'zext_ln813_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3080 [1/1] (0.70ns)   --->   "%add_ln813_4129 = add i7 %zext_ln1273_485, i7 %zext_ln17_462"   --->   Operation 3080 'add' 'add_ln813_4129' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln813_325 = zext i7 %add_ln813_4129"   --->   Operation 3081 'zext' 'zext_ln813_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3082 [1/1] (0.70ns)   --->   "%add_ln813_4130 = add i8 %zext_ln813_325, i8 %zext_ln813_324"   --->   Operation 3082 'add' 'add_ln813_4130' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln813_326 = zext i8 %add_ln813_4130"   --->   Operation 3083 'zext' 'zext_ln813_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3084 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4131 = add i10 %zext_ln813_326, i10 %add_ln813_4127"   --->   Operation 3084 'add' 'add_ln813_4131' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3085 [1/1] (0.70ns)   --->   "%add_ln813_4133 = add i9 %sext_ln17_1726, i9 %sext_ln17_1712"   --->   Operation 3085 'add' 'add_ln813_4133' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3086 [1/1] (0.70ns)   --->   "%add_ln813_4135 = add i9 %sext_ln813_1601, i9 %zext_ln17_287"   --->   Operation 3086 'add' 'add_ln813_4135' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i9 %add_ln813_4135"   --->   Operation 3087 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3088 [1/1] (0.73ns)   --->   "%add_ln813_4136 = add i12 %zext_ln1273_250, i12 %zext_ln17_335"   --->   Operation 3088 'add' 'add_ln813_4136' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln813_327 = zext i12 %add_ln813_4136"   --->   Operation 3089 'zext' 'zext_ln813_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3090 [1/1] (0.74ns)   --->   "%add_ln813_4137 = add i13 %zext_ln813_327, i13 %sext_ln813_162"   --->   Operation 3090 'add' 'add_ln813_4137' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3091 [1/1] (0.71ns)   --->   "%add_ln813_4139 = add i10 %sext_ln1270_80, i10 %sext_ln17_1644"   --->   Operation 3091 'add' 'add_ln813_4139' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln813_1919 = sext i10 %add_ln813_4139"   --->   Operation 3092 'sext' 'sext_ln813_1919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3093 [1/1] (0.72ns)   --->   "%add_ln813_4140 = add i11 %sext_ln813_1919, i11 %sext_ln1273_1572"   --->   Operation 3093 'add' 'add_ln813_4140' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3094 [1/1] (0.71ns)   --->   "%add_ln813_4143 = add i10 %sext_ln70_13, i10 %sext_ln1273_1710"   --->   Operation 3094 'add' 'add_ln813_4143' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3095 [1/1] (0.70ns)   --->   "%add_ln813_4146 = add i7 %sext_ln1273_1678, i7 %zext_ln17_418"   --->   Operation 3095 'add' 'add_ln813_4146' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln813_1925 = sext i7 %add_ln813_4146"   --->   Operation 3096 'sext' 'sext_ln813_1925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3097 [1/1] (0.70ns)   --->   "%add_ln813_4147 = add i8 %sext_ln813_1925, i8 %sext_ln1273_1688"   --->   Operation 3097 'add' 'add_ln813_4147' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln813_1926 = sext i8 %add_ln813_4147"   --->   Operation 3098 'sext' 'sext_ln813_1926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3099 [1/1] (0.70ns)   --->   "%add_ln813_4148 = add i6 %zext_ln818_211, i6 %zext_ln818_214"   --->   Operation 3099 'add' 'add_ln813_4148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3100 [1/1] (0.00ns)   --->   "%zext_ln813_328 = zext i6 %add_ln813_4148"   --->   Operation 3100 'zext' 'zext_ln813_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3101 [1/1] (0.70ns)   --->   "%add_ln813_4149 = add i7 %zext_ln813_328, i7 %zext_ln17_433"   --->   Operation 3101 'add' 'add_ln813_4149' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln813_329 = zext i7 %add_ln813_4149"   --->   Operation 3102 'zext' 'zext_ln813_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3103 [1/1] (0.70ns)   --->   "%add_ln813_4150 = add i9 %zext_ln813_329, i9 %sext_ln813_1926"   --->   Operation 3103 'add' 'add_ln813_4150' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3104 [1/1] (0.70ns)   --->   "%add_ln813_4152 = add i9 %sext_ln17_1709, i9 %sext_ln17_1721"   --->   Operation 3104 'add' 'add_ln813_4152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln813_1930 = sext i9 %add_ln813_4156"   --->   Operation 3105 'sext' 'sext_ln813_1930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3106 [1/1] (0.71ns)   --->   "%add_ln813_4157 = add i10 %sext_ln813_1930, i10 %sext_ln1273_1561"   --->   Operation 3106 'add' 'add_ln813_4157' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3107 [1/1] (0.71ns)   --->   "%add_ln813_4158 = add i10 %sext_ln1273_1603, i10 %zext_ln17_346"   --->   Operation 3107 'add' 'add_ln813_4158' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4160 = add i10 %zext_ln17_352, i10 %sext_ln17_1607"   --->   Operation 3108 'add' 'add_ln813_4160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3109 [1/1] (0.70ns)   --->   "%add_ln813_4161 = add i9 %sext_ln1273_1584, i9 %zext_ln17_404"   --->   Operation 3109 'add' 'add_ln813_4161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln813_1934 = sext i9 %add_ln813_4161"   --->   Operation 3110 'sext' 'sext_ln813_1934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3111 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4162 = add i10 %sext_ln813_1934, i10 %add_ln813_4160"   --->   Operation 3111 'add' 'add_ln813_4162' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3112 [1/1] (0.71ns)   --->   "%add_ln813_4165 = add i10 %sext_ln17_1662, i10 %sext_ln1270_87"   --->   Operation 3112 'add' 'add_ln813_4165' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3113 [1/1] (0.70ns)   --->   "%add_ln813_4167 = add i8 %sext_ln1273_1656, i8 %sext_ln17_1677"   --->   Operation 3113 'add' 'add_ln813_4167' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln813_1938 = sext i8 %add_ln813_4167"   --->   Operation 3114 'sext' 'sext_ln813_1938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3115 [1/1] (0.70ns)   --->   "%add_ln813_4168 = add i7 %sext_ln1273_1698, i7 %sext_ln1273_1733"   --->   Operation 3115 'add' 'add_ln813_4168' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln813_1939 = sext i7 %add_ln813_4168"   --->   Operation 3116 'sext' 'sext_ln813_1939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3117 [1/1] (0.70ns)   --->   "%add_ln813_4169 = add i9 %sext_ln813_1939, i9 %sext_ln813_1938"   --->   Operation 3117 'add' 'add_ln813_4169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln813_170 = sext i13 %add_ln813_4173"   --->   Operation 3118 'sext' 'sext_ln813_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3119 [1/1] (0.75ns)   --->   "%add_ln813_4174 = add i14 %sext_ln813_170, i14 %zext_ln17_336"   --->   Operation 3119 'add' 'add_ln813_4174' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3120 [1/1] (0.72ns)   --->   "%add_ln813_4175 = add i11 %sext_ln17_1601, i11 %sext_ln17_1595"   --->   Operation 3120 'add' 'add_ln813_4175' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln813_1941 = sext i11 %add_ln813_4175"   --->   Operation 3121 'sext' 'sext_ln813_1941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4176 = add i14 %sext_ln813_1941, i14 %add_ln813_4174"   --->   Operation 3122 'add' 'add_ln813_4176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3123 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4177 = add i14 %add_ln813_4176, i14 %zext_ln17_365"   --->   Operation 3123 'add' 'add_ln813_4177' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3124 [1/1] (0.71ns)   --->   "%add_ln813_4178 = add i10 %zext_ln818_187, i10 %sext_ln1273_1672"   --->   Operation 3124 'add' 'add_ln813_4178' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3125 [1/1] (0.70ns)   --->   "%add_ln813_4181 = add i9 %zext_ln17_423, i9 %sext_ln17_1633"   --->   Operation 3125 'add' 'add_ln813_4181' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln813_1945 = sext i9 %add_ln813_4181"   --->   Operation 3126 'sext' 'sext_ln813_1945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4182 = add i8 %sext_ln1273_1677, i8 %zext_ln1273_403"   --->   Operation 3127 'add' 'add_ln813_4182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3128 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_4183 = add i8 %add_ln813_4182, i8 %sext_ln17_1663"   --->   Operation 3128 'add' 'add_ln813_4183' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln813_1946 = sext i8 %add_ln813_4183"   --->   Operation 3129 'sext' 'sext_ln813_1946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3130 [1/1] (0.71ns)   --->   "%add_ln813_4184 = add i10 %sext_ln813_1946, i10 %sext_ln813_1945"   --->   Operation 3130 'add' 'add_ln813_4184' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3131 [1/1] (0.70ns)   --->   "%add_ln813_4187 = add i9 %zext_ln17_470, i9 %sext_ln17_1707"   --->   Operation 3131 'add' 'add_ln813_4187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln813_1948 = sext i9 %add_ln813_4187"   --->   Operation 3132 'sext' 'sext_ln813_1948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3133 [1/1] (0.71ns)   --->   "%add_ln813_4188 = add i10 %sext_ln813_1948, i10 %sext_ln17_1724"   --->   Operation 3133 'add' 'add_ln813_4188' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3134 [1/1] (0.00ns)   --->   "%sext_ln813_1950 = sext i10 %add_ln813_4190"   --->   Operation 3134 'sext' 'sext_ln813_1950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3135 [1/1] (0.72ns)   --->   "%add_ln813_4191 = add i11 %sext_ln813_1950, i11 %zext_ln17_320"   --->   Operation 3135 'add' 'add_ln813_4191' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln813_1951 = sext i11 %add_ln813_4191"   --->   Operation 3136 'sext' 'sext_ln813_1951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln813_1953 = sext i10 %add_ln813_4193"   --->   Operation 3137 'sext' 'sext_ln813_1953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3138 [1/1] (0.73ns)   --->   "%add_ln813_4194 = add i12 %sext_ln813_1953, i12 %sext_ln813_1951"   --->   Operation 3138 'add' 'add_ln813_4194' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3139 [1/1] (0.71ns)   --->   "%add_ln813_4195 = add i10 %sext_ln17_1670, i10 %sext_ln1270_60"   --->   Operation 3139 'add' 'add_ln813_4195' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln813_1954 = sext i10 %add_ln813_4195"   --->   Operation 3140 'sext' 'sext_ln813_1954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4196 = add i12 %sext_ln813_1954, i12 %add_ln813_4194"   --->   Operation 3141 'add' 'add_ln813_4196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3142 [1/1] (0.70ns)   --->   "%add_ln813_4197 = add i7 %sext_ln1273_1543, i7 %sext_ln17_1672"   --->   Operation 3142 'add' 'add_ln813_4197' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln813_1955 = sext i7 %add_ln813_4197"   --->   Operation 3143 'sext' 'sext_ln813_1955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3144 [1/1] (0.70ns)   --->   "%add_ln813_4198 = add i6 %zext_ln818_181, i6 %zext_ln818_184"   --->   Operation 3144 'add' 'add_ln813_4198' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln813_331 = zext i6 %add_ln813_4198"   --->   Operation 3145 'zext' 'zext_ln813_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3146 [1/1] (0.70ns)   --->   "%add_ln813_4199 = add i8 %zext_ln813_331, i8 %sext_ln813_1955"   --->   Operation 3146 'add' 'add_ln813_4199' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln813_1956 = sext i8 %add_ln813_4199"   --->   Operation 3147 'sext' 'sext_ln813_1956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3148 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_4200 = add i12 %sext_ln813_1956, i12 %add_ln813_4196"   --->   Operation 3148 'add' 'add_ln813_4200' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3149 [1/1] (0.71ns)   --->   "%add_ln813_4202 = add i11 %zext_ln17_436, i11 %sext_ln70_17"   --->   Operation 3149 'add' 'add_ln813_4202' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4204 = add i10 %sext_ln17_1720, i10 %sext_ln70_24"   --->   Operation 3150 'add' 'add_ln813_4204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3151 [1/1] (0.70ns)   --->   "%add_ln813_4205 = add i8 %sext_ln17_1713, i8 %zext_ln1273_515"   --->   Operation 3151 'add' 'add_ln813_4205' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln813_1960 = sext i8 %add_ln813_4205"   --->   Operation 3152 'sext' 'sext_ln813_1960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3153 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4206 = add i10 %sext_ln813_1960, i10 %add_ln813_4204"   --->   Operation 3153 'add' 'add_ln813_4206' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3154 [1/1] (0.70ns)   --->   "%add_ln813_4208 = add i9 %zext_ln17_347, i9 %sext_ln1273_1537"   --->   Operation 3154 'add' 'add_ln813_4208' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln813_1962 = sext i9 %add_ln813_4208"   --->   Operation 3155 'sext' 'sext_ln813_1962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3156 [1/1] (0.73ns)   --->   "%add_ln813_4209 = add i13 %sext_ln813_1962, i13 %zext_ln17_304"   --->   Operation 3156 'add' 'add_ln813_4209' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3157 [1/1] (0.72ns)   --->   "%add_ln813_4211 = add i11 %sext_ln17_1653, i11 %sext_ln17_1620"   --->   Operation 3157 'add' 'add_ln813_4211' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3158 [1/1] (0.71ns)   --->   "%add_ln813_4214 = add i10 %sext_ln1273_1667, i10 %sext_ln1273_1724"   --->   Operation 3158 'add' 'add_ln813_4214' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln813_1964 = sext i10 %add_ln813_4214"   --->   Operation 3159 'sext' 'sext_ln813_1964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3160 [1/1] (0.72ns)   --->   "%add_ln813_4215 = add i11 %sext_ln813_1964, i11 %sext_ln1270_82"   --->   Operation 3160 'add' 'add_ln813_4215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4217 = add i10 %zext_ln17_454, i10 %sext_ln1273_1607"   --->   Operation 3161 'add' 'add_ln813_4217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4218 = add i8 %sext_ln1270_96, i8 %zext_ln1273_535"   --->   Operation 3162 'add' 'add_ln813_4218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3163 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln813_4219 = add i8 %add_ln813_4218, i8 %sext_ln1270_85"   --->   Operation 3163 'add' 'add_ln813_4219' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln813_1966 = sext i8 %add_ln813_4219"   --->   Operation 3164 'sext' 'sext_ln813_1966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3165 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4220 = add i10 %sext_ln813_1966, i10 %add_ln813_4217"   --->   Operation 3165 'add' 'add_ln813_4220' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3166 [1/1] (0.70ns)   --->   "%add_ln813_4222 = add i8 %sext_ln1273_1513, i8 %sext_ln17_1610"   --->   Operation 3166 'add' 'add_ln813_4222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln813_1968 = sext i8 %add_ln813_4222"   --->   Operation 3167 'sext' 'sext_ln813_1968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4223 = add i10 %sext_ln17_1636, i10 %sext_ln17_1655"   --->   Operation 3168 'add' 'add_ln813_4223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3169 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4224 = add i10 %add_ln813_4223, i10 %sext_ln813_1968"   --->   Operation 3169 'add' 'add_ln813_4224' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3170 [1/1] (0.70ns)   --->   "%add_ln813_4226 = add i9 %sext_ln17_1674, i9 %sext_ln17_1678"   --->   Operation 3170 'add' 'add_ln813_4226' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3171 [1/1] (0.70ns)   --->   "%add_ln813_4230 = add i8 %sext_ln17_1681, i8 %zext_ln1273_471"   --->   Operation 3171 'add' 'add_ln813_4230' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3172 [1/1] (0.00ns)   --->   "%sext_ln813_1972 = sext i8 %add_ln813_4230"   --->   Operation 3172 'sext' 'sext_ln813_1972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3173 [1/1] (0.71ns)   --->   "%add_ln813_4231 = add i10 %sext_ln813_1972, i10 %sext_ln818_599"   --->   Operation 3173 'add' 'add_ln813_4231' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3174 [1/1] (0.00ns)   --->   "%sext_ln813_1975 = sext i9 %add_ln813_4236"   --->   Operation 3174 'sext' 'sext_ln813_1975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3175 [1/1] (0.71ns)   --->   "%add_ln813_4237 = add i10 %sext_ln813_1975, i10 %sext_ln1270_49"   --->   Operation 3175 'add' 'add_ln813_4237' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln813_1976 = sext i10 %add_ln813_4237"   --->   Operation 3176 'sext' 'sext_ln813_1976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3177 [1/1] (0.70ns)   --->   "%add_ln813_4238 = add i8 %zext_ln1273_227, i8 %zext_ln1273_255"   --->   Operation 3177 'add' 'add_ln813_4238' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln813_334 = zext i8 %add_ln813_4238"   --->   Operation 3178 'zext' 'zext_ln813_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3179 [1/1] (0.72ns)   --->   "%add_ln813_4239 = add i11 %zext_ln813_334, i11 %sext_ln813_1976"   --->   Operation 3179 'add' 'add_ln813_4239' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln813_1977 = sext i11 %add_ln813_4239"   --->   Operation 3180 'sext' 'sext_ln813_1977' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4240 = add i13 %sext_ln813_1977, i13 %zext_ln818_179"   --->   Operation 3181 'add' 'add_ln813_4240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3182 [1/1] (0.70ns)   --->   "%add_ln813_4241 = add i9 %zext_ln1273_361, i9 %zext_ln818_191"   --->   Operation 3182 'add' 'add_ln813_4241' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln813_335 = zext i9 %add_ln813_4241"   --->   Operation 3183 'zext' 'zext_ln813_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3184 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4242 = add i13 %zext_ln813_335, i13 %add_ln813_4240"   --->   Operation 3184 'add' 'add_ln813_4242' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4243 = add i9 %zext_ln17_372, i9 %sext_ln17_1619"   --->   Operation 3185 'add' 'add_ln813_4243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3186 [1/1] (0.70ns)   --->   "%add_ln813_4244 = add i6 %zext_ln818_189, i6 %zext_ln818_194"   --->   Operation 3186 'add' 'add_ln813_4244' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln813_336 = zext i6 %add_ln813_4244"   --->   Operation 3187 'zext' 'zext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3188 [1/1] (0.70ns)   --->   "%add_ln813_4245 = add i8 %zext_ln813_336, i8 %sext_ln1273_1577"   --->   Operation 3188 'add' 'add_ln813_4245' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln813_1978 = sext i8 %add_ln813_4245"   --->   Operation 3189 'sext' 'sext_ln813_1978' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3190 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_4246 = add i9 %sext_ln813_1978, i9 %add_ln813_4243"   --->   Operation 3190 'add' 'add_ln813_4246' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3191 [1/1] (0.71ns)   --->   "%add_ln813_4248 = add i10 %sext_ln1273_1636, i10 %zext_ln17_428"   --->   Operation 3191 'add' 'add_ln813_4248' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3192 [1/1] (0.70ns)   --->   "%add_ln813_4250 = add i9 %sext_ln1273_1664, i9 %zext_ln17_480"   --->   Operation 3192 'add' 'add_ln813_4250' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln813_1982 = sext i9 %add_ln813_4250"   --->   Operation 3193 'sext' 'sext_ln813_1982' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3194 [1/1] (0.70ns)   --->   "%add_ln813_4251 = add i8 %sext_ln17_1677, i8 %sext_ln1270_114"   --->   Operation 3194 'add' 'add_ln813_4251' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln813_1983 = sext i8 %add_ln813_4251"   --->   Operation 3195 'sext' 'sext_ln813_1983' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3196 [1/1] (0.71ns)   --->   "%add_ln813_4252 = add i10 %sext_ln813_1983, i10 %sext_ln813_1982"   --->   Operation 3196 'add' 'add_ln813_4252' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln813_1985 = sext i10 %add_ln813_4254"   --->   Operation 3197 'sext' 'sext_ln813_1985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln813_1986 = sext i10 %add_ln813_4255"   --->   Operation 3198 'sext' 'sext_ln813_1986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3199 [1/1] (0.72ns)   --->   "%add_ln813_4256 = add i11 %sext_ln813_1986, i11 %sext_ln813_1985"   --->   Operation 3199 'add' 'add_ln813_4256' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3200 [1/1] (0.00ns)   --->   "%sext_ln813_1987 = sext i11 %add_ln813_4256"   --->   Operation 3200 'sext' 'sext_ln813_1987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3201 [1/1] (0.73ns)   --->   "%add_ln813_4257 = add i13 %sext_ln813_1987, i13 %zext_ln17_325"   --->   Operation 3201 'add' 'add_ln813_4257' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3202 [1/1] (0.70ns)   --->   "%add_ln813_4258 = add i9 %zext_ln818_203, i9 %sext_ln70_10"   --->   Operation 3202 'add' 'add_ln813_4258' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln813_1988 = sext i9 %add_ln813_4258"   --->   Operation 3203 'sext' 'sext_ln813_1988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3204 [1/1] (0.71ns)   --->   "%add_ln813_4259 = add i10 %sext_ln813_1988, i10 %zext_ln17_419"   --->   Operation 3204 'add' 'add_ln813_4259' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3205 [1/1] (0.70ns)   --->   "%add_ln813_4261 = add i7 %sext_ln818_590, i7 %zext_ln17_338"   --->   Operation 3205 'add' 'add_ln813_4261' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln813_1990 = sext i7 %add_ln813_4261"   --->   Operation 3206 'sext' 'sext_ln813_1990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3207 [1/1] (0.70ns)   --->   "%add_ln813_4262 = add i7 %zext_ln1273_338, i7 %zext_ln1273_383"   --->   Operation 3207 'add' 'add_ln813_4262' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln813_337 = zext i7 %add_ln813_4262"   --->   Operation 3208 'zext' 'zext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3209 [1/1] (0.70ns)   --->   "%add_ln813_4263 = add i8 %zext_ln813_337, i8 %zext_ln1273_325"   --->   Operation 3209 'add' 'add_ln813_4263' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3210 [1/1] (0.00ns)   --->   "%zext_ln813_338 = zext i8 %add_ln813_4263"   --->   Operation 3210 'zext' 'zext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3211 [1/1] (0.70ns)   --->   "%add_ln813_4264 = add i9 %zext_ln813_338, i9 %sext_ln813_1990"   --->   Operation 3211 'add' 'add_ln813_4264' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3212 [1/1] (0.70ns)   --->   "%add_ln813_4268 = add i9 %sext_ln70_23, i9 %zext_ln17_480"   --->   Operation 3212 'add' 'add_ln813_4268' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3213 [1/1] (0.00ns)   --->   "%sext_ln813_1994 = sext i9 %add_ln813_4268"   --->   Operation 3213 'sext' 'sext_ln813_1994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3214 [1/1] (0.70ns)   --->   "%add_ln813_4269 = add i8 %sext_ln1273_1688, i8 %sext_ln70_27"   --->   Operation 3214 'add' 'add_ln813_4269' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln813_1995 = sext i8 %add_ln813_4269"   --->   Operation 3215 'sext' 'sext_ln813_1995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3216 [1/1] (0.71ns)   --->   "%add_ln813_4270 = add i10 %sext_ln813_1995, i10 %sext_ln813_1994"   --->   Operation 3216 'add' 'add_ln813_4270' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3217 [1/1] (0.70ns)   --->   "%add_ln813_4272 = add i10 %zext_ln17_301, i10 %sext_ln17_1574"   --->   Operation 3217 'add' 'add_ln813_4272' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln813_1997 = sext i10 %add_ln813_4272"   --->   Operation 3218 'sext' 'sext_ln813_1997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4273 = add i11 %sext_ln813_1997, i11 %sext_ln70_7"   --->   Operation 3219 'add' 'add_ln813_4273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3220 [1/1] (0.71ns)   --->   "%add_ln813_4274 = add i10 %sext_ln17_1627, i10 %zext_ln17_360"   --->   Operation 3220 'add' 'add_ln813_4274' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln813_1998 = sext i10 %add_ln813_4274"   --->   Operation 3221 'sext' 'sext_ln813_1998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3222 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_4275 = add i11 %sext_ln813_1998, i11 %add_ln813_4273"   --->   Operation 3222 'add' 'add_ln813_4275' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3223 [1/1] (0.73ns)   --->   "%add_ln813_4276 = add i12 %zext_ln17_377, i12 %zext_ln1273_343"   --->   Operation 3223 'add' 'add_ln813_4276' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3224 [1/1] (0.70ns)   --->   "%add_ln813_4280 = add i9 %zext_ln818_199, i9 %zext_ln818_212"   --->   Operation 3224 'add' 'add_ln813_4280' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln813_340 = zext i9 %add_ln813_4280"   --->   Operation 3225 'zext' 'zext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3226 [1/1] (0.71ns)   --->   "%add_ln813_4281 = add i11 %zext_ln813_340, i11 %sext_ln1273_1730"   --->   Operation 3226 'add' 'add_ln813_4281' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3227 [1/1] (0.70ns)   --->   "%add_ln813_4283 = add i9 %sext_ln17_1726, i9 %zext_ln17_446"   --->   Operation 3227 'add' 'add_ln813_4283' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln813_2002 = sext i9 %add_ln813_4283"   --->   Operation 3228 'sext' 'sext_ln813_2002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3229 [1/1] (0.71ns)   --->   "%add_ln813_4284 = add i10 %sext_ln813_2002, i10 %sext_ln1273_1614"   --->   Operation 3229 'add' 'add_ln813_4284' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3230 [1/1] (0.70ns)   --->   "%add_ln813_4285 = add i7 %zext_ln1273_463, i7 %zext_ln1273_469"   --->   Operation 3230 'add' 'add_ln813_4285' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3231 [1/1] (0.00ns)   --->   "%zext_ln813_341 = zext i7 %add_ln813_4285"   --->   Operation 3231 'zext' 'zext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3232 [1/1] (0.70ns)   --->   "%add_ln813_4286 = add i9 %zext_ln813_341, i9 %sext_ln17_1665"   --->   Operation 3232 'add' 'add_ln813_4286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4289 = add i11 %zext_ln17_295, i11 %sext_ln1273_1514"   --->   Operation 3233 'add' 'add_ln813_4289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3234 [1/1] (0.71ns)   --->   "%add_ln813_4290 = add i10 %sext_ln17_1611, i10 %sext_ln17_1605"   --->   Operation 3234 'add' 'add_ln813_4290' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln813_2006 = sext i10 %add_ln813_4290"   --->   Operation 3235 'sext' 'sext_ln813_2006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3236 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_4291 = add i11 %sext_ln813_2006, i11 %add_ln813_4289"   --->   Operation 3236 'add' 'add_ln813_4291' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln813_2007 = sext i11 %add_ln813_4291"   --->   Operation 3237 'sext' 'sext_ln813_2007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3238 [1/1] (0.73ns)   --->   "%add_ln813_4292 = add i12 %sext_ln813_2007, i12 %sext_ln1273_1567"   --->   Operation 3238 'add' 'add_ln813_4292' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3239 [1/1] (0.70ns)   --->   "%add_ln813_4293 = add i10 %zext_ln17_354, i10 %sext_ln17_1651"   --->   Operation 3239 'add' 'add_ln813_4293' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3240 [1/1] (0.70ns)   --->   "%add_ln813_4295 = add i9 %sext_ln17_1659, i9 %zext_ln17_389"   --->   Operation 3240 'add' 'add_ln813_4295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3241 [1/1] (0.00ns)   --->   "%sext_ln813_2009 = sext i9 %add_ln813_4295"   --->   Operation 3241 'sext' 'sext_ln813_2009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3242 [1/1] (0.70ns)   --->   "%add_ln813_4296 = add i7 %zext_ln17_381, i7 %zext_ln1273_383"   --->   Operation 3242 'add' 'add_ln813_4296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3243 [1/1] (0.00ns)   --->   "%zext_ln813_342 = zext i7 %add_ln813_4296"   --->   Operation 3243 'zext' 'zext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3244 [1/1] (0.71ns)   --->   "%add_ln813_4297 = add i10 %zext_ln813_342, i10 %sext_ln813_2009"   --->   Operation 3244 'add' 'add_ln813_4297' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3245 [1/1] (0.70ns)   --->   "%add_ln813_4302 = add i7 %sext_ln818_596, i7 %sext_ln818_605"   --->   Operation 3245 'add' 'add_ln813_4302' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln813_2014 = sext i7 %add_ln813_4302"   --->   Operation 3246 'sext' 'sext_ln813_2014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3247 [1/1] (0.70ns)   --->   "%add_ln813_4303 = add i7 %zext_ln17_443, i7 %zext_ln1273_536"   --->   Operation 3247 'add' 'add_ln813_4303' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln813_343 = zext i7 %add_ln813_4303"   --->   Operation 3248 'zext' 'zext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3249 [1/1] (0.70ns)   --->   "%add_ln813_4304 = add i8 %zext_ln813_343, i8 %zext_ln1273_406"   --->   Operation 3249 'add' 'add_ln813_4304' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3250 [1/1] (0.00ns)   --->   "%zext_ln813_344 = zext i8 %add_ln813_4304"   --->   Operation 3250 'zext' 'zext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3251 [1/1] (0.70ns)   --->   "%add_ln813_4305 = add i9 %zext_ln813_344, i9 %sext_ln813_2014"   --->   Operation 3251 'add' 'add_ln813_4305' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln813_195 = sext i13 %add_ln813_4309"   --->   Operation 3252 'sext' 'sext_ln813_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4310 = add i14 %sext_ln813_195, i14 %zext_ln17_342"   --->   Operation 3253 'add' 'add_ln813_4310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3254 [1/1] (0.71ns)   --->   "%add_ln813_4311 = add i11 %zext_ln17_334, i11 %sext_ln1270_63"   --->   Operation 3254 'add' 'add_ln813_4311' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln813_2016 = sext i11 %add_ln813_4311"   --->   Operation 3255 'sext' 'sext_ln813_2016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3256 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4312 = add i14 %sext_ln813_2016, i14 %add_ln813_4310"   --->   Operation 3256 'add' 'add_ln813_4312' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3257 [1/1] (0.70ns)   --->   "%add_ln813_4313 = add i9 %zext_ln818_185, i9 %zext_ln818_188"   --->   Operation 3257 'add' 'add_ln813_4313' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln813_346 = zext i9 %add_ln813_4313"   --->   Operation 3258 'zext' 'zext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3259 [1/1] (0.70ns)   --->   "%add_ln813_4314 = add i8 %sext_ln1273_1541, i8 %zext_ln17_387"   --->   Operation 3259 'add' 'add_ln813_4314' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3260 [1/1] (0.00ns)   --->   "%sext_ln813_2017 = sext i8 %add_ln813_4314"   --->   Operation 3260 'sext' 'sext_ln813_2017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3261 [1/1] (0.71ns)   --->   "%add_ln813_4315 = add i10 %sext_ln813_2017, i10 %zext_ln813_346"   --->   Operation 3261 'add' 'add_ln813_4315' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3262 [1/1] (0.71ns)   --->   "%add_ln813_4318 = add i10 %sext_ln1273_1726, i10 %zext_ln17_428"   --->   Operation 3262 'add' 'add_ln813_4318' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3263 [1/1] (0.70ns)   --->   "%add_ln813_4321 = add i9 %sext_ln1273_1712, i9 %zext_ln17_434"   --->   Operation 3263 'add' 'add_ln813_4321' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln813_2021 = sext i9 %add_ln813_4321"   --->   Operation 3264 'sext' 'sext_ln813_2021' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3265 [1/1] (0.70ns)   --->   "%add_ln813_4322 = add i8 %sext_ln1270_85, i8 %zext_ln1273_488"   --->   Operation 3265 'add' 'add_ln813_4322' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln813_2022 = sext i8 %add_ln813_4322"   --->   Operation 3266 'sext' 'sext_ln813_2022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3267 [1/1] (0.70ns)   --->   "%add_ln813_4323 = add i9 %sext_ln813_2022, i9 %sext_ln17_1666"   --->   Operation 3267 'add' 'add_ln813_4323' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3268 [1/1] (0.00ns)   --->   "%sext_ln813_2023 = sext i9 %add_ln813_4323"   --->   Operation 3268 'sext' 'sext_ln813_2023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3269 [1/1] (0.71ns)   --->   "%add_ln813_4324 = add i10 %sext_ln813_2023, i10 %sext_ln813_2021"   --->   Operation 3269 'add' 'add_ln813_4324' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln813_2025 = sext i11 %add_ln813_4327"   --->   Operation 3270 'sext' 'sext_ln813_2025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3271 [1/1] (0.70ns)   --->   "%add_ln813_4328 = add i9 %sext_ln1273_1530, i9 %zext_ln17_331"   --->   Operation 3271 'add' 'add_ln813_4328' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln813_2026 = sext i9 %add_ln813_4328"   --->   Operation 3272 'sext' 'sext_ln813_2026' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4329 = add i12 %sext_ln813_2026, i12 %sext_ln813_2025"   --->   Operation 3273 'add' 'add_ln813_4329' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3274 [1/1] (0.72ns)   --->   "%add_ln813_4330 = add i11 %sext_ln1273_1578, i11 %zext_ln17_397"   --->   Operation 3274 'add' 'add_ln813_4330' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln813_2027 = sext i11 %add_ln813_4330"   --->   Operation 3275 'sext' 'sext_ln813_2027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3276 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_4331 = add i12 %sext_ln813_2027, i12 %add_ln813_4329"   --->   Operation 3276 'add' 'add_ln813_4331' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3277 [1/1] (0.70ns)   --->   "%add_ln813_4332 = add i9 %zext_ln17_423, i9 %sext_ln17_1702"   --->   Operation 3277 'add' 'add_ln813_4332' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln813_2029 = sext i9 %add_ln813_4332"   --->   Operation 3278 'sext' 'sext_ln813_2029' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3279 [1/1] (0.71ns)   --->   "%add_ln813_4333 = add i10 %sext_ln813_2029, i10 %sext_ln17_1691"   --->   Operation 3279 'add' 'add_ln813_4333' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3280 [1/1] (0.70ns)   --->   "%add_ln813_4335 = add i7 %zext_ln17_384, i7 %zext_ln1273_338"   --->   Operation 3280 'add' 'add_ln813_4335' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln813_347 = zext i7 %add_ln813_4335"   --->   Operation 3281 'zext' 'zext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3282 [1/1] (0.70ns)   --->   "%add_ln813_4336 = add i8 %zext_ln813_347, i8 %sext_ln17_1713"   --->   Operation 3282 'add' 'add_ln813_4336' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln813_2031 = sext i8 %add_ln813_4336"   --->   Operation 3283 'sext' 'sext_ln813_2031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3284 [1/1] (0.70ns)   --->   "%add_ln813_4337 = add i7 %zext_ln1273_502, i7 %zext_ln1273_516"   --->   Operation 3284 'add' 'add_ln813_4337' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3285 [1/1] (0.00ns)   --->   "%zext_ln813_348 = zext i7 %add_ln813_4337"   --->   Operation 3285 'zext' 'zext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3286 [1/1] (0.70ns)   --->   "%add_ln813_4338 = add i8 %zext_ln813_348, i8 %zext_ln17_413"   --->   Operation 3286 'add' 'add_ln813_4338' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3287 [1/1] (0.00ns)   --->   "%zext_ln813_349 = zext i8 %add_ln813_4338"   --->   Operation 3287 'zext' 'zext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3288 [1/1] (0.70ns)   --->   "%add_ln813_4339 = add i10 %zext_ln813_349, i10 %sext_ln813_2031"   --->   Operation 3288 'add' 'add_ln813_4339' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4342 = add i10 %sext_ln70_3, i10 %zext_ln17_332"   --->   Operation 3289 'add' 'add_ln813_4342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3290 [1/1] (0.70ns)   --->   "%add_ln813_4343 = add i6 %zext_ln818, i6 %zext_ln818_171"   --->   Operation 3290 'add' 'add_ln813_4343' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln813_350 = zext i6 %add_ln813_4343"   --->   Operation 3291 'zext' 'zext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3292 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4344 = add i10 %zext_ln813_350, i10 %add_ln813_4342"   --->   Operation 3292 'add' 'add_ln813_4344' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln813_200 = sext i10 %add_ln813_4344"   --->   Operation 3293 'sext' 'sext_ln813_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3294 [1/1] (0.73ns)   --->   "%add_ln813_4345 = add i13 %sext_ln813_200, i13 %zext_ln17_364"   --->   Operation 3294 'add' 'add_ln813_4345' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3295 [1/1] (0.72ns)   --->   "%add_ln813_4346 = add i11 %sext_ln1273_1668, i11 %sext_ln1270_79"   --->   Operation 3295 'add' 'add_ln813_4346' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3296 [1/1] (0.70ns)   --->   "%add_ln813_4348 = add i9 %zext_ln17_416, i9 %sext_ln17_1668"   --->   Operation 3296 'add' 'add_ln813_4348' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3297 [1/1] (0.00ns)   --->   "%sext_ln813_2034 = sext i9 %add_ln813_4348"   --->   Operation 3297 'sext' 'sext_ln813_2034' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3298 [1/1] (0.71ns)   --->   "%add_ln813_4349 = add i10 %sext_ln813_2034, i10 %sext_ln1270_74"   --->   Operation 3298 'add' 'add_ln813_4349' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3299 [1/1] (0.70ns)   --->   "%add_ln813_4355 = add i7 %sext_ln70_19, i7 %zext_ln17_437"   --->   Operation 3299 'add' 'add_ln813_4355' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln813_2039 = sext i7 %add_ln813_4355"   --->   Operation 3300 'sext' 'sext_ln813_2039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3301 [1/1] (0.70ns)   --->   "%add_ln813_4356 = add i9 %sext_ln813_2039, i9 %sext_ln17_1685"   --->   Operation 3301 'add' 'add_ln813_4356' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3302 [1/1] (0.00ns)   --->   "%zext_ln813_352 = zext i8 %add_ln813_4359"   --->   Operation 3302 'zext' 'zext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3303 [1/1] (0.70ns)   --->   "%add_ln813_4360 = add i9 %zext_ln813_352, i9 %zext_ln818_166"   --->   Operation 3303 'add' 'add_ln813_4360' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln813_353 = zext i9 %add_ln813_4360"   --->   Operation 3304 'zext' 'zext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln813_2042 = sext i7 %add_ln813_4361"   --->   Operation 3305 'sext' 'sext_ln813_2042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3306 [1/1] (0.70ns)   --->   "%add_ln813_4362 = add i9 %sext_ln813_2042, i9 %zext_ln17_340"   --->   Operation 3306 'add' 'add_ln813_4362' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln813_2043 = sext i9 %add_ln813_4362"   --->   Operation 3307 'sext' 'sext_ln813_2043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4363 = add i11 %sext_ln813_2043, i11 %zext_ln813_353"   --->   Operation 3308 'add' 'add_ln813_4363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3309 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_4364 = add i11 %add_ln813_4363, i11 %sext_ln17_1617"   --->   Operation 3309 'add' 'add_ln813_4364' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln813_2044 = sext i11 %add_ln813_4364"   --->   Operation 3310 'sext' 'sext_ln813_2044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3311 [1/1] (0.73ns)   --->   "%add_ln813_4365 = add i13 %zext_ln1273_308, i13 %sext_ln70_9"   --->   Operation 3311 'add' 'add_ln813_4365' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4366 = add i13 %add_ln813_4365, i13 %sext_ln813_2044"   --->   Operation 3312 'add' 'add_ln813_4366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3313 [1/1] (0.70ns)   --->   "%add_ln813_4367 = add i8 %sext_ln17_1634, i8 %zext_ln1273_354"   --->   Operation 3313 'add' 'add_ln813_4367' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln813_2045 = sext i8 %add_ln813_4367"   --->   Operation 3314 'sext' 'sext_ln813_2045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3315 [1/1] (0.70ns)   --->   "%add_ln813_4368 = add i9 %sext_ln813_2045, i9 %sext_ln70_12"   --->   Operation 3315 'add' 'add_ln813_4368' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln813_2046 = sext i9 %add_ln813_4368"   --->   Operation 3316 'sext' 'sext_ln813_2046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3317 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4369 = add i13 %sext_ln813_2046, i13 %add_ln813_4366"   --->   Operation 3317 'add' 'add_ln813_4369' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3318 [1/1] (0.70ns)   --->   "%add_ln813_4374 = add i9 %zext_ln17_408, i9 %sext_ln17_1676"   --->   Operation 3318 'add' 'add_ln813_4374' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3319 [1/1] (0.73ns)   --->   "%add_ln813_4378 = add i12 %zext_ln1273_522, i12 %zext_ln17_464"   --->   Operation 3319 'add' 'add_ln813_4378' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4380 = add i10 %zext_ln17_475, i10 %sext_ln17_1701"   --->   Operation 3320 'add' 'add_ln813_4380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3321 [1/1] (0.70ns)   --->   "%add_ln813_4381 = add i8 %sext_ln17_1694, i8 %zext_ln17_478"   --->   Operation 3321 'add' 'add_ln813_4381' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln813_2052 = sext i8 %add_ln813_4381"   --->   Operation 3322 'sext' 'sext_ln813_2052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3323 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_4382 = add i10 %sext_ln813_2052, i10 %add_ln813_4380"   --->   Operation 3323 'add' 'add_ln813_4382' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln813_207 = sext i13 %add_ln813_4385"   --->   Operation 3324 'sext' 'sext_ln813_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3325 [1/1] (0.75ns)   --->   "%add_ln813_4386 = add i14 %sext_ln813_207, i14 %zext_ln17_357"   --->   Operation 3325 'add' 'add_ln813_4386' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3326 [1/1] (0.70ns)   --->   "%add_ln813_4387 = add i9 %sext_ln1270_55, i9 %sext_ln17_1665"   --->   Operation 3326 'add' 'add_ln813_4387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln813_2055 = sext i9 %add_ln813_4387"   --->   Operation 3327 'sext' 'sext_ln813_2055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4388 = add i14 %sext_ln813_2055, i14 %add_ln813_4386"   --->   Operation 3328 'add' 'add_ln813_4388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3329 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4389 = add i14 %add_ln813_4388, i14 %zext_ln818_218"   --->   Operation 3329 'add' 'add_ln813_4389' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3330 [1/1] (0.70ns)   --->   "%add_ln813_4390 = add i9 %sext_ln818_602, i9 %sext_ln818_603"   --->   Operation 3330 'add' 'add_ln813_4390' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3331 [1/1] (0.00ns)   --->   "%sext_ln813_2056 = sext i9 %add_ln813_4390"   --->   Operation 3331 'sext' 'sext_ln813_2056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3332 [1/1] (0.71ns)   --->   "%add_ln813_4391 = add i10 %sext_ln813_2056, i10 %sext_ln17_1688"   --->   Operation 3332 'add' 'add_ln813_4391' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3333 [1/1] (0.70ns)   --->   "%add_ln813_4393 = add i9 %sext_ln1273_1723, i9 %sext_ln1273_1676"   --->   Operation 3333 'add' 'add_ln813_4393' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln813_2058 = sext i9 %add_ln813_4393"   --->   Operation 3334 'sext' 'sext_ln813_2058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3335 [1/1] (0.70ns)   --->   "%add_ln813_4394 = add i7 %zext_ln17_437, i7 %zext_ln1273_526"   --->   Operation 3335 'add' 'add_ln813_4394' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3336 [1/1] (0.00ns)   --->   "%zext_ln813_356 = zext i7 %add_ln813_4394"   --->   Operation 3336 'zext' 'zext_ln813_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3337 [1/1] (0.70ns)   --->   "%add_ln813_4395 = add i8 %zext_ln813_356, i8 %sext_ln70_18"   --->   Operation 3337 'add' 'add_ln813_4395' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln813_2059 = sext i8 %add_ln813_4395"   --->   Operation 3338 'sext' 'sext_ln813_2059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3339 [1/1] (0.71ns)   --->   "%add_ln813_4396 = add i10 %sext_ln813_2059, i10 %sext_ln813_2058"   --->   Operation 3339 'add' 'add_ln813_4396' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.25>
ST_4 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln1270_66 = sext i9 %trunc_ln818_219"   --->   Operation 3340 'sext' 'sext_ln1270_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln17_363 = zext i9 %mult_V_392" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3341 'zext' 'zext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln17_1630 = sext i9 %trunc_ln818_226" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3342 'sext' 'sext_ln17_1630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3343 [1/1] (0.00ns)   --->   "%zext_ln17_366 = zext i11 %sext_ln17_1630" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3343 'zext' 'zext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3344 [1/1] (0.00ns)   --->   "%zext_ln17_367 = zext i11 %sext_ln17_1630" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3344 'zext' 'zext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln17_368 = zext i11 %sext_ln17_1630" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3345 'zext' 'zext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3346 [1/1] (0.00ns)   --->   "%sext_ln17_1632 = sext i9 %trunc_ln818_229" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3346 'sext' 'sext_ln17_1632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln1273_1590 = sext i9 %trunc_ln818_240"   --->   Operation 3347 'sext' 'sext_ln1273_1590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3348 [1/1] (0.00ns)   --->   "%zext_ln1273_332 = zext i11 %sext_ln1273_1590"   --->   Operation 3348 'zext' 'zext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln1270_70 = sext i9 %trunc_ln818_241"   --->   Operation 3349 'sext' 'sext_ln1270_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3350 [1/1] (0.00ns)   --->   "%zext_ln1270_38 = zext i11 %sext_ln1270_70"   --->   Operation 3350 'zext' 'zext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln17_1646 = sext i9 %trunc_ln818_246" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3351 'sext' 'sext_ln17_1646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln1273_1595 = sext i10 %trunc_ln818_249"   --->   Operation 3352 'sext' 'sext_ln1273_1595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3353 [1/1] (0.00ns)   --->   "%zext_ln1273_351 = zext i11 %sext_ln17_1650"   --->   Operation 3353 'zext' 'zext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln17_1652 = sext i9 %trunc_ln818_256" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3354 'sext' 'sext_ln17_1652' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i9 %trunc_ln818_264"   --->   Operation 3355 'sext' 'sext_ln1270_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln1270_39 = zext i11 %sext_ln1270_76"   --->   Operation 3356 'zext' 'zext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i8 %trunc_ln818_270" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3357 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3358 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %sext_ln70_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3358 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln17_1658 = sext i8 %trunc_ln818_272" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3359 'sext' 'sext_ln17_1658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln17_392 = zext i11 %sext_ln17_1658" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3360 'zext' 'zext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln1273_1616 = sext i9 %trunc_ln818_281"   --->   Operation 3361 'sext' 'sext_ln1273_1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3362 [1/1] (0.00ns)   --->   "%zext_ln17_399 = zext i11 %sext_ln17_1660" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3362 'zext' 'zext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln17_400 = zext i11 %sext_ln17_1660" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3363 'zext' 'zext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln1273_1621 = sext i10 %trunc_ln818_287"   --->   Operation 3364 'sext' 'sext_ln1273_1621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3365 [1/1] (0.00ns)   --->   "%sext_ln1273_1622 = sext i9 %trunc_ln818_291"   --->   Operation 3365 'sext' 'sext_ln1273_1622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln1273_1623 = sext i9 %trunc_ln818_293"   --->   Operation 3366 'sext' 'sext_ln1273_1623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3367 [1/1] (0.00ns)   --->   "%zext_ln1273_382 = zext i11 %sext_ln1273_1623"   --->   Operation 3367 'zext' 'zext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln1273_1625 = sext i8 %trunc_ln818_295"   --->   Operation 3368 'sext' 'sext_ln1273_1625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3369 [1/1] (0.00ns)   --->   "%zext_ln1273_388 = zext i11 %sext_ln1273_1625"   --->   Operation 3369 'zext' 'zext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3370 [1/1] (0.00ns)   --->   "%zext_ln1273_389 = zext i11 %sext_ln1273_1625"   --->   Operation 3370 'zext' 'zext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln1273_1630 = sext i9 %trunc_ln818_300"   --->   Operation 3371 'sext' 'sext_ln1273_1630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3372 [1/1] (0.00ns)   --->   "%zext_ln1273_391 = zext i11 %sext_ln1273_1630"   --->   Operation 3372 'zext' 'zext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln17_1671 = sext i8 %trunc_ln818_306" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3373 'sext' 'sext_ln17_1671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3374 [1/1] (0.00ns)   --->   "%zext_ln17_409 = zext i11 %sext_ln17_1671" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3374 'zext' 'zext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln1273_399 = zext i11 %sext_ln17_1671"   --->   Operation 3375 'zext' 'zext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln1270_88 = sext i9 %trunc_ln818_318"   --->   Operation 3376 'sext' 'sext_ln1270_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln1270_40 = zext i11 %sext_ln1270_88"   --->   Operation 3377 'zext' 'zext_ln1270_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln1270_89 = sext i9 %trunc_ln818_319"   --->   Operation 3378 'sext' 'sext_ln1270_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln1270_41 = zext i11 %sext_ln1270_89"   --->   Operation 3379 'zext' 'zext_ln1270_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln1273_1658 = sext i9 %trunc_ln818_322"   --->   Operation 3380 'sext' 'sext_ln1273_1658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3381 [1/1] (0.00ns)   --->   "%zext_ln17_420 = zext i8 %mult_V_423" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3381 'zext' 'zext_ln17_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln1273_1663 = sext i8 %trunc_ln818_324"   --->   Operation 3382 'sext' 'sext_ln1273_1663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3383 [1/1] (0.00ns)   --->   "%zext_ln1273_413 = zext i11 %sext_ln1273_1663"   --->   Operation 3383 'zext' 'zext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln1273_414 = zext i11 %sext_ln1273_1663"   --->   Operation 3384 'zext' 'zext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln17_1679 = sext i8 %trunc_ln818_330" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3385 'sext' 'sext_ln17_1679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3386 [1/1] (0.00ns)   --->   "%zext_ln17_425 = zext i11 %sext_ln17_1679" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3386 'zext' 'zext_ln17_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3387 [1/1] (0.00ns)   --->   "%zext_ln1273_422 = zext i11 %sext_ln17_1679"   --->   Operation 3387 'zext' 'zext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i9 %trunc_ln818_334" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3388 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3389 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i11 %sext_ln70_15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3389 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln1273_1669 = sext i9 %trunc_ln818_335"   --->   Operation 3390 'sext' 'sext_ln1273_1669' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln1273_1671 = sext i10 %trunc_ln818_337"   --->   Operation 3391 'sext' 'sext_ln1273_1671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln1270_91 = sext i10 %trunc_ln818_338"   --->   Operation 3392 'sext' 'sext_ln1270_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3393 [1/1] (0.00ns)   --->   "%sext_ln1273_1673 = sext i10 %trunc_ln818_340"   --->   Operation 3393 'sext' 'sext_ln1273_1673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1273_1674 = sext i8 %trunc_ln818_342"   --->   Operation 3394 'sext' 'sext_ln1273_1674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln1273_431 = zext i11 %sext_ln1273_1674"   --->   Operation 3395 'zext' 'zext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i9 %trunc_ln818_343" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3396 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i11 %sext_ln70_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3397 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3398 [1/1] (0.00ns)   --->   "%zext_ln1273_436 = zext i11 %sext_ln17_1682"   --->   Operation 3398 'zext' 'zext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln1273_1679 = sext i9 %trunc_ln818_348"   --->   Operation 3399 'sext' 'sext_ln1273_1679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3400 [1/1] (0.00ns)   --->   "%zext_ln1273_438 = zext i11 %sext_ln1273_1679"   --->   Operation 3400 'zext' 'zext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln818_597 = sext i9 %trunc_ln818_350"   --->   Operation 3401 'sext' 'sext_ln818_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3402 [1/1] (0.00ns)   --->   "%sext_ln818_598 = sext i9 %trunc_ln818_350"   --->   Operation 3402 'sext' 'sext_ln818_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln1270_93 = sext i8 %trunc_ln818_351"   --->   Operation 3403 'sext' 'sext_ln1270_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3404 [1/1] (0.00ns)   --->   "%zext_ln1270_42 = zext i11 %sext_ln1270_93"   --->   Operation 3404 'zext' 'zext_ln1270_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln17_1683 = sext i10 %trunc_ln818_357" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3405 'sext' 'sext_ln17_1683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln1273_1684 = sext i10 %trunc_ln818_357"   --->   Operation 3406 'sext' 'sext_ln1273_1684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln17_1687 = sext i8 %trunc_ln818_366" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3407 'sext' 'sext_ln17_1687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3408 [1/1] (0.00ns)   --->   "%zext_ln17_435 = zext i11 %sext_ln17_1687" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3408 'zext' 'zext_ln17_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3409 [1/1] (0.00ns)   --->   "%zext_ln1270_43 = zext i11 %sext_ln17_1687"   --->   Operation 3409 'zext' 'zext_ln1270_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln818_600 = sext i9 %trunc_ln818_375"   --->   Operation 3410 'sext' 'sext_ln818_600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln17_1693 = sext i9 %trunc_ln818_376" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3411 'sext' 'sext_ln17_1693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln1273_1695 = sext i8 %trunc_ln818_378"   --->   Operation 3412 'sext' 'sext_ln1273_1695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3413 [1/1] (0.00ns)   --->   "%zext_ln1273_467 = zext i11 %sext_ln1273_1695"   --->   Operation 3413 'zext' 'zext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln1273_468 = zext i11 %sext_ln1273_1695"   --->   Operation 3414 'zext' 'zext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3415 [1/1] (0.00ns)   --->   "%zext_ln17_439 = zext i8 %mult_V_436" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3415 'zext' 'zext_ln17_439' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln17_1695 = sext i8 %trunc_ln818_388" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3416 'sext' 'sext_ln17_1695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3417 [1/1] (0.00ns)   --->   "%zext_ln17_444 = zext i11 %sext_ln17_1695" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3417 'zext' 'zext_ln17_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln1273_483 = zext i11 %sext_ln17_1695"   --->   Operation 3418 'zext' 'zext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln1273_1701 = sext i8 %trunc_ln818_390"   --->   Operation 3419 'sext' 'sext_ln1273_1701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln1273_1705 = sext i10 %trunc_ln818_393"   --->   Operation 3420 'sext' 'sext_ln1273_1705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i9 %trunc_ln818_395" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 3421 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln1270_103 = sext i9 %trunc_ln818_396"   --->   Operation 3422 'sext' 'sext_ln1270_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln1273_1707 = sext i8 %trunc_ln818_397"   --->   Operation 3423 'sext' 'sext_ln1273_1707' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln17_1698 = sext i8 %trunc_ln818_400" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3424 'sext' 'sext_ln17_1698' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3425 [1/1] (0.00ns)   --->   "%zext_ln17_447 = zext i11 %sext_ln17_1698" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3425 'zext' 'zext_ln17_447' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln17_448 = zext i11 %sext_ln17_1698" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3426 'zext' 'zext_ln17_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln1270_45 = zext i11 %sext_ln17_1698"   --->   Operation 3427 'zext' 'zext_ln1270_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln17_1699 = sext i9 %trunc_ln818_401" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3428 'sext' 'sext_ln17_1699' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3429 [1/1] (0.00ns)   --->   "%zext_ln17_449 = zext i11 %sext_ln17_1699" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3429 'zext' 'zext_ln17_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3430 [1/1] (0.00ns)   --->   "%zext_ln1273_493 = zext i11 %sext_ln17_1699"   --->   Operation 3430 'zext' 'zext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln17_450 = zext i9 %mult_V_441" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3431 'zext' 'zext_ln17_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln1270_105 = sext i9 %trunc_ln818_405"   --->   Operation 3432 'sext' 'sext_ln1270_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln1270_106 = sext i9 %trunc_ln818_405"   --->   Operation 3433 'sext' 'sext_ln1270_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln1270_107 = sext i9 %trunc_ln818_405"   --->   Operation 3434 'sext' 'sext_ln1270_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln17_1700 = sext i8 %trunc_ln818_406" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3435 'sext' 'sext_ln17_1700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3436 [1/1] (0.00ns)   --->   "%shl_ln1273_920 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_V_159, i3 0"   --->   Operation 3436 'bitconcatenate' 'shl_ln1273_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln1273_498 = zext i9 %shl_ln1273_920"   --->   Operation 3437 'zext' 'zext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3438 [1/1] (0.71ns)   --->   "%r_V_2892 = sub i10 0, i10 %zext_ln1273_498"   --->   Operation 3438 'sub' 'r_V_2892' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3439 [1/1] (0.00ns)   --->   "%trunc_ln818_409 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_2892, i32 1, i32 9"   --->   Operation 3439 'partselect' 'trunc_ln818_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln1273_1713 = sext i9 %trunc_ln818_409"   --->   Operation 3440 'sext' 'sext_ln1273_1713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3441 [1/1] (0.00ns)   --->   "%zext_ln17_456 = zext i7 %r_V_2977" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3441 'zext' 'zext_ln17_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln17_1705 = sext i9 %trunc_ln818_412" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3442 'sext' 'sext_ln17_1705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln17_457 = zext i11 %sext_ln17_1705" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3443 'zext' 'zext_ln17_457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3444 [1/1] (0.00ns)   --->   "%zext_ln17_458 = zext i11 %sext_ln17_1705" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3444 'zext' 'zext_ln17_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln1273_1715 = sext i9 %trunc_ln818_413"   --->   Operation 3445 'sext' 'sext_ln1273_1715' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln1273_504 = zext i11 %sext_ln1273_1715"   --->   Operation 3446 'zext' 'zext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3447 [1/1] (0.00ns)   --->   "%zext_ln17_459 = zext i9 %mult_V_444" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3447 'zext' 'zext_ln17_459' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3448 [1/1] (0.00ns)   --->   "%zext_ln17_460 = zext i9 %mult_V_444" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3448 'zext' 'zext_ln17_460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3449 [1/1] (0.00ns)   --->   "%zext_ln17_461 = zext i9 %mult_V_444" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3449 'zext' 'zext_ln17_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln17_1706 = sext i8 %trunc_ln818_415" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3450 'sext' 'sext_ln17_1706' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln17_463 = zext i11 %sext_ln17_1706" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3451 'zext' 'zext_ln17_463' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln1273_505 = zext i11 %sext_ln17_1706"   --->   Operation 3452 'zext' 'zext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln17_1708 = sext i8 %trunc_ln818_417" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3453 'sext' 'sext_ln17_1708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln17_1710 = sext i9 %trunc_ln818_419" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3454 'sext' 'sext_ln17_1710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln17_1711 = sext i8 %trunc_ln818_421" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3455 'sext' 'sext_ln17_1711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln17_466 = zext i11 %sext_ln17_1711" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3456 'zext' 'zext_ln17_466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3457 [1/1] (0.00ns)   --->   "%zext_ln1270_46 = zext i11 %sext_ln17_1711"   --->   Operation 3457 'zext' 'zext_ln1270_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln1273_1722 = sext i9 %trunc_ln818_424"   --->   Operation 3458 'sext' 'sext_ln1273_1722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln17_1714 = sext i9 %trunc_ln818_425" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3459 'sext' 'sext_ln17_1714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln17_468 = zext i11 %sext_ln17_1714" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3460 'zext' 'zext_ln17_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3461 [1/1] (0.00ns)   --->   "%zext_ln1273_512 = zext i11 %sext_ln17_1714"   --->   Operation 3461 'zext' 'zext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln17_1715 = sext i8 %trunc_ln818_427" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3462 'sext' 'sext_ln17_1715' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln1273_1725 = sext i9 %trunc_ln818_433"   --->   Operation 3463 'sext' 'sext_ln1273_1725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3464 [1/1] (0.00ns)   --->   "%zext_ln1273_521 = zext i11 %sext_ln1273_1725"   --->   Operation 3464 'zext' 'zext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln1270_113 = sext i9 %trunc_ln818_434"   --->   Operation 3465 'sext' 'sext_ln1270_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln17_1717 = sext i7 %trunc_ln818_437" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3466 'sext' 'sext_ln17_1717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3467 [1/1] (0.00ns)   --->   "%sext_ln17_1718 = sext i7 %trunc_ln818_437" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3467 'sext' 'sext_ln17_1718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln1273_1728 = sext i8 %trunc_ln818_438"   --->   Operation 3468 'sext' 'sext_ln1273_1728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln1273_530 = zext i11 %sext_ln1273_1728"   --->   Operation 3469 'zext' 'zext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3470 [1/1] (0.00ns)   --->   "%zext_ln1273_531 = zext i11 %sext_ln1273_1728"   --->   Operation 3470 'zext' 'zext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln17_1719 = sext i8 %trunc_ln818_439" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3471 'sext' 'sext_ln17_1719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3472 [1/1] (0.00ns)   --->   "%sext_ln1273_1729 = sext i8 %trunc_ln818_439"   --->   Operation 3472 'sext' 'sext_ln1273_1729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln1270_115 = sext i9 %trunc_ln818_440"   --->   Operation 3473 'sext' 'sext_ln1270_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3474 [1/1] (0.00ns)   --->   "%sext_ln818_606 = sext i9 %trunc_ln818_441"   --->   Operation 3474 'sext' 'sext_ln818_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln818_215 = zext i11 %sext_ln818_606"   --->   Operation 3475 'zext' 'zext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln818_216 = zext i11 %sext_ln818_606"   --->   Operation 3476 'zext' 'zext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln17_474 = zext i9 %mult_V_449" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3477 'zext' 'zext_ln17_474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln17_1722 = sext i6 %trunc_ln818_445" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3478 'sext' 'sext_ln17_1722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln1273_1732 = sext i6 %trunc_ln818_445"   --->   Operation 3479 'sext' 'sext_ln1273_1732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3480 [1/1] (0.00ns)   --->   "%zext_ln17_476 = zext i11 %sext_ln17_1723" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3480 'zext' 'zext_ln17_476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3481 [1/1] (0.00ns)   --->   "%zext_ln17_477 = zext i5 %trunc_ln17_268" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3481 'zext' 'zext_ln17_477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln17_1727 = sext i8 %trunc_ln818_449" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3482 'sext' 'sext_ln17_1727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln1270_117 = sext i8 %trunc_ln818_450"   --->   Operation 3483 'sext' 'sext_ln1270_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3484 [1/1] (0.00ns)   --->   "%zext_ln1270_47 = zext i11 %sext_ln1270_117"   --->   Operation 3484 'zext' 'zext_ln1270_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln17_481 = zext i9 %mult_V_452" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3485 'zext' 'zext_ln17_481' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3486 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i14 %add_ln813_3299"   --->   Operation 3486 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3487 [1/1] (0.00ns)   --->   "%zext_ln813_214 = zext i12 %add_ln813_3300"   --->   Operation 3487 'zext' 'zext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3301 = add i15 %zext_ln813_214, i15 %sext_ln813"   --->   Operation 3488 'add' 'add_ln813_3301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln813_1486 = sext i10 %add_ln813_3303"   --->   Operation 3489 'sext' 'sext_ln813_1486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3490 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_17 = add i15 %sext_ln813_1486, i15 %add_ln813_3301"   --->   Operation 3490 'add' 'res_V_17' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln813_1487 = sext i10 %add_ln813_3308"   --->   Operation 3491 'sext' 'sext_ln813_1487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3309 = add i13 %sext_ln813_1487, i13 %add_ln813_3307"   --->   Operation 3492 'add' 'add_ln813_3309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln813_1489 = sext i10 %add_ln813_3311"   --->   Operation 3493 'sext' 'sext_ln813_1489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3494 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3312 = add i13 %sext_ln813_1489, i13 %add_ln813_3309"   --->   Operation 3494 'add' 'add_ln813_3312' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln813_1490 = sext i13 %add_ln813_3312"   --->   Operation 3495 'sext' 'sext_ln813_1490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3313 = add i14 %sext_ln813_1490, i14 %zext_ln1270_38"   --->   Operation 3496 'add' 'add_ln813_3313' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln813_1491 = sext i10 %add_ln813_3314"   --->   Operation 3497 'sext' 'sext_ln813_1491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3498 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3315 = add i14 %sext_ln813_1491, i14 %add_ln813_3313"   --->   Operation 3498 'add' 'add_ln813_3315' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln813_1495 = sext i11 %add_ln813_3319"   --->   Operation 3499 'sext' 'sext_ln813_1495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3320 = add i14 %sext_ln813_1495, i14 %add_ln813_3315"   --->   Operation 3500 'add' 'add_ln813_3320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln813_1496 = sext i10 %add_ln813_3321"   --->   Operation 3501 'sext' 'sext_ln813_1496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3502 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_34 = add i14 %sext_ln813_1496, i14 %add_ln813_3320"   --->   Operation 3502 'add' 'res_V_34' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln813_1500 = sext i11 %add_ln813_3332"   --->   Operation 3503 'sext' 'sext_ln813_1500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3333 = add i14 %sext_ln813_1500, i14 %add_ln813_3328"   --->   Operation 3504 'add' 'add_ln813_3333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3505 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3334 = add i14 %add_ln813_3333, i14 %zext_ln17_448"   --->   Operation 3505 'add' 'add_ln813_3334' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln813_1501 = sext i14 %add_ln813_3334"   --->   Operation 3506 'sext' 'sext_ln813_1501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln813_1502 = sext i11 %add_ln813_3335"   --->   Operation 3507 'sext' 'sext_ln813_1502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3508 [1/1] (0.76ns)   --->   "%res_V_40 = add i15 %sext_ln813_1502, i15 %sext_ln813_1501"   --->   Operation 3508 'add' 'res_V_40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln813_1506 = sext i13 %add_ln813_3342"   --->   Operation 3509 'sext' 'sext_ln813_1506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3510 [1/1] (0.75ns)   --->   "%add_ln813_3343 = add i14 %sext_ln813_1506, i14 %zext_ln1273_389"   --->   Operation 3510 'add' 'add_ln813_3343' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3511 [1/1] (0.71ns)   --->   "%add_ln813_3344 = add i11 %zext_ln17_461, i11 %sext_ln1273_1658"   --->   Operation 3511 'add' 'add_ln813_3344' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln813_1507 = sext i11 %add_ln813_3344"   --->   Operation 3512 'sext' 'sext_ln813_1507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3345 = add i14 %sext_ln813_1507, i14 %add_ln813_3343"   --->   Operation 3513 'add' 'add_ln813_3345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln813_1509 = sext i10 %add_ln813_3348"   --->   Operation 3514 'sext' 'sext_ln813_1509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3515 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_32 = add i14 %sext_ln813_1509, i14 %add_ln813_3345"   --->   Operation 3515 'add' 'res_V_32' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln813_1513 = sext i13 %add_ln813_3357"   --->   Operation 3516 'sext' 'sext_ln813_1513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3358 = add i14 %sext_ln813_1513, i14 %zext_ln1273_389"   --->   Operation 3517 'add' 'add_ln813_3358' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln813_1514 = sext i13 %add_ln813_3359"   --->   Operation 3518 'sext' 'sext_ln813_1514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3519 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3360 = add i14 %sext_ln813_1514, i14 %add_ln813_3358"   --->   Operation 3519 'add' 'add_ln813_3360' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln813_1515 = sext i14 %add_ln813_3360"   --->   Operation 3520 'sext' 'sext_ln813_1515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln813_1516 = sext i9 %add_ln813_3361"   --->   Operation 3521 'sext' 'sext_ln813_1516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln813_1518 = sext i9 %add_ln813_3363"   --->   Operation 3522 'sext' 'sext_ln813_1518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3523 [1/1] (0.71ns)   --->   "%add_ln813_3364 = add i10 %sext_ln813_1518, i10 %sext_ln813_1516"   --->   Operation 3523 'add' 'add_ln813_3364' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln813_1519 = sext i10 %add_ln813_3364"   --->   Operation 3524 'sext' 'sext_ln813_1519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3525 [1/1] (0.76ns)   --->   "%add_ln813_3365 = add i15 %sext_ln813_1519, i15 %sext_ln813_1515"   --->   Operation 3525 'add' 'add_ln813_3365' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3526 [1/1] (0.73ns)   --->   "%add_ln813_3366 = add i13 %zext_ln17_457, i13 %sext_ln818_600"   --->   Operation 3526 'add' 'add_ln813_3366' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln813_1520 = sext i13 %add_ln813_3366"   --->   Operation 3527 'sext' 'sext_ln813_1520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3367 = add i15 %sext_ln813_1520, i15 %add_ln813_3365"   --->   Operation 3528 'add' 'add_ln813_3367' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln813_1522 = sext i9 %add_ln813_3370"   --->   Operation 3529 'sext' 'sext_ln813_1522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3530 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_23 = add i15 %sext_ln813_1522, i15 %add_ln813_3367"   --->   Operation 3530 'add' 'res_V_23' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln813_1524 = sext i14 %add_ln813_3379"   --->   Operation 3531 'sext' 'sext_ln813_1524' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln813_1525 = sext i10 %add_ln813_3380"   --->   Operation 3532 'sext' 'sext_ln813_1525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3533 [1/1] (0.73ns)   --->   "%add_ln813_3381 = add i13 %sext_ln813_1525, i13 %zext_ln17_431"   --->   Operation 3533 'add' 'add_ln813_3381' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3534 [1/1] (0.00ns)   --->   "%sext_ln813_1526 = sext i13 %add_ln813_3381"   --->   Operation 3534 'sext' 'sext_ln813_1526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3535 [1/1] (0.76ns)   --->   "%add_ln813_3382 = add i15 %sext_ln813_1526, i15 %sext_ln813_1524"   --->   Operation 3535 'add' 'add_ln813_3382' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln813_1528 = sext i8 %add_ln813_3384"   --->   Operation 3536 'sext' 'sext_ln813_1528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3537 [1/1] (0.00ns)   --->   "%zext_ln813_222 = zext i7 %add_ln813_3386"   --->   Operation 3537 'zext' 'zext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3538 [1/1] (0.70ns)   --->   "%add_ln813_3387 = add i9 %zext_ln813_222, i9 %sext_ln813_1528"   --->   Operation 3538 'add' 'add_ln813_3387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln813_1529 = sext i9 %add_ln813_3387"   --->   Operation 3539 'sext' 'sext_ln813_1529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3388 = add i15 %sext_ln813_1529, i15 %add_ln813_3382"   --->   Operation 3540 'add' 'add_ln813_3388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3541 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_46 = add i15 %add_ln813_3388, i15 %sext_ln17_1708"   --->   Operation 3541 'add' 'res_V_46' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i13 %add_ln813_3394"   --->   Operation 3542 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3543 [1/1] (0.73ns)   --->   "%add_ln813_3395 = add i13 %zext_ln17_431, i13 %sext_ln1273_1669"   --->   Operation 3543 'add' 'add_ln813_3395' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln813_1530 = sext i13 %add_ln813_3395"   --->   Operation 3544 'sext' 'sext_ln813_1530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3396 = add i14 %sext_ln813_1530, i14 %sext_ln813_39"   --->   Operation 3545 'add' 'add_ln813_3396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln813_1532 = sext i10 %add_ln813_3398"   --->   Operation 3546 'sext' 'sext_ln813_1532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3547 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3399 = add i14 %sext_ln813_1532, i14 %add_ln813_3396"   --->   Operation 3547 'add' 'add_ln813_3399' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3548 [1/1] (0.71ns)   --->   "%add_ln813_3400 = add i10 %sext_ln818_598, i10 %sext_ln1273_1713"   --->   Operation 3548 'add' 'add_ln813_3400' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln813_1533 = sext i10 %add_ln813_3400"   --->   Operation 3549 'sext' 'sext_ln813_1533' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3401 = add i14 %sext_ln813_1533, i14 %add_ln813_3399"   --->   Operation 3550 'add' 'add_ln813_3401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3551 [1/1] (0.00ns)   --->   "%sext_ln813_1535 = sext i10 %add_ln813_3403"   --->   Operation 3551 'sext' 'sext_ln813_1535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3552 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_48 = add i14 %sext_ln813_1535, i14 %add_ln813_3401"   --->   Operation 3552 'add' 'res_V_48' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln813_1539 = sext i11 %add_ln813_3409"   --->   Operation 3553 'sext' 'sext_ln813_1539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3410 = add i12 %sext_ln813_1539, i12 %sext_ln17_1632"   --->   Operation 3554 'add' 'add_ln813_3410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln813_1541 = sext i11 %add_ln813_3412"   --->   Operation 3555 'sext' 'sext_ln813_1541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3556 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3413 = add i12 %sext_ln813_1541, i12 %add_ln813_3410"   --->   Operation 3556 'add' 'add_ln813_3413' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln813_1542 = sext i12 %add_ln813_3413"   --->   Operation 3557 'sext' 'sext_ln813_1542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3414 = add i13 %sext_ln813_1542, i13 %zext_ln17_425"   --->   Operation 3558 'add' 'add_ln813_3414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln813_1543 = sext i9 %add_ln813_3415"   --->   Operation 3559 'sext' 'sext_ln813_1543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3560 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3416 = add i13 %sext_ln813_1543, i13 %add_ln813_3414"   --->   Operation 3560 'add' 'add_ln813_3416' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3561 [1/1] (0.00ns)   --->   "%sext_ln813_1544 = sext i13 %add_ln813_3416"   --->   Operation 3561 'sext' 'sext_ln813_1544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln813_1547 = sext i9 %add_ln813_3419"   --->   Operation 3562 'sext' 'sext_ln813_1547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3563 [1/1] (0.75ns)   --->   "%res_V_54 = add i14 %sext_ln813_1547, i14 %sext_ln813_1544"   --->   Operation 3563 'add' 'res_V_54' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3564 [1/1] (0.00ns)   --->   "%sext_ln813_1548 = sext i11 %add_ln813_3423"   --->   Operation 3564 'sext' 'sext_ln813_1548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln813_1550 = sext i9 %add_ln813_3425"   --->   Operation 3565 'sext' 'sext_ln813_1550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3566 [1/1] (0.73ns)   --->   "%add_ln813_3426 = add i12 %sext_ln813_1550, i12 %sext_ln813_1548"   --->   Operation 3566 'add' 'add_ln813_3426' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln813_1551 = sext i12 %add_ln813_3426"   --->   Operation 3567 'sext' 'sext_ln813_1551' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3427 = add i13 %sext_ln813_1551, i13 %zext_ln1270_42"   --->   Operation 3568 'add' 'add_ln813_3427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln813_1552 = sext i9 %add_ln813_3428"   --->   Operation 3569 'sext' 'sext_ln813_1552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3570 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3429 = add i13 %sext_ln813_1552, i13 %add_ln813_3427"   --->   Operation 3570 'add' 'add_ln813_3429' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3430 = add i13 %add_ln813_3429, i13 %sext_ln1270_103"   --->   Operation 3571 'add' 'add_ln813_3430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln813_1553 = sext i9 %add_ln813_3432"   --->   Operation 3572 'sext' 'sext_ln813_1553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3573 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_15 = add i13 %sext_ln813_1553, i13 %add_ln813_3430"   --->   Operation 3573 'add' 'res_V_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i14 %add_ln813_3438"   --->   Operation 3574 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3439 = add i15 %sext_ln813_47, i15 %zext_ln17_458"   --->   Operation 3575 'add' 'add_ln813_3439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln813_1554 = sext i10 %add_ln813_3440"   --->   Operation 3576 'sext' 'sext_ln813_1554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3577 [1/1] (0.72ns)   --->   "%add_ln813_3441 = add i11 %sext_ln813_1554, i11 %sext_ln1270_91"   --->   Operation 3577 'add' 'add_ln813_3441' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln813_1555 = sext i11 %add_ln813_3441"   --->   Operation 3578 'sext' 'sext_ln813_1555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3579 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3442 = add i15 %sext_ln813_1555, i15 %add_ln813_3439"   --->   Operation 3579 'add' 'add_ln813_3442' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln813_1558 = sext i10 %add_ln813_3446"   --->   Operation 3580 'sext' 'sext_ln813_1558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3447 = add i15 %sext_ln813_1558, i15 %add_ln813_3442"   --->   Operation 3581 'add' 'add_ln813_3447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3582 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_38 = add i15 %add_ln813_3447, i15 %sext_ln17_1715"   --->   Operation 3582 'add' 'res_V_38' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3583 [1/1] (0.00ns)   --->   "%sext_ln813_1560 = sext i10 %add_ln813_3455"   --->   Operation 3583 'sext' 'sext_ln813_1560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3456 = add i14 %sext_ln813_1560, i14 %add_ln813_3453"   --->   Operation 3584 'add' 'add_ln813_3456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3585 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3457 = add i14 %add_ln813_3456, i14 %zext_ln1273_468"   --->   Operation 3585 'add' 'add_ln813_3457' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln813_1561 = sext i14 %add_ln813_3457"   --->   Operation 3586 'sext' 'sext_ln813_1561' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln813_1563 = sext i13 %add_ln813_3459"   --->   Operation 3587 'sext' 'sext_ln813_1563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3588 [1/1] (0.76ns)   --->   "%add_ln813_3460 = add i15 %sext_ln813_1563, i15 %sext_ln813_1561"   --->   Operation 3588 'add' 'add_ln813_3460' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln813_1565 = sext i9 %add_ln813_3464"   --->   Operation 3589 'sext' 'sext_ln813_1565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3465 = add i15 %sext_ln813_1565, i15 %add_ln813_3460"   --->   Operation 3590 'add' 'add_ln813_3465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3591 [1/1] (0.73ns)   --->   "%add_ln813_3466 = add i13 %zext_ln17_463, i13 %sext_ln1270_113"   --->   Operation 3591 'add' 'add_ln813_3466' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln813_1566 = sext i13 %add_ln813_3466"   --->   Operation 3592 'sext' 'sext_ln813_1566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3593 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_61 = add i15 %sext_ln813_1566, i15 %add_ln813_3465"   --->   Operation 3593 'add' 'res_V_61' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln813_1570 = sext i11 %add_ln813_3472"   --->   Operation 3594 'sext' 'sext_ln813_1570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3595 [1/1] (0.73ns)   --->   "%add_ln813_3473 = add i13 %sext_ln813_1570, i13 %zext_ln1273_399"   --->   Operation 3595 'add' 'add_ln813_3473' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln813_1571 = sext i9 %add_ln813_3474"   --->   Operation 3596 'sext' 'sext_ln813_1571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3475 = add i13 %sext_ln813_1571, i13 %add_ln813_3473"   --->   Operation 3597 'add' 'add_ln813_3475' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln813_1573 = sext i10 %add_ln813_3478"   --->   Operation 3598 'sext' 'sext_ln813_1573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3599 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3479 = add i13 %sext_ln813_1573, i13 %add_ln813_3475"   --->   Operation 3599 'add' 'add_ln813_3479' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3480 = add i13 %add_ln813_3479, i13 %zext_ln17_460"   --->   Operation 3600 'add' 'add_ln813_3480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln813_1574 = sext i9 %add_ln813_3481"   --->   Operation 3601 'sext' 'sext_ln813_1574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3602 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_63 = add i13 %sext_ln813_1574, i13 %add_ln813_3480"   --->   Operation 3602 'add' 'res_V_63' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln813_1576 = sext i11 %add_ln813_3485"   --->   Operation 3603 'sext' 'sext_ln813_1576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3604 [1/1] (0.00ns)   --->   "%zext_ln813_236 = zext i9 %add_ln813_3488"   --->   Operation 3604 'zext' 'zext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3605 [1/1] (0.73ns)   --->   "%add_ln813_3489 = add i12 %zext_ln813_236, i12 %sext_ln813_1576"   --->   Operation 3605 'add' 'add_ln813_3489' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3606 [1/1] (0.00ns)   --->   "%zext_ln813_237 = zext i9 %add_ln813_3490"   --->   Operation 3606 'zext' 'zext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3491 = add i12 %zext_ln813_237, i12 %add_ln813_3489"   --->   Operation 3607 'add' 'add_ln813_3491' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln813_1578 = sext i9 %add_ln813_3493"   --->   Operation 3608 'sext' 'sext_ln813_1578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3609 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%res_V_64 = add i12 %sext_ln813_1578, i12 %add_ln813_3491"   --->   Operation 3609 'add' 'res_V_64' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln813_1583 = sext i11 %add_ln813_3502"   --->   Operation 3610 'sext' 'sext_ln813_1583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln813_1584 = sext i10 %add_ln813_3503"   --->   Operation 3611 'sext' 'sext_ln813_1584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3504 = add i12 %sext_ln813_1584, i12 %sext_ln813_1583"   --->   Operation 3612 'add' 'add_ln813_3504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3613 [1/1] (0.00ns)   --->   "%zext_ln813_239 = zext i9 %add_ln813_3505"   --->   Operation 3613 'zext' 'zext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln813_1586 = sext i8 %add_ln813_3507"   --->   Operation 3614 'sext' 'sext_ln813_1586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3615 [1/1] (0.71ns)   --->   "%add_ln813_3508 = add i11 %sext_ln813_1586, i11 %zext_ln813_239"   --->   Operation 3615 'add' 'add_ln813_3508' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln813_1587 = sext i11 %add_ln813_3508"   --->   Operation 3616 'sext' 'sext_ln813_1587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3617 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3509 = add i12 %sext_ln813_1587, i12 %add_ln813_3504"   --->   Operation 3617 'add' 'add_ln813_3509' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln813_1588 = sext i12 %add_ln813_3509"   --->   Operation 3618 'sext' 'sext_ln813_1588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3619 [1/1] (0.00ns)   --->   "%zext_ln813_240 = zext i12 %add_ln813_3510"   --->   Operation 3619 'zext' 'zext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3511 = add i14 %zext_ln813_240, i14 %sext_ln813_1588"   --->   Operation 3620 'add' 'add_ln813_3511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln813_1590 = sext i9 %add_ln813_3513"   --->   Operation 3621 'sext' 'sext_ln813_1590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3622 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_72 = add i14 %sext_ln813_1590, i14 %add_ln813_3511"   --->   Operation 3622 'add' 'res_V_72' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln813_1593 = sext i13 %add_ln813_3521"   --->   Operation 3623 'sext' 'sext_ln813_1593' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln813_1594 = sext i13 %add_ln813_3522"   --->   Operation 3624 'sext' 'sext_ln813_1594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3625 [1/1] (0.75ns)   --->   "%add_ln813_3523 = add i14 %sext_ln813_1594, i14 %sext_ln813_1593"   --->   Operation 3625 'add' 'add_ln813_3523' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln813_1596 = sext i11 %add_ln813_3526"   --->   Operation 3626 'sext' 'sext_ln813_1596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3527 = add i14 %sext_ln813_1596, i14 %add_ln813_3523"   --->   Operation 3627 'add' 'add_ln813_3527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3628 [1/1] (0.00ns)   --->   "%sext_ln813_1600 = sext i10 %add_ln813_3533"   --->   Operation 3628 'sext' 'sext_ln813_1600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3629 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_10 = add i14 %sext_ln813_1600, i14 %add_ln813_3527"   --->   Operation 3629 'add' 'res_V_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln813_1604 = sext i10 %add_ln813_3537"   --->   Operation 3630 'sext' 'sext_ln813_1604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3538 = add i13 %sext_ln813_1604, i13 %zext_ln17_304"   --->   Operation 3631 'add' 'add_ln813_3538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln813_1605 = sext i11 %add_ln813_3539"   --->   Operation 3632 'sext' 'sext_ln813_1605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3633 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3540 = add i13 %sext_ln813_1605, i13 %add_ln813_3538"   --->   Operation 3633 'add' 'add_ln813_3540' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln813_1606 = sext i13 %add_ln813_3540"   --->   Operation 3634 'sext' 'sext_ln813_1606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3635 [1/1] (0.75ns)   --->   "%add_ln813_3541 = add i14 %sext_ln813_1606, i14 %zext_ln1273_531"   --->   Operation 3635 'add' 'add_ln813_3541' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln813_1607 = sext i10 %add_ln813_3542"   --->   Operation 3636 'sext' 'sext_ln813_1607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3543 = add i14 %sext_ln813_1607, i14 %add_ln813_3541"   --->   Operation 3637 'add' 'add_ln813_3543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3638 [1/1] (0.71ns)   --->   "%add_ln813_3544 = add i10 %sext_ln818_598, i10 %sext_ln17_1689"   --->   Operation 3638 'add' 'add_ln813_3544' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln813_1608 = sext i10 %add_ln813_3544"   --->   Operation 3639 'sext' 'sext_ln813_1608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3640 [1/1] (0.00ns)   --->   "%zext_ln813_243 = zext i9 %add_ln813_3545"   --->   Operation 3640 'zext' 'zext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3641 [1/1] (0.71ns)   --->   "%add_ln813_3546 = add i11 %zext_ln813_243, i11 %sext_ln1270_107"   --->   Operation 3641 'add' 'add_ln813_3546' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln813_1609 = sext i11 %add_ln813_3546"   --->   Operation 3642 'sext' 'sext_ln813_1609' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3643 [1/1] (0.73ns)   --->   "%add_ln813_3547 = add i12 %sext_ln813_1609, i12 %sext_ln813_1608"   --->   Operation 3643 'add' 'add_ln813_3547' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln813_1610 = sext i12 %add_ln813_3547"   --->   Operation 3644 'sext' 'sext_ln813_1610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3645 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_11 = add i14 %sext_ln813_1610, i14 %add_ln813_3543"   --->   Operation 3645 'add' 'res_V_11' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln813_1614 = sext i12 %add_ln813_3556"   --->   Operation 3646 'sext' 'sext_ln813_1614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3557 = add i13 %sext_ln813_1614, i13 %zext_ln1270_39"   --->   Operation 3647 'add' 'add_ln813_3557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln813_1615 = sext i9 %add_ln813_3558"   --->   Operation 3648 'sext' 'sext_ln813_1615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3649 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3559 = add i13 %sext_ln813_1615, i13 %add_ln813_3557"   --->   Operation 3649 'add' 'add_ln813_3559' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln813_1616 = sext i13 %add_ln813_3559"   --->   Operation 3650 'sext' 'sext_ln813_1616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3651 [1/1] (0.75ns)   --->   "%add_ln813_3560 = add i14 %sext_ln813_1616, i14 %zext_ln17_409"   --->   Operation 3651 'add' 'add_ln813_3560' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln813_1617 = sext i14 %add_ln813_3560"   --->   Operation 3652 'sext' 'sext_ln813_1617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3653 [1/1] (0.70ns)   --->   "%add_ln813_3561 = add i10 %zext_ln17_453, i10 %sext_ln1273_1729"   --->   Operation 3653 'add' 'add_ln813_3561' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln813_1618 = sext i10 %add_ln813_3561"   --->   Operation 3654 'sext' 'sext_ln813_1618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3655 [1/1] (0.73ns)   --->   "%add_ln813_3562 = add i13 %sext_ln813_1618, i13 %zext_ln17_431"   --->   Operation 3655 'add' 'add_ln813_3562' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln813_1619 = sext i13 %add_ln813_3562"   --->   Operation 3656 'sext' 'sext_ln813_1619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3563 = add i15 %sext_ln813_1619, i15 %sext_ln813_1617"   --->   Operation 3657 'add' 'add_ln813_3563' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln813_1621 = sext i9 %add_ln813_3567"   --->   Operation 3658 'sext' 'sext_ln813_1621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3659 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_12 = add i15 %sext_ln813_1621, i15 %add_ln813_3563"   --->   Operation 3659 'add' 'res_V_12' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln813_1623 = sext i11 %add_ln813_3575"   --->   Operation 3660 'sext' 'sext_ln813_1623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3576 = add i14 %sext_ln813_1623, i14 %add_ln813_3574"   --->   Operation 3661 'add' 'add_ln813_3576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln813_1627 = sext i10 %add_ln813_3580"   --->   Operation 3662 'sext' 'sext_ln813_1627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3663 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_16 = add i14 %sext_ln813_1627, i14 %add_ln813_3576"   --->   Operation 3663 'add' 'res_V_16' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln813_1630 = sext i13 %add_ln813_3586"   --->   Operation 3664 'sext' 'sext_ln813_1630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3665 [1/1] (0.75ns)   --->   "%add_ln813_3587 = add i14 %sext_ln813_1630, i14 %zext_ln17_357"   --->   Operation 3665 'add' 'add_ln813_3587' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln813_1631 = sext i10 %add_ln813_3588"   --->   Operation 3666 'sext' 'sext_ln813_1631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3667 [1/1] (0.73ns)   --->   "%add_ln813_3589 = add i13 %sext_ln813_1631, i13 %zext_ln17_392"   --->   Operation 3667 'add' 'add_ln813_3589' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln813_1632 = sext i13 %add_ln813_3589"   --->   Operation 3668 'sext' 'sext_ln813_1632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3590 = add i14 %sext_ln813_1632, i14 %add_ln813_3587"   --->   Operation 3669 'add' 'add_ln813_3590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln813_1635 = sext i11 %add_ln813_3595"   --->   Operation 3670 'sext' 'sext_ln813_1635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3671 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3596 = add i14 %sext_ln813_1635, i14 %add_ln813_3590"   --->   Operation 3671 'add' 'add_ln813_3596' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln813_1636 = sext i14 %add_ln813_3596"   --->   Operation 3672 'sext' 'sext_ln813_1636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3597 = add i15 %sext_ln813_1636, i15 %zext_ln818_216"   --->   Operation 3673 'add' 'add_ln813_3597' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln813_1638 = sext i9 %add_ln813_3599"   --->   Operation 3674 'sext' 'sext_ln813_1638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3675 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_18 = add i15 %sext_ln813_1638, i15 %add_ln813_3597"   --->   Operation 3675 'add' 'res_V_18' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln813_1641 = sext i10 %add_ln813_3603"   --->   Operation 3676 'sext' 'sext_ln813_1641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3677 [1/1] (0.00ns)   --->   "%zext_ln813_251 = zext i8 %add_ln813_3606"   --->   Operation 3677 'zext' 'zext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3678 [1/1] (0.72ns)   --->   "%add_ln813_3607 = add i11 %zext_ln813_251, i11 %sext_ln813_1641"   --->   Operation 3678 'add' 'add_ln813_3607' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln813_1642 = sext i11 %add_ln813_3607"   --->   Operation 3679 'sext' 'sext_ln813_1642' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln813_1643 = sext i11 %add_ln813_3608"   --->   Operation 3680 'sext' 'sext_ln813_1643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3609 = add i12 %sext_ln813_1643, i12 %sext_ln813_1642"   --->   Operation 3681 'add' 'add_ln813_3609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln813_1645 = sext i8 %add_ln813_3611"   --->   Operation 3682 'sext' 'sext_ln813_1645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3683 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3612 = add i12 %sext_ln813_1645, i12 %add_ln813_3609"   --->   Operation 3683 'add' 'add_ln813_3612' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3613 = add i12 %add_ln813_3612, i12 %zext_ln17_456"   --->   Operation 3684 'add' 'add_ln813_3613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln813_1647 = sext i8 %add_ln813_3615"   --->   Operation 3685 'sext' 'sext_ln813_1647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3686 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%res_V_22 = add i12 %sext_ln813_1647, i12 %add_ln813_3613"   --->   Operation 3686 'add' 'res_V_22' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3687 [1/1] (0.00ns)   --->   "%zext_ln813_254 = zext i9 %add_ln813_3623"   --->   Operation 3687 'zext' 'zext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3624 = add i13 %zext_ln813_254, i13 %add_ln813_3622"   --->   Operation 3688 'add' 'add_ln813_3624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln813_1650 = sext i9 %add_ln813_3627"   --->   Operation 3689 'sext' 'sext_ln813_1650' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3690 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3628 = add i13 %sext_ln813_1650, i13 %add_ln813_3624"   --->   Operation 3690 'add' 'add_ln813_3628' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln813_1651 = sext i13 %add_ln813_3628"   --->   Operation 3691 'sext' 'sext_ln813_1651' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3629 = add i14 %sext_ln813_1651, i14 %zext_ln1273_504"   --->   Operation 3692 'add' 'add_ln813_3629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln813_1652 = sext i11 %add_ln813_3630"   --->   Operation 3693 'sext' 'sext_ln813_1652' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3694 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3631 = add i14 %sext_ln813_1652, i14 %add_ln813_3629"   --->   Operation 3694 'add' 'add_ln813_3631' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln813_1656 = sext i10 %add_ln813_3635"   --->   Operation 3695 'sext' 'sext_ln813_1656' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3636 = add i14 %sext_ln813_1656, i14 %add_ln813_3631"   --->   Operation 3696 'add' 'add_ln813_3636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3697 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_25 = add i14 %add_ln813_3636, i14 %sext_ln17_1719"   --->   Operation 3697 'add' 'res_V_25' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln813_1659 = sext i10 %add_ln813_3647"   --->   Operation 3698 'sext' 'sext_ln813_1659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3648 = add i14 %sext_ln813_1659, i14 %add_ln813_3643"   --->   Operation 3699 'add' 'add_ln813_3648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3700 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3649 = add i14 %add_ln813_3648, i14 %zext_ln1273_436"   --->   Operation 3700 'add' 'add_ln813_3649' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln813_1660 = sext i10 %add_ln813_3650"   --->   Operation 3701 'sext' 'sext_ln813_1660' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3702 [1/1] (0.72ns)   --->   "%add_ln813_3651 = add i11 %sext_ln813_1660, i11 %sext_ln818_597"   --->   Operation 3702 'add' 'add_ln813_3651' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln813_1661 = sext i11 %add_ln813_3651"   --->   Operation 3703 'sext' 'sext_ln813_1661' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3652 = add i14 %sext_ln813_1661, i14 %add_ln813_3649"   --->   Operation 3704 'add' 'add_ln813_3652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln813_1664 = sext i9 %add_ln813_3656"   --->   Operation 3705 'sext' 'sext_ln813_1664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3706 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_26 = add i14 %sext_ln813_1664, i14 %add_ln813_3652"   --->   Operation 3706 'add' 'res_V_26' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln813_1667 = sext i11 %add_ln813_3663"   --->   Operation 3707 'sext' 'sext_ln813_1667' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln813_1668 = sext i10 %add_ln813_3664"   --->   Operation 3708 'sext' 'sext_ln813_1668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3665 = add i12 %sext_ln813_1668, i12 %sext_ln813_1667"   --->   Operation 3709 'add' 'add_ln813_3665' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln813_1670 = sext i9 %add_ln813_3668"   --->   Operation 3710 'sext' 'sext_ln813_1670' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3711 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3669 = add i12 %sext_ln813_1670, i12 %add_ln813_3665"   --->   Operation 3711 'add' 'add_ln813_3669' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln813_1671 = sext i12 %add_ln813_3669"   --->   Operation 3712 'sext' 'sext_ln813_1671' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3670 = add i13 %sext_ln813_1671, i13 %zext_ln1273_530"   --->   Operation 3713 'add' 'add_ln813_3670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3714 [1/1] (0.71ns)   --->   "%add_ln813_3671 = add i10 %sext_ln1273_1699, i10 %sext_ln1270_106"   --->   Operation 3714 'add' 'add_ln813_3671' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln813_1672 = sext i10 %add_ln813_3671"   --->   Operation 3715 'sext' 'sext_ln813_1672' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3716 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3672 = add i13 %sext_ln813_1672, i13 %add_ln813_3670"   --->   Operation 3716 'add' 'add_ln813_3672' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln813_1673 = sext i13 %add_ln813_3672"   --->   Operation 3717 'sext' 'sext_ln813_1673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln813_1675 = sext i11 %add_ln813_3676"   --->   Operation 3718 'sext' 'sext_ln813_1675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3719 [1/1] (0.75ns)   --->   "%res_V_27 = add i14 %sext_ln813_1675, i14 %sext_ln813_1673"   --->   Operation 3719 'add' 'res_V_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3682 = add i13 %add_ln813_3681, i13 %sext_ln1273_1595"   --->   Operation 3720 'add' 'add_ln813_3682' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln813_1677 = sext i9 %add_ln813_3684"   --->   Operation 3721 'sext' 'sext_ln813_1677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3722 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3685 = add i13 %sext_ln813_1677, i13 %add_ln813_3682"   --->   Operation 3722 'add' 'add_ln813_3685' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln813_1678 = sext i13 %add_ln813_3685"   --->   Operation 3723 'sext' 'sext_ln813_1678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3686 = add i14 %sext_ln813_1678, i14 %zext_ln17_409"   --->   Operation 3724 'add' 'add_ln813_3686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3725 [1/1] (0.73ns)   --->   "%add_ln813_3687 = add i12 %zext_ln1273_483, i12 %zext_ln17_459"   --->   Operation 3725 'add' 'add_ln813_3687' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3726 [1/1] (0.00ns)   --->   "%zext_ln813_264 = zext i12 %add_ln813_3687"   --->   Operation 3726 'zext' 'zext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3727 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3688 = add i14 %zext_ln813_264, i14 %add_ln813_3686"   --->   Operation 3727 'add' 'add_ln813_3688' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln813_1679 = sext i14 %add_ln813_3688"   --->   Operation 3728 'sext' 'sext_ln813_1679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln813_1680 = sext i10 %add_ln813_3689"   --->   Operation 3729 'sext' 'sext_ln813_1680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3730 [1/1] (0.71ns)   --->   "%add_ln813_3690 = add i10 %sext_ln1270_115, i10 %sext_ln17_1686"   --->   Operation 3730 'add' 'add_ln813_3690' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln813_1681 = sext i10 %add_ln813_3690"   --->   Operation 3731 'sext' 'sext_ln813_1681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3732 [1/1] (0.72ns)   --->   "%add_ln813_3691 = add i11 %sext_ln813_1681, i11 %sext_ln813_1680"   --->   Operation 3732 'add' 'add_ln813_3691' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln813_1682 = sext i11 %add_ln813_3691"   --->   Operation 3733 'sext' 'sext_ln813_1682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3734 [1/1] (0.76ns)   --->   "%res_V_30 = add i15 %sext_ln813_1682, i15 %sext_ln813_1679"   --->   Operation 3734 'add' 'res_V_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln813_1686 = sext i10 %add_ln813_3698"   --->   Operation 3735 'sext' 'sext_ln813_1686' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln813_1687 = sext i11 %add_ln813_3699"   --->   Operation 3736 'sext' 'sext_ln813_1687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3700 = add i12 %sext_ln813_1687, i12 %sext_ln813_1686"   --->   Operation 3737 'add' 'add_ln813_3700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln813_1688 = sext i10 %add_ln813_3701"   --->   Operation 3738 'sext' 'sext_ln813_1688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3739 [1/1] (0.00ns)   --->   "%zext_ln813_266 = zext i8 %add_ln813_3702"   --->   Operation 3739 'zext' 'zext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3740 [1/1] (0.72ns)   --->   "%add_ln813_3703 = add i11 %zext_ln813_266, i11 %sext_ln813_1688"   --->   Operation 3740 'add' 'add_ln813_3703' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln813_1689 = sext i11 %add_ln813_3703"   --->   Operation 3741 'sext' 'sext_ln813_1689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3742 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3704 = add i12 %sext_ln813_1689, i12 %add_ln813_3700"   --->   Operation 3742 'add' 'add_ln813_3704' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln813_1690 = sext i12 %add_ln813_3704"   --->   Operation 3743 'sext' 'sext_ln813_1690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln813_1691 = sext i10 %add_ln813_3705"   --->   Operation 3744 'sext' 'sext_ln813_1691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3706 = add i13 %sext_ln813_1691, i13 %sext_ln813_1690"   --->   Operation 3745 'add' 'add_ln813_3706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln813_1694 = sext i10 %add_ln813_3709"   --->   Operation 3746 'sext' 'sext_ln813_1694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3747 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_36 = add i13 %sext_ln813_1694, i13 %add_ln813_3706"   --->   Operation 3747 'add' 'res_V_36' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln813_1697 = sext i14 %add_ln813_3717"   --->   Operation 3748 'sext' 'sext_ln813_1697' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln813_1698 = sext i10 %add_ln813_3718"   --->   Operation 3749 'sext' 'sext_ln813_1698' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3750 [1/1] (0.73ns)   --->   "%add_ln813_3719 = add i13 %sext_ln813_1698, i13 %zext_ln1273_449"   --->   Operation 3750 'add' 'add_ln813_3719' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln813_1699 = sext i13 %add_ln813_3719"   --->   Operation 3751 'sext' 'sext_ln813_1699' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3720 = add i15 %sext_ln813_1699, i15 %sext_ln813_1697"   --->   Operation 3752 'add' 'add_ln813_3720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln813_1701 = sext i10 %add_ln813_3722"   --->   Operation 3753 'sext' 'sext_ln813_1701' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3754 [1/1] (0.00ns)   --->   "%zext_ln813_270 = zext i8 %add_ln813_3725"   --->   Operation 3754 'zext' 'zext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3755 [1/1] (0.72ns)   --->   "%add_ln813_3726 = add i11 %zext_ln813_270, i11 %sext_ln813_1701"   --->   Operation 3755 'add' 'add_ln813_3726' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln813_1702 = sext i11 %add_ln813_3726"   --->   Operation 3756 'sext' 'sext_ln813_1702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3757 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3727 = add i15 %sext_ln813_1702, i15 %add_ln813_3720"   --->   Operation 3757 'add' 'add_ln813_3727' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3728 = add i15 %add_ln813_3727, i15 %zext_ln17_449"   --->   Operation 3758 'add' 'add_ln813_3728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln813_1704 = sext i13 %add_ln813_3730"   --->   Operation 3759 'sext' 'sext_ln813_1704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3760 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_37 = add i15 %sext_ln813_1704, i15 %add_ln813_3728"   --->   Operation 3760 'add' 'res_V_37' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln813_1708 = sext i11 %add_ln813_3736"   --->   Operation 3761 'sext' 'sext_ln813_1708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln813_1709 = sext i10 %add_ln813_3737"   --->   Operation 3762 'sext' 'sext_ln813_1709' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3738 = add i12 %sext_ln813_1709, i12 %sext_ln813_1708"   --->   Operation 3763 'add' 'add_ln813_3738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln813_1710 = sext i10 %add_ln813_3739"   --->   Operation 3764 'sext' 'sext_ln813_1710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln813_1711 = sext i9 %add_ln813_3740"   --->   Operation 3765 'sext' 'sext_ln813_1711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3766 [1/1] (0.72ns)   --->   "%add_ln813_3741 = add i11 %sext_ln813_1711, i11 %sext_ln813_1710"   --->   Operation 3766 'add' 'add_ln813_3741' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln813_1712 = sext i11 %add_ln813_3741"   --->   Operation 3767 'sext' 'sext_ln813_1712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3768 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_3742 = add i12 %sext_ln813_1712, i12 %add_ln813_3738"   --->   Operation 3768 'add' 'add_ln813_3742' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln813_1713 = sext i12 %add_ln813_3742"   --->   Operation 3769 'sext' 'sext_ln813_1713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3770 [1/1] (0.74ns)   --->   "%add_ln813_3743 = add i13 %sext_ln813_1713, i13 %zext_ln17_447"   --->   Operation 3770 'add' 'add_ln813_3743' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln813_1720 = sext i8 %add_ln813_3757"   --->   Operation 3771 'sext' 'sext_ln813_1720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3758 = add i14 %sext_ln813_1720, i14 %add_ln813_3754"   --->   Operation 3772 'add' 'add_ln813_3758' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3773 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3759 = add i14 %add_ln813_3758, i14 %zext_ln1273_438"   --->   Operation 3773 'add' 'add_ln813_3759' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln813_1721 = sext i14 %add_ln813_3759"   --->   Operation 3774 'sext' 'sext_ln813_1721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3775 [1/1] (0.73ns)   --->   "%add_ln813_3760 = add i13 %zext_ln1273_493, i13 %sext_ln1273_1673"   --->   Operation 3775 'add' 'add_ln813_3760' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln813_1722 = sext i13 %add_ln813_3760"   --->   Operation 3776 'sext' 'sext_ln813_1722' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3761 = add i15 %sext_ln813_1722, i15 %sext_ln813_1721"   --->   Operation 3777 'add' 'add_ln813_3761' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln813_1725 = sext i10 %add_ln813_3764"   --->   Operation 3778 'sext' 'sext_ln813_1725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3779 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_50 = add i15 %sext_ln813_1725, i15 %add_ln813_3761"   --->   Operation 3779 'add' 'res_V_50' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln813_1727 = sext i11 %add_ln813_3776"   --->   Operation 3780 'sext' 'sext_ln813_1727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3777 = add i14 %sext_ln813_1727, i14 %add_ln813_3774"   --->   Operation 3781 'add' 'add_ln813_3777' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln813_1729 = sext i9 %add_ln813_3779"   --->   Operation 3782 'sext' 'sext_ln813_1729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln813_1731 = sext i8 %add_ln813_3781"   --->   Operation 3783 'sext' 'sext_ln813_1731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3784 [1/1] (0.71ns)   --->   "%add_ln813_3782 = add i10 %sext_ln813_1731, i10 %sext_ln813_1729"   --->   Operation 3784 'add' 'add_ln813_3782' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln813_1732 = sext i10 %add_ln813_3782"   --->   Operation 3785 'sext' 'sext_ln813_1732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3786 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3783 = add i14 %sext_ln813_1732, i14 %add_ln813_3777"   --->   Operation 3786 'add' 'add_ln813_3783' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln813_1733 = sext i14 %add_ln813_3783"   --->   Operation 3787 'sext' 'sext_ln813_1733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3788 [1/1] (0.73ns)   --->   "%add_ln813_3784 = add i13 %zext_ln1273_521, i13 %sext_ln17_1718"   --->   Operation 3788 'add' 'add_ln813_3784' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln813_1734 = sext i13 %add_ln813_3784"   --->   Operation 3789 'sext' 'sext_ln813_1734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3790 [1/1] (0.76ns)   --->   "%res_V_51 = add i15 %sext_ln813_1734, i15 %sext_ln813_1733"   --->   Operation 3790 'add' 'res_V_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln813_1737 = sext i9 %add_ln813_3791"   --->   Operation 3791 'sext' 'sext_ln813_1737' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3792 = add i14 %sext_ln813_1737, i14 %add_ln813_3789"   --->   Operation 3792 'add' 'add_ln813_3792' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3793 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3793 = add i14 %add_ln813_3792, i14 %zext_ln1273_431"   --->   Operation 3793 'add' 'add_ln813_3793' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln813_1738 = sext i14 %add_ln813_3793"   --->   Operation 3794 'sext' 'sext_ln813_1738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3795 [1/1] (0.73ns)   --->   "%add_ln813_3794 = add i13 %zext_ln1270_46, i13 %sext_ln1273_1705"   --->   Operation 3795 'add' 'add_ln813_3794' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln813_1739 = sext i13 %add_ln813_3794"   --->   Operation 3796 'sext' 'sext_ln813_1739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3797 [1/1] (0.76ns)   --->   "%add_ln813_3795 = add i15 %sext_ln813_1739, i15 %sext_ln813_1738"   --->   Operation 3797 'add' 'add_ln813_3795' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln813_1740 = sext i10 %add_ln813_3796"   --->   Operation 3798 'sext' 'sext_ln813_1740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln813_1741 = sext i10 %add_ln813_3798"   --->   Operation 3799 'sext' 'sext_ln813_1741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3800 [1/1] (0.72ns)   --->   "%add_ln813_3799 = add i11 %sext_ln813_1741, i11 %sext_ln813_1740"   --->   Operation 3800 'add' 'add_ln813_3799' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln813_1742 = sext i11 %add_ln813_3799"   --->   Operation 3801 'sext' 'sext_ln813_1742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3800 = add i15 %sext_ln813_1742, i15 %add_ln813_3795"   --->   Operation 3802 'add' 'add_ln813_3800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3803 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_53 = add i15 %add_ln813_3800, i15 %zext_ln818_216"   --->   Operation 3803 'add' 'res_V_53' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln813_1745 = sext i11 %add_ln813_3805"   --->   Operation 3804 'sext' 'sext_ln813_1745' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln813_279 = zext i12 %add_ln813_3806"   --->   Operation 3805 'zext' 'zext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3807 = add i13 %zext_ln813_279, i13 %sext_ln813_1745"   --->   Operation 3806 'add' 'add_ln813_3807' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3807 [1/1] (0.00ns)   --->   "%sext_ln813_1747 = sext i10 %add_ln813_3809"   --->   Operation 3807 'sext' 'sext_ln813_1747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3808 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3810 = add i13 %sext_ln813_1747, i13 %add_ln813_3807"   --->   Operation 3808 'add' 'add_ln813_3810' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln813_1748 = sext i13 %add_ln813_3810"   --->   Operation 3809 'sext' 'sext_ln813_1748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3810 [1/1] (0.73ns)   --->   "%add_ln813_3811 = add i13 %zext_ln1273_530, i13 %sext_ln1273_1684"   --->   Operation 3810 'add' 'add_ln813_3811' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3811 [1/1] (0.00ns)   --->   "%sext_ln813_1749 = sext i13 %add_ln813_3811"   --->   Operation 3811 'sext' 'sext_ln813_1749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3812 = add i14 %sext_ln813_1749, i14 %sext_ln813_1748"   --->   Operation 3812 'add' 'add_ln813_3812' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln813_1751 = sext i10 %add_ln813_3814"   --->   Operation 3813 'sext' 'sext_ln813_1751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3814 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_66 = add i14 %sext_ln813_1751, i14 %add_ln813_3812"   --->   Operation 3814 'add' 'res_V_66' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln813_1753 = sext i12 %add_ln813_3820"   --->   Operation 3815 'sext' 'sext_ln813_1753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3821 = add i13 %sext_ln813_1753, i13 %zext_ln1273_351"   --->   Operation 3816 'add' 'add_ln813_3821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln813_1754 = sext i8 %add_ln813_3822"   --->   Operation 3817 'sext' 'sext_ln813_1754' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3818 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3823 = add i13 %sext_ln813_1754, i13 %add_ln813_3821"   --->   Operation 3818 'add' 'add_ln813_3823' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln813_1755 = sext i13 %add_ln813_3823"   --->   Operation 3819 'sext' 'sext_ln813_1755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3820 [1/1] (0.75ns)   --->   "%add_ln813_3824 = add i14 %sext_ln813_1755, i14 %zext_ln70_1"   --->   Operation 3820 'add' 'add_ln813_3824' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln813_1757 = sext i10 %add_ln813_3826"   --->   Operation 3821 'sext' 'sext_ln813_1757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3827 = add i14 %sext_ln813_1757, i14 %add_ln813_3824"   --->   Operation 3822 'add' 'add_ln813_3827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln813_1759 = sext i10 %add_ln813_3832"   --->   Operation 3823 'sext' 'sext_ln813_1759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3824 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_70 = add i14 %sext_ln813_1759, i14 %add_ln813_3827"   --->   Operation 3824 'add' 'res_V_70' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln813_1761 = sext i14 %add_ln813_3841"   --->   Operation 3825 'sext' 'sext_ln813_1761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln813_1762 = sext i9 %add_ln813_3842"   --->   Operation 3826 'sext' 'sext_ln813_1762' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3827 [1/1] (0.73ns)   --->   "%add_ln813_3843 = add i13 %sext_ln813_1762, i13 %zext_ln1273_388"   --->   Operation 3827 'add' 'add_ln813_3843' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln813_1763 = sext i13 %add_ln813_3843"   --->   Operation 3828 'sext' 'sext_ln813_1763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3829 [1/1] (0.76ns)   --->   "%add_ln813_3844 = add i15 %sext_ln813_1763, i15 %sext_ln813_1761"   --->   Operation 3829 'add' 'add_ln813_3844' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln813_1765 = sext i9 %add_ln813_3846"   --->   Operation 3830 'sext' 'sext_ln813_1765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3831 [1/1] (0.00ns)   --->   "%sext_ln813_1766 = sext i9 %add_ln813_3848"   --->   Operation 3831 'sext' 'sext_ln813_1766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3832 [1/1] (0.71ns)   --->   "%add_ln813_3849 = add i10 %sext_ln813_1766, i10 %sext_ln813_1765"   --->   Operation 3832 'add' 'add_ln813_3849' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln813_1767 = sext i10 %add_ln813_3849"   --->   Operation 3833 'sext' 'sext_ln813_1767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3850 = add i15 %sext_ln813_1767, i15 %add_ln813_3844"   --->   Operation 3834 'add' 'add_ln813_3850' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3835 [1/1] (0.71ns)   --->   "%add_ln813_3851 = add i10 %sext_ln17_1720, i10 %sext_ln17_1717"   --->   Operation 3835 'add' 'add_ln813_3851' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln813_1768 = sext i10 %add_ln813_3851"   --->   Operation 3836 'sext' 'sext_ln813_1768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3837 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V = add i15 %sext_ln813_1768, i15 %add_ln813_3850"   --->   Operation 3837 'add' 'res_V' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln813_113 = sext i14 %add_ln813_3859"   --->   Operation 3838 'sext' 'sext_ln813_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3839 [1/1] (0.76ns)   --->   "%add_ln813_3860 = add i15 %sext_ln813_113, i15 %zext_ln17_368"   --->   Operation 3839 'add' 'add_ln813_3860' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln813_1772 = sext i13 %add_ln813_3862"   --->   Operation 3840 'sext' 'sext_ln813_1772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3863 = add i15 %sext_ln813_1772, i15 %add_ln813_3860"   --->   Operation 3841 'add' 'add_ln813_3863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln813_1774 = sext i9 %add_ln813_3865"   --->   Operation 3842 'sext' 'sext_ln813_1774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3843 [1/1] (0.00ns)   --->   "%zext_ln813_290 = zext i7 %add_ln813_3867"   --->   Operation 3843 'zext' 'zext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3844 [1/1] (0.71ns)   --->   "%add_ln813_3868 = add i10 %zext_ln813_290, i10 %sext_ln813_1774"   --->   Operation 3844 'add' 'add_ln813_3868' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln813_1775 = sext i10 %add_ln813_3868"   --->   Operation 3845 'sext' 'sext_ln813_1775' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3846 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3869 = add i15 %sext_ln813_1775, i15 %add_ln813_3863"   --->   Operation 3846 'add' 'add_ln813_3869' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3870 = add i15 %add_ln813_3869, i15 %sext_ln17_1710"   --->   Operation 3847 'add' 'add_ln813_3870' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln813_1776 = sext i7 %add_ln813_3871"   --->   Operation 3848 'sext' 'sext_ln813_1776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3849 [1/1] (0.71ns)   --->   "%add_ln813_3872 = add i10 %sext_ln813_1776, i10 %sext_ln17_1720"   --->   Operation 3849 'add' 'add_ln813_3872' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln813_1777 = sext i10 %add_ln813_3872"   --->   Operation 3850 'sext' 'sext_ln813_1777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3851 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_13 = add i15 %sext_ln813_1777, i15 %add_ln813_3870"   --->   Operation 3851 'add' 'res_V_13' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln813_1780 = sext i10 %add_ln813_3877"   --->   Operation 3852 'sext' 'sext_ln813_1780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3878 = add i13 %sext_ln813_1780, i13 %zext_ln1270_39"   --->   Operation 3853 'add' 'add_ln813_3878' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln813_1782 = sext i11 %add_ln813_3880"   --->   Operation 3854 'sext' 'sext_ln813_1782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3855 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3881 = add i13 %sext_ln813_1782, i13 %add_ln813_3878"   --->   Operation 3855 'add' 'add_ln813_3881' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3856 [1/1] (0.71ns)   --->   "%add_ln813_3882 = add i10 %sext_ln1270_115, i10 %zext_ln17_453"   --->   Operation 3856 'add' 'add_ln813_3882' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3857 [1/1] (0.00ns)   --->   "%sext_ln813_1783 = sext i10 %add_ln813_3882"   --->   Operation 3857 'sext' 'sext_ln813_1783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3883 = add i13 %sext_ln813_1783, i13 %add_ln813_3881"   --->   Operation 3858 'add' 'add_ln813_3883' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln813_1785 = sext i9 %add_ln813_3885"   --->   Operation 3859 'sext' 'sext_ln813_1785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3860 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_14 = add i13 %sext_ln813_1785, i13 %add_ln813_3883"   --->   Operation 3860 'add' 'res_V_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3861 [1/1] (0.00ns)   --->   "%zext_ln813_293 = zext i14 %add_ln813_3892"   --->   Operation 3861 'zext' 'zext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln813_1787 = sext i11 %add_ln813_3894"   --->   Operation 3862 'sext' 'sext_ln813_1787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3863 [1/1] (0.76ns)   --->   "%add_ln813_3895 = add i15 %sext_ln813_1787, i15 %zext_ln813_293"   --->   Operation 3863 'add' 'add_ln813_3895' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln813_1789 = sext i10 %add_ln813_3899"   --->   Operation 3864 'sext' 'sext_ln813_1789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3900 = add i15 %sext_ln813_1789, i15 %add_ln813_3895"   --->   Operation 3865 'add' 'add_ln813_3900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3866 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3901 = add i15 %add_ln813_3900, i15 %zext_ln17_444"   --->   Operation 3866 'add' 'add_ln813_3901' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln813_1790 = sext i15 %add_ln813_3901"   --->   Operation 3867 'sext' 'sext_ln813_1790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3868 [1/1] (0.73ns)   --->   "%add_ln813_3902 = add i12 %zext_ln17_466, i12 %zext_ln17_476"   --->   Operation 3868 'add' 'add_ln813_3902' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln813_296 = zext i12 %add_ln813_3902"   --->   Operation 3869 'zext' 'zext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3903 = add i16 %zext_ln813_296, i16 %sext_ln813_1790"   --->   Operation 3870 'add' 'add_ln813_3903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3871 [1/1] (0.00ns)   --->   "%sext_ln813_1793 = sext i11 %add_ln813_3906"   --->   Operation 3871 'sext' 'sext_ln813_1793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3872 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_V_19 = add i16 %sext_ln813_1793, i16 %add_ln813_3903"   --->   Operation 3872 'add' 'res_V_19' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3873 [1/1] (0.00ns)   --->   "%sext_ln813_1798 = sext i13 %add_ln813_3916"   --->   Operation 3873 'sext' 'sext_ln813_1798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3874 [1/1] (0.75ns)   --->   "%add_ln813_3917 = add i14 %sext_ln813_1798, i14 %zext_ln1273_391"   --->   Operation 3874 'add' 'add_ln813_3917' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln813_1799 = sext i14 %add_ln813_3917"   --->   Operation 3875 'sext' 'sext_ln813_1799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3876 [1/1] (0.73ns)   --->   "%add_ln813_3918 = add i12 %zext_ln1270_41, i12 %zext_ln1273_483"   --->   Operation 3876 'add' 'add_ln813_3918' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3877 [1/1] (0.00ns)   --->   "%zext_ln813_299 = zext i12 %add_ln813_3918"   --->   Operation 3877 'zext' 'zext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3919 = add i15 %zext_ln813_299, i15 %sext_ln813_1799"   --->   Operation 3878 'add' 'add_ln813_3919' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln813_1802 = sext i10 %add_ln813_3923"   --->   Operation 3879 'sext' 'sext_ln813_1802' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3880 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_3924 = add i15 %sext_ln813_1802, i15 %add_ln813_3919"   --->   Operation 3880 'add' 'add_ln813_3924' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3925 = add i15 %add_ln813_3924, i15 %sext_ln17_1700"   --->   Operation 3881 'add' 'add_ln813_3925' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3882 [1/1] (0.00ns)   --->   "%zext_ln813_301 = zext i9 %add_ln813_3927"   --->   Operation 3882 'zext' 'zext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3883 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_20 = add i15 %zext_ln813_301, i15 %add_ln813_3925"   --->   Operation 3883 'add' 'res_V_20' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln813_1807 = sext i9 %add_ln813_3936"   --->   Operation 3884 'sext' 'sext_ln813_1807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3937 = add i13 %sext_ln813_1807, i13 %add_ln813_3934"   --->   Operation 3885 'add' 'add_ln813_3937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln813_1808 = sext i10 %add_ln813_3938"   --->   Operation 3886 'sext' 'sext_ln813_1808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3887 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3939 = add i13 %sext_ln813_1808, i13 %add_ln813_3937"   --->   Operation 3887 'add' 'add_ln813_3939' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln813_1809 = sext i13 %add_ln813_3939"   --->   Operation 3888 'sext' 'sext_ln813_1809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln813_1812 = sext i10 %add_ln813_3942"   --->   Operation 3889 'sext' 'sext_ln813_1812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3890 [1/1] (0.75ns)   --->   "%res_V_21 = add i14 %sext_ln813_1812, i14 %sext_ln813_1809"   --->   Operation 3890 'add' 'res_V_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3946 = add i13 %add_ln813_3945, i13 %sext_ln17_1646"   --->   Operation 3891 'add' 'add_ln813_3946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln813_1815 = sext i10 %add_ln813_3948"   --->   Operation 3892 'sext' 'sext_ln813_1815' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3893 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3949 = add i13 %sext_ln813_1815, i13 %add_ln813_3946"   --->   Operation 3893 'add' 'add_ln813_3949' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3950 = add i13 %add_ln813_3949, i13 %sext_ln1273_1622"   --->   Operation 3894 'add' 'add_ln813_3950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln813_1817 = sext i10 %add_ln813_3952"   --->   Operation 3895 'sext' 'sext_ln813_1817' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3896 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3953 = add i13 %sext_ln813_1817, i13 %add_ln813_3950"   --->   Operation 3896 'add' 'add_ln813_3953' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln813_1818 = sext i13 %add_ln813_3953"   --->   Operation 3897 'sext' 'sext_ln813_1818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln813_1821 = sext i10 %add_ln813_3958"   --->   Operation 3898 'sext' 'sext_ln813_1821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3959 = add i14 %sext_ln813_1821, i14 %sext_ln813_1818"   --->   Operation 3899 'add' 'add_ln813_3959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3900 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_24 = add i14 %add_ln813_3959, i14 %sext_ln17_1722"   --->   Operation 3900 'add' 'res_V_24' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3901 [1/1] (0.00ns)   --->   "%zext_ln813_306 = zext i10 %add_ln813_3964"   --->   Operation 3901 'zext' 'zext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3902 [1/1] (0.00ns)   --->   "%sext_ln813_1823 = sext i9 %add_ln813_3966"   --->   Operation 3902 'sext' 'sext_ln813_1823' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3903 [1/1] (0.72ns)   --->   "%add_ln813_3967 = add i12 %sext_ln813_1823, i12 %zext_ln813_306"   --->   Operation 3903 'add' 'add_ln813_3967' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln813_307 = zext i9 %add_ln813_3968"   --->   Operation 3904 'zext' 'zext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3969 = add i12 %zext_ln813_307, i12 %add_ln813_3967"   --->   Operation 3905 'add' 'add_ln813_3969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln813_1825 = sext i10 %add_ln813_3971"   --->   Operation 3906 'sext' 'sext_ln813_1825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3907 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%res_V_28 = add i12 %sext_ln813_1825, i12 %add_ln813_3969"   --->   Operation 3907 'add' 'res_V_28' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i10 %add_ln813_3974"   --->   Operation 3908 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3975 = add i13 %sext_ln813_130, i13 %zext_ln17_367"   --->   Operation 3909 'add' 'add_ln813_3975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3910 [1/1] (0.00ns)   --->   "%zext_ln813_309 = zext i8 %add_ln813_3977"   --->   Operation 3910 'zext' 'zext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3911 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_3978 = add i13 %zext_ln813_309, i13 %add_ln813_3975"   --->   Operation 3911 'add' 'add_ln813_3978' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln813_1827 = sext i10 %add_ln813_3979"   --->   Operation 3912 'sext' 'sext_ln813_1827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3980 = add i13 %sext_ln813_1827, i13 %add_ln813_3978"   --->   Operation 3913 'add' 'add_ln813_3980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln813_1828 = sext i9 %add_ln813_3982"   --->   Operation 3914 'sext' 'sext_ln813_1828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3915 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_29 = add i13 %sext_ln813_1828, i13 %add_ln813_3980"   --->   Operation 3915 'add' 'res_V_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln813_1834 = sext i13 %add_ln813_3990"   --->   Operation 3916 'sext' 'sext_ln813_1834' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3917 [1/1] (0.75ns)   --->   "%add_ln813_3991 = add i14 %sext_ln813_1834, i14 %zext_ln17_350"   --->   Operation 3917 'add' 'add_ln813_3991' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3918 [1/1] (0.73ns)   --->   "%add_ln813_3992 = add i13 %zext_ln17_400, i13 %sext_ln1270_66"   --->   Operation 3918 'add' 'add_ln813_3992' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln813_1835 = sext i13 %add_ln813_3992"   --->   Operation 3919 'sext' 'sext_ln813_1835' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3993 = add i14 %sext_ln813_1835, i14 %add_ln813_3991"   --->   Operation 3920 'add' 'add_ln813_3993' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln813_1838 = sext i11 %add_ln813_3997"   --->   Operation 3921 'sext' 'sext_ln813_1838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3922 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_3998 = add i14 %sext_ln813_1838, i14 %add_ln813_3993"   --->   Operation 3922 'add' 'add_ln813_3998' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3923 [1/1] (0.00ns)   --->   "%sext_ln813_1839 = sext i14 %add_ln813_3998"   --->   Operation 3923 'sext' 'sext_ln813_1839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3999 = add i15 %sext_ln813_1839, i15 %zext_ln17_435"   --->   Operation 3924 'add' 'add_ln813_3999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3925 [1/1] (0.71ns)   --->   "%add_ln813_4000 = add i10 %sext_ln17_1689, i10 %zext_ln17_477"   --->   Operation 3925 'add' 'add_ln813_4000' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln813_1840 = sext i10 %add_ln813_4000"   --->   Operation 3926 'sext' 'sext_ln813_1840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3927 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_31 = add i15 %sext_ln813_1840, i15 %add_ln813_3999"   --->   Operation 3927 'add' 'res_V_31' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln813_1846 = sext i12 %add_ln813_4008"   --->   Operation 3928 'sext' 'sext_ln813_1846' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3929 [1/1] (0.74ns)   --->   "%add_ln813_4009 = add i13 %sext_ln813_1846, i13 %zext_ln1273_332"   --->   Operation 3929 'add' 'add_ln813_4009' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln813_1847 = sext i13 %add_ln813_4009"   --->   Operation 3930 'sext' 'sext_ln813_1847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3931 [1/1] (0.73ns)   --->   "%add_ln813_4010 = add i13 %zext_ln17_431, i13 %sext_ln17_1652"   --->   Operation 3931 'add' 'add_ln813_4010' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln813_1848 = sext i13 %add_ln813_4010"   --->   Operation 3932 'sext' 'sext_ln813_1848' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3933 [1/1] (0.75ns)   --->   "%add_ln813_4011 = add i14 %sext_ln813_1848, i14 %sext_ln813_1847"   --->   Operation 3933 'add' 'add_ln813_4011' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln813_1851 = sext i10 %add_ln813_4014"   --->   Operation 3934 'sext' 'sext_ln813_1851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4015 = add i14 %sext_ln813_1851, i14 %add_ln813_4011"   --->   Operation 3935 'add' 'add_ln813_4015' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3936 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4016 = add i14 %add_ln813_4015, i14 %zext_ln17_448"   --->   Operation 3936 'add' 'add_ln813_4016' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln813_1861 = sext i13 %add_ln813_4029"   --->   Operation 3937 'sext' 'sext_ln813_1861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3938 [1/1] (0.73ns)   --->   "%add_ln813_4030 = add i13 %zext_ln17_447, i13 %sext_ln1273_1671"   --->   Operation 3938 'add' 'add_ln813_4030' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln813_1862 = sext i13 %add_ln813_4030"   --->   Operation 3939 'sext' 'sext_ln813_1862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4031 = add i14 %sext_ln813_1862, i14 %sext_ln813_1861"   --->   Operation 3940 'add' 'add_ln813_4031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln813_1864 = sext i11 %add_ln813_4033"   --->   Operation 3941 'sext' 'sext_ln813_1864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3942 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4034 = add i14 %sext_ln813_1864, i14 %add_ln813_4031"   --->   Operation 3942 'add' 'add_ln813_4034' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln813_1866 = sext i9 %add_ln813_4036"   --->   Operation 3943 'sext' 'sext_ln813_1866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3944 [1/1] (0.00ns)   --->   "%zext_ln813_314 = zext i8 %add_ln813_4038"   --->   Operation 3944 'zext' 'zext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3945 [1/1] (0.71ns)   --->   "%add_ln813_4039 = add i10 %zext_ln813_314, i10 %sext_ln813_1866"   --->   Operation 3945 'add' 'add_ln813_4039' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln813_1867 = sext i10 %add_ln813_4039"   --->   Operation 3946 'sext' 'sext_ln813_1867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4040 = add i14 %sext_ln813_1867, i14 %add_ln813_4034"   --->   Operation 3947 'add' 'add_ln813_4040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3948 [1/1] (0.00ns)   --->   "%zext_ln813_315 = zext i9 %add_ln813_4041"   --->   Operation 3948 'zext' 'zext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3949 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_35 = add i14 %zext_ln813_315, i14 %add_ln813_4040"   --->   Operation 3949 'add' 'res_V_35' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln813_1870 = sext i14 %add_ln813_4048"   --->   Operation 3950 'sext' 'sext_ln813_1870' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln813_1871 = sext i11 %add_ln813_4049"   --->   Operation 3951 'sext' 'sext_ln813_1871' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3952 [1/1] (0.73ns)   --->   "%add_ln813_4050 = add i13 %sext_ln813_1871, i13 %zext_ln1273_382"   --->   Operation 3952 'add' 'add_ln813_4050' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln813_1872 = sext i13 %add_ln813_4050"   --->   Operation 3953 'sext' 'sext_ln813_1872' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3954 [1/1] (0.76ns)   --->   "%add_ln813_4051 = add i15 %sext_ln813_1872, i15 %sext_ln813_1870"   --->   Operation 3954 'add' 'add_ln813_4051' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln813_1876 = sext i10 %add_ln813_4055"   --->   Operation 3955 'sext' 'sext_ln813_1876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4056 = add i15 %sext_ln813_1876, i15 %add_ln813_4051"   --->   Operation 3956 'add' 'add_ln813_4056' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln813_1877 = sext i10 %add_ln813_4057"   --->   Operation 3957 'sext' 'sext_ln813_1877' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3958 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_39 = add i15 %sext_ln813_1877, i15 %add_ln813_4056"   --->   Operation 3958 'add' 'res_V_39' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln813_1881 = sext i11 %add_ln813_4062"   --->   Operation 3959 'sext' 'sext_ln813_1881' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3960 [1/1] (0.73ns)   --->   "%add_ln813_4063 = add i13 %sext_ln813_1881, i13 %zext_ln17_425"   --->   Operation 3960 'add' 'add_ln813_4063' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3961 [1/1] (0.72ns)   --->   "%add_ln813_4064 = add i11 %sext_ln17_1683, i11 %zext_ln17_420"   --->   Operation 3961 'add' 'add_ln813_4064' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln813_1882 = sext i11 %add_ln813_4064"   --->   Operation 3962 'sext' 'sext_ln813_1882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4065 = add i13 %sext_ln813_1882, i13 %add_ln813_4063"   --->   Operation 3963 'add' 'add_ln813_4065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln813_1883 = sext i9 %add_ln813_4068"   --->   Operation 3964 'sext' 'sext_ln813_1883' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3965 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4069 = add i13 %sext_ln813_1883, i13 %add_ln813_4065"   --->   Operation 3965 'add' 'add_ln813_4069' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3966 [1/1] (0.00ns)   --->   "%sext_ln813_1884 = sext i13 %add_ln813_4069"   --->   Operation 3966 'sext' 'sext_ln813_1884' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3967 [1/1] (0.73ns)   --->   "%add_ln813_4070 = add i12 %zext_ln1270_43, i12 %zext_ln17_474"   --->   Operation 3967 'add' 'add_ln813_4070' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3968 [1/1] (0.00ns)   --->   "%zext_ln813_318 = zext i12 %add_ln813_4070"   --->   Operation 3968 'zext' 'zext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4071 = add i14 %zext_ln813_318, i14 %sext_ln813_1884"   --->   Operation 3969 'add' 'add_ln813_4071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln813_1885 = sext i10 %add_ln813_4073"   --->   Operation 3970 'sext' 'sext_ln813_1885' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3971 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_41 = add i14 %sext_ln813_1885, i14 %add_ln813_4071"   --->   Operation 3971 'add' 'res_V_41' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln813_1891 = sext i14 %add_ln813_4081"   --->   Operation 3972 'sext' 'sext_ln813_1891' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln813_1893 = sext i14 %add_ln813_4083"   --->   Operation 3973 'sext' 'sext_ln813_1893' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4084 = add i15 %sext_ln813_1893, i15 %sext_ln813_1891"   --->   Operation 3974 'add' 'add_ln813_4084' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3975 [1/1] (0.00ns)   --->   "%sext_ln813_1895 = sext i10 %add_ln813_4088"   --->   Operation 3975 'sext' 'sext_ln813_1895' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3976 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_4089 = add i15 %sext_ln813_1895, i15 %add_ln813_4084"   --->   Operation 3976 'add' 'add_ln813_4089' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3977 [1/1] (0.73ns)   --->   "%add_ln813_4090 = add i13 %zext_ln17_447, i13 %sext_ln17_1693"   --->   Operation 3977 'add' 'add_ln813_4090' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln813_1896 = sext i13 %add_ln813_4090"   --->   Operation 3978 'sext' 'sext_ln813_1896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4091 = add i15 %sext_ln813_1896, i15 %add_ln813_4089"   --->   Operation 3979 'add' 'add_ln813_4091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln813_1898 = sext i11 %add_ln813_4094"   --->   Operation 3980 'sext' 'sext_ln813_1898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3981 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_42 = add i15 %sext_ln813_1898, i15 %add_ln813_4091"   --->   Operation 3981 'add' 'res_V_42' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln813_1901 = sext i10 %add_ln813_4101"   --->   Operation 3982 'sext' 'sext_ln813_1901' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4102 = add i14 %sext_ln813_1901, i14 %add_ln813_4099"   --->   Operation 3983 'add' 'add_ln813_4102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3984 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4103 = add i14 %add_ln813_4102, i14 %zext_ln1273_531"   --->   Operation 3984 'add' 'add_ln813_4103' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3985 [1/1] (0.00ns)   --->   "%sext_ln813_1902 = sext i10 %add_ln813_4104"   --->   Operation 3985 'sext' 'sext_ln813_1902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3986 [1/1] (0.72ns)   --->   "%add_ln813_4105 = add i11 %sext_ln813_1902, i11 %zext_ln17_363"   --->   Operation 3986 'add' 'add_ln813_4105' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln813_1903 = sext i11 %add_ln813_4105"   --->   Operation 3987 'sext' 'sext_ln813_1903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4106 = add i14 %sext_ln813_1903, i14 %add_ln813_4103"   --->   Operation 3988 'add' 'add_ln813_4106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln813_1906 = sext i10 %add_ln813_4111"   --->   Operation 3989 'sext' 'sext_ln813_1906' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3990 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4112 = add i14 %sext_ln813_1906, i14 %add_ln813_4106"   --->   Operation 3990 'add' 'add_ln813_4112' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln813_1907 = sext i14 %add_ln813_4112"   --->   Operation 3991 'sext' 'sext_ln813_1907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3992 [1/1] (0.76ns)   --->   "%res_V_43 = add i15 %sext_ln813_1907, i15 %sext_ln17_1727"   --->   Operation 3992 'add' 'res_V_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln813_1911 = sext i13 %add_ln813_4119"   --->   Operation 3993 'sext' 'sext_ln813_1911' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln813_1912 = sext i13 %add_ln813_4120"   --->   Operation 3994 'sext' 'sext_ln813_1912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4121 = add i14 %sext_ln813_1912, i14 %sext_ln813_1911"   --->   Operation 3995 'add' 'add_ln813_4121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln813_1913 = sext i10 %add_ln813_4122"   --->   Operation 3996 'sext' 'sext_ln813_1913' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln813_1914 = sext i9 %add_ln813_4123"   --->   Operation 3997 'sext' 'sext_ln813_1914' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3998 [1/1] (0.72ns)   --->   "%add_ln813_4124 = add i11 %sext_ln813_1914, i11 %sext_ln813_1913"   --->   Operation 3998 'add' 'add_ln813_4124' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln813_1915 = sext i11 %add_ln813_4124"   --->   Operation 3999 'sext' 'sext_ln813_1915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4000 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4125 = add i14 %sext_ln813_1915, i14 %add_ln813_4121"   --->   Operation 4000 'add' 'add_ln813_4125' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln813_1917 = sext i10 %add_ln813_4131"   --->   Operation 4001 'sext' 'sext_ln813_1917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4132 = add i14 %sext_ln813_1917, i14 %add_ln813_4125"   --->   Operation 4002 'add' 'add_ln813_4132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln813_1918 = sext i9 %add_ln813_4133"   --->   Operation 4003 'sext' 'sext_ln813_1918' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4004 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_44 = add i14 %sext_ln813_1918, i14 %add_ln813_4132"   --->   Operation 4004 'add' 'res_V_44' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4138 = add i13 %add_ln813_4137, i13 %sext_ln1273_1621"   --->   Operation 4005 'add' 'add_ln813_4138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln813_1920 = sext i11 %add_ln813_4140"   --->   Operation 4006 'sext' 'sext_ln813_1920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4007 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4141 = add i13 %sext_ln813_1920, i13 %add_ln813_4138"   --->   Operation 4007 'add' 'add_ln813_4141' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln813_1921 = sext i13 %add_ln813_4141"   --->   Operation 4008 'sext' 'sext_ln813_1921' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4009 [1/1] (0.75ns)   --->   "%add_ln813_4142 = add i14 %sext_ln813_1921, i14 %zext_ln1273_468"   --->   Operation 4009 'add' 'add_ln813_4142' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln813_1922 = sext i14 %add_ln813_4142"   --->   Operation 4010 'sext' 'sext_ln813_1922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln813_1923 = sext i10 %add_ln813_4143"   --->   Operation 4011 'sext' 'sext_ln813_1923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4012 [1/1] (0.73ns)   --->   "%add_ln813_4144 = add i13 %sext_ln813_1923, i13 %zext_ln17_463"   --->   Operation 4012 'add' 'add_ln813_4144' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln813_1924 = sext i13 %add_ln813_4144"   --->   Operation 4013 'sext' 'sext_ln813_1924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4014 [1/1] (0.76ns)   --->   "%add_ln813_4145 = add i15 %sext_ln813_1924, i15 %sext_ln813_1922"   --->   Operation 4014 'add' 'add_ln813_4145' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln813_1931 = sext i10 %add_ln813_4157"   --->   Operation 4015 'sext' 'sext_ln813_1931' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln813_1932 = sext i10 %add_ln813_4158"   --->   Operation 4016 'sext' 'sext_ln813_1932' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4017 [1/1] (0.72ns)   --->   "%add_ln813_4159 = add i11 %sext_ln813_1932, i11 %sext_ln813_1931"   --->   Operation 4017 'add' 'add_ln813_4159' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln813_1933 = sext i11 %add_ln813_4159"   --->   Operation 4018 'sext' 'sext_ln813_1933' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln813_1935 = sext i10 %add_ln813_4162"   --->   Operation 4019 'sext' 'sext_ln813_1935' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4020 [1/1] (0.73ns)   --->   "%add_ln813_4163 = add i12 %sext_ln813_1935, i12 %sext_ln813_1933"   --->   Operation 4020 'add' 'add_ln813_4163' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4164 = add i12 %add_ln813_4163, i12 %zext_ln17_450"   --->   Operation 4021 'add' 'add_ln813_4164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4022 [1/1] (0.00ns)   --->   "%sext_ln813_1936 = sext i10 %add_ln813_4165"   --->   Operation 4022 'sext' 'sext_ln813_1936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4023 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_4166 = add i12 %sext_ln813_1936, i12 %add_ln813_4164"   --->   Operation 4023 'add' 'add_ln813_4166' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln813_1942 = sext i14 %add_ln813_4177"   --->   Operation 4024 'sext' 'sext_ln813_1942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln813_1943 = sext i10 %add_ln813_4178"   --->   Operation 4025 'sext' 'sext_ln813_1943' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4026 [1/1] (0.73ns)   --->   "%add_ln813_4179 = add i13 %sext_ln813_1943, i13 %zext_ln17_447"   --->   Operation 4026 'add' 'add_ln813_4179' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln813_1944 = sext i13 %add_ln813_4179"   --->   Operation 4027 'sext' 'sext_ln813_1944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4180 = add i15 %sext_ln813_1944, i15 %sext_ln813_1942"   --->   Operation 4028 'add' 'add_ln813_4180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln813_1947 = sext i10 %add_ln813_4184"   --->   Operation 4029 'sext' 'sext_ln813_1947' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4030 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_4185 = add i15 %sext_ln813_1947, i15 %add_ln813_4180"   --->   Operation 4030 'add' 'add_ln813_4185' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4186 = add i15 %add_ln813_4185, i15 %sext_ln1273_1722"   --->   Operation 4031 'add' 'add_ln813_4186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4032 [1/1] (0.00ns)   --->   "%sext_ln813_1949 = sext i10 %add_ln813_4188"   --->   Operation 4032 'sext' 'sext_ln813_1949' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4033 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_52 = add i15 %sext_ln813_1949, i15 %add_ln813_4186"   --->   Operation 4033 'add' 'res_V_52' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4034 [1/1] (0.00ns)   --->   "%sext_ln813_1957 = sext i12 %add_ln813_4200"   --->   Operation 4034 'sext' 'sext_ln813_1957' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4035 [1/1] (0.74ns)   --->   "%add_ln813_4201 = add i13 %sext_ln813_1957, i13 %zext_ln1273_414"   --->   Operation 4035 'add' 'add_ln813_4201' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln813_1958 = sext i13 %add_ln813_4201"   --->   Operation 4036 'sext' 'sext_ln813_1958' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4037 [1/1] (0.00ns)   --->   "%sext_ln813_1959 = sext i11 %add_ln813_4202"   --->   Operation 4037 'sext' 'sext_ln813_1959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4203 = add i14 %sext_ln813_1959, i14 %sext_ln813_1958"   --->   Operation 4038 'add' 'add_ln813_4203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln813_1961 = sext i10 %add_ln813_4206"   --->   Operation 4039 'sext' 'sext_ln813_1961' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4040 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_55 = add i14 %sext_ln813_1961, i14 %add_ln813_4203"   --->   Operation 4040 'add' 'res_V_55' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4041 [1/1] (0.00ns)   --->   "%sext_ln813_176 = sext i13 %add_ln813_4209"   --->   Operation 4041 'sext' 'sext_ln813_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4042 [1/1] (0.75ns)   --->   "%add_ln813_4210 = add i14 %sext_ln813_176, i14 %zext_ln17_366"   --->   Operation 4042 'add' 'add_ln813_4210' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln813_1963 = sext i11 %add_ln813_4211"   --->   Operation 4043 'sext' 'sext_ln813_1963' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4212 = add i14 %sext_ln813_1963, i14 %add_ln813_4210"   --->   Operation 4044 'add' 'add_ln813_4212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4045 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4213 = add i14 %add_ln813_4212, i14 %zext_ln70_2"   --->   Operation 4045 'add' 'add_ln813_4213' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln813_1965 = sext i11 %add_ln813_4215"   --->   Operation 4046 'sext' 'sext_ln813_1965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4216 = add i14 %sext_ln813_1965, i14 %add_ln813_4213"   --->   Operation 4047 'add' 'add_ln813_4216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4048 [1/1] (0.00ns)   --->   "%sext_ln813_1967 = sext i10 %add_ln813_4220"   --->   Operation 4048 'sext' 'sext_ln813_1967' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4049 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_56 = add i14 %sext_ln813_1967, i14 %add_ln813_4216"   --->   Operation 4049 'add' 'res_V_56' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln813_1969 = sext i10 %add_ln813_4224"   --->   Operation 4050 'sext' 'sext_ln813_1969' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4225 = add i13 %sext_ln813_1969, i13 %zext_ln17_392"   --->   Operation 4051 'add' 'add_ln813_4225' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln813_1970 = sext i9 %add_ln813_4226"   --->   Operation 4052 'sext' 'sext_ln813_1970' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4053 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4227 = add i13 %sext_ln813_1970, i13 %add_ln813_4225"   --->   Operation 4053 'add' 'add_ln813_4227' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln813_1971 = sext i13 %add_ln813_4227"   --->   Operation 4054 'sext' 'sext_ln813_1971' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4055 [1/1] (0.73ns)   --->   "%add_ln813_4228 = add i12 %zext_ln1270_45, i12 %zext_ln1273_505"   --->   Operation 4055 'add' 'add_ln813_4228' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4056 [1/1] (0.00ns)   --->   "%zext_ln813_332 = zext i12 %add_ln813_4228"   --->   Operation 4056 'zext' 'zext_ln813_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4229 = add i14 %zext_ln813_332, i14 %sext_ln813_1971"   --->   Operation 4057 'add' 'add_ln813_4229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln813_1973 = sext i10 %add_ln813_4231"   --->   Operation 4058 'sext' 'sext_ln813_1973' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4059 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4232 = add i14 %sext_ln813_1973, i14 %add_ln813_4229"   --->   Operation 4059 'add' 'add_ln813_4232' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln813_1974 = sext i14 %add_ln813_4232"   --->   Operation 4060 'sext' 'sext_ln813_1974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4233 = add i15 %sext_ln813_1974, i15 %zext_ln17_468"   --->   Operation 4061 'add' 'add_ln813_4233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4062 [1/1] (0.73ns)   --->   "%add_ln813_4234 = add i12 %zext_ln818_215, i12 %zext_ln1270_47"   --->   Operation 4062 'add' 'add_ln813_4234' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4063 [1/1] (0.00ns)   --->   "%zext_ln813_333 = zext i12 %add_ln813_4234"   --->   Operation 4063 'zext' 'zext_ln813_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4064 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_57 = add i15 %zext_ln813_333, i15 %add_ln813_4233"   --->   Operation 4064 'add' 'res_V_57' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln813_1979 = sext i9 %add_ln813_4246"   --->   Operation 4065 'sext' 'sext_ln813_1979' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4247 = add i13 %sext_ln813_1979, i13 %add_ln813_4242"   --->   Operation 4066 'add' 'add_ln813_4247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln813_1980 = sext i10 %add_ln813_4248"   --->   Operation 4067 'sext' 'sext_ln813_1980' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4068 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4249 = add i13 %sext_ln813_1980, i13 %add_ln813_4247"   --->   Operation 4068 'add' 'add_ln813_4249' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln813_1981 = sext i13 %add_ln813_4249"   --->   Operation 4069 'sext' 'sext_ln813_1981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln813_1984 = sext i10 %add_ln813_4252"   --->   Operation 4070 'sext' 'sext_ln813_1984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4071 [1/1] (0.75ns)   --->   "%res_V_58 = add i14 %sext_ln813_1984, i14 %sext_ln813_1981"   --->   Operation 4071 'add' 'res_V_58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln813_1989 = sext i10 %add_ln813_4259"   --->   Operation 4072 'sext' 'sext_ln813_1989' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4260 = add i13 %sext_ln813_1989, i13 %add_ln813_4257"   --->   Operation 4073 'add' 'add_ln813_4260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln813_1991 = sext i9 %add_ln813_4264"   --->   Operation 4074 'sext' 'sext_ln813_1991' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4075 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4265 = add i13 %sext_ln813_1991, i13 %add_ln813_4260"   --->   Operation 4075 'add' 'add_ln813_4265' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln813_1992 = sext i13 %add_ln813_4265"   --->   Operation 4076 'sext' 'sext_ln813_1992' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4077 [1/1] (0.73ns)   --->   "%add_ln813_4266 = add i13 %zext_ln1273_467, i13 %sext_ln1273_1701"   --->   Operation 4077 'add' 'add_ln813_4266' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln813_1993 = sext i13 %add_ln813_4266"   --->   Operation 4078 'sext' 'sext_ln813_1993' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4079 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4267 = add i14 %sext_ln813_1993, i14 %sext_ln813_1992"   --->   Operation 4079 'add' 'add_ln813_4267' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln813_1996 = sext i10 %add_ln813_4270"   --->   Operation 4080 'sext' 'sext_ln813_1996' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4081 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_59 = add i14 %sext_ln813_1996, i14 %add_ln813_4267"   --->   Operation 4081 'add' 'res_V_59' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i11 %add_ln813_4275"   --->   Operation 4082 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4083 [1/1] (0.00ns)   --->   "%zext_ln813_339 = zext i12 %add_ln813_4276"   --->   Operation 4083 'zext' 'zext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4084 [1/1] (0.74ns)   --->   "%add_ln813_4277 = add i14 %zext_ln813_339, i14 %sext_ln813_189"   --->   Operation 4084 'add' 'add_ln813_4277' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4085 [1/1] (0.73ns)   --->   "%add_ln813_4278 = add i13 %zext_ln70, i13 %sext_ln1270_105"   --->   Operation 4085 'add' 'add_ln813_4278' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln813_1999 = sext i13 %add_ln813_4278"   --->   Operation 4086 'sext' 'sext_ln813_1999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4279 = add i14 %sext_ln813_1999, i14 %add_ln813_4277"   --->   Operation 4087 'add' 'add_ln813_4279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln813_2000 = sext i11 %add_ln813_4281"   --->   Operation 4088 'sext' 'sext_ln813_2000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4089 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4282 = add i14 %sext_ln813_2000, i14 %add_ln813_4279"   --->   Operation 4089 'add' 'add_ln813_4282' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4090 [1/1] (0.00ns)   --->   "%sext_ln813_2001 = sext i14 %add_ln813_4282"   --->   Operation 4090 'sext' 'sext_ln813_2001' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln813_2003 = sext i10 %add_ln813_4284"   --->   Operation 4091 'sext' 'sext_ln813_2003' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln813_2004 = sext i9 %add_ln813_4286"   --->   Operation 4092 'sext' 'sext_ln813_2004' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4093 [1/1] (0.72ns)   --->   "%add_ln813_4287 = add i11 %sext_ln813_2004, i11 %sext_ln813_2003"   --->   Operation 4093 'add' 'add_ln813_4287' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln813_2005 = sext i11 %add_ln813_4287"   --->   Operation 4094 'sext' 'sext_ln813_2005' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4095 [1/1] (0.76ns)   --->   "%res_V_60 = add i15 %sext_ln813_2005, i15 %sext_ln813_2001"   --->   Operation 4095 'add' 'res_V_60' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln813_2008 = sext i10 %add_ln813_4293"   --->   Operation 4096 'sext' 'sext_ln813_2008' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4294 = add i12 %sext_ln813_2008, i12 %add_ln813_4292"   --->   Operation 4097 'add' 'add_ln813_4294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln813_2010 = sext i10 %add_ln813_4297"   --->   Operation 4098 'sext' 'sext_ln813_2010' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4099 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_4298 = add i12 %sext_ln813_2010, i12 %add_ln813_4294"   --->   Operation 4099 'add' 'add_ln813_4298' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln813_2011 = sext i12 %add_ln813_4298"   --->   Operation 4100 'sext' 'sext_ln813_2011' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4101 [1/1] (0.74ns)   --->   "%add_ln813_4299 = add i13 %sext_ln813_2011, i13 %zext_ln1270_40"   --->   Operation 4101 'add' 'add_ln813_4299' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln813_2012 = sext i13 %add_ln813_4299"   --->   Operation 4102 'sext' 'sext_ln813_2012' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4103 [1/1] (0.71ns)   --->   "%add_ln813_4300 = add i10 %sext_ln1270_106, i10 %sext_ln1273_1707"   --->   Operation 4103 'add' 'add_ln813_4300' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln813_2013 = sext i10 %add_ln813_4300"   --->   Operation 4104 'sext' 'sext_ln813_2013' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4301 = add i14 %sext_ln813_2013, i14 %sext_ln813_2012"   --->   Operation 4105 'add' 'add_ln813_4301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln813_2015 = sext i9 %add_ln813_4305"   --->   Operation 4106 'sext' 'sext_ln813_2015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4107 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_62 = add i14 %sext_ln813_2015, i14 %add_ln813_4301"   --->   Operation 4107 'add' 'res_V_62' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln813_2018 = sext i10 %add_ln813_4315"   --->   Operation 4108 'sext' 'sext_ln813_2018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4316 = add i14 %sext_ln813_2018, i14 %add_ln813_4312"   --->   Operation 4109 'add' 'add_ln813_4316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4110 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4317 = add i14 %add_ln813_4316, i14 %zext_ln17_481"   --->   Operation 4110 'add' 'add_ln813_4317' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4111 [1/1] (0.00ns)   --->   "%sext_ln813_2019 = sext i10 %add_ln813_4318"   --->   Operation 4111 'sext' 'sext_ln813_2019' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4112 [1/1] (0.72ns)   --->   "%add_ln813_4319 = add i11 %sext_ln813_2019, i11 %sext_ln1273_1616"   --->   Operation 4112 'add' 'add_ln813_4319' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln813_2020 = sext i11 %add_ln813_4319"   --->   Operation 4113 'sext' 'sext_ln813_2020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4320 = add i14 %sext_ln813_2020, i14 %add_ln813_4317"   --->   Operation 4114 'add' 'add_ln813_4320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln813_2024 = sext i10 %add_ln813_4324"   --->   Operation 4115 'sext' 'sext_ln813_2024' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4116 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_65 = add i14 %sext_ln813_2024, i14 %add_ln813_4320"   --->   Operation 4116 'add' 'res_V_65' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln813_2028 = sext i12 %add_ln813_4331"   --->   Operation 4117 'sext' 'sext_ln813_2028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln813_2030 = sext i10 %add_ln813_4333"   --->   Operation 4118 'sext' 'sext_ln813_2030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4119 [1/1] (0.74ns)   --->   "%add_ln813_4334 = add i13 %sext_ln813_2030, i13 %sext_ln813_2028"   --->   Operation 4119 'add' 'add_ln813_4334' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln813_2032 = sext i10 %add_ln813_4339"   --->   Operation 4120 'sext' 'sext_ln813_2032' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4340 = add i13 %sext_ln813_2032, i13 %add_ln813_4334"   --->   Operation 4121 'add' 'add_ln813_4340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4122 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%res_V_67 = add i13 %add_ln813_4340, i13 %sext_ln1273_1732"   --->   Operation 4122 'add' 'res_V_67' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4123 [1/1] (0.00ns)   --->   "%sext_ln813_2033 = sext i11 %add_ln813_4346"   --->   Operation 4123 'sext' 'sext_ln813_2033' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4347 = add i13 %sext_ln813_2033, i13 %add_ln813_4345"   --->   Operation 4124 'add' 'add_ln813_4347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln813_2035 = sext i10 %add_ln813_4349"   --->   Operation 4125 'sext' 'sext_ln813_2035' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4126 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_4350 = add i13 %sext_ln813_2035, i13 %add_ln813_4347"   --->   Operation 4126 'add' 'add_ln813_4350' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln813_2036 = sext i13 %add_ln813_4350"   --->   Operation 4127 'sext' 'sext_ln813_2036' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4351 = add i14 %sext_ln813_2036, i14 %zext_ln1273_512"   --->   Operation 4128 'add' 'add_ln813_4351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4129 [1/1] (0.73ns)   --->   "%add_ln813_4352 = add i12 %zext_ln17_476, i12 %zext_ln17_450"   --->   Operation 4129 'add' 'add_ln813_4352' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4130 [1/1] (0.00ns)   --->   "%zext_ln813_351 = zext i12 %add_ln813_4352"   --->   Operation 4130 'zext' 'zext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4131 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_4353 = add i14 %zext_ln813_351, i14 %add_ln813_4351"   --->   Operation 4131 'add' 'add_ln813_4353' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln813_2037 = sext i14 %add_ln813_4353"   --->   Operation 4132 'sext' 'sext_ln813_2037' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4133 [1/1] (0.71ns)   --->   "%add_ln813_4354 = add i10 %sext_ln70_22, i10 %sext_ln1270_115"   --->   Operation 4133 'add' 'add_ln813_4354' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln813_2038 = sext i10 %add_ln813_4354"   --->   Operation 4134 'sext' 'sext_ln813_2038' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln813_2040 = sext i9 %add_ln813_4356"   --->   Operation 4135 'sext' 'sext_ln813_2040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4136 [1/1] (0.72ns)   --->   "%add_ln813_4357 = add i11 %sext_ln813_2040, i11 %sext_ln813_2038"   --->   Operation 4136 'add' 'add_ln813_4357' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4137 [1/1] (0.00ns)   --->   "%sext_ln813_2041 = sext i11 %add_ln813_4357"   --->   Operation 4137 'sext' 'sext_ln813_2041' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4138 [1/1] (0.76ns)   --->   "%res_V_68 = add i15 %sext_ln813_2041, i15 %sext_ln813_2037"   --->   Operation 4138 'add' 'res_V_68' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln813_2047 = sext i13 %add_ln813_4369"   --->   Operation 4139 'sext' 'sext_ln813_2047' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4140 [1/1] (0.75ns)   --->   "%add_ln813_4370 = add i14 %sext_ln813_2047, i14 %zext_ln17_399"   --->   Operation 4140 'add' 'add_ln813_4370' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln813_2048 = sext i14 %add_ln813_4370"   --->   Operation 4141 'sext' 'sext_ln813_2048' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4142 [1/1] (0.73ns)   --->   "%add_ln813_4371 = add i12 %zext_ln1273_413, i12 %zext_ln1273_422"   --->   Operation 4142 'add' 'add_ln813_4371' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln813_354 = zext i12 %add_ln813_4371"   --->   Operation 4143 'zext' 'zext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4144 [1/1] (0.76ns)   --->   "%add_ln813_4372 = add i15 %zext_ln813_354, i15 %sext_ln813_2048"   --->   Operation 4144 'add' 'add_ln813_4372' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4145 [1/1] (0.71ns)   --->   "%add_ln813_4373 = add i10 %sext_ln818_598, i10 %zext_ln17_439"   --->   Operation 4145 'add' 'add_ln813_4373' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln813_2049 = sext i10 %add_ln813_4373"   --->   Operation 4146 'sext' 'sext_ln813_2049' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln813_2050 = sext i9 %add_ln813_4374"   --->   Operation 4147 'sext' 'sext_ln813_2050' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4148 [1/1] (0.72ns)   --->   "%add_ln813_4375 = add i11 %sext_ln813_2050, i11 %sext_ln813_2049"   --->   Operation 4148 'add' 'add_ln813_4375' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln813_2051 = sext i11 %add_ln813_4375"   --->   Operation 4149 'sext' 'sext_ln813_2051' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4376 = add i15 %sext_ln813_2051, i15 %add_ln813_4372"   --->   Operation 4150 'add' 'add_ln813_4376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4151 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_4377 = add i15 %add_ln813_4376, i15 %zext_ln17_449"   --->   Operation 4151 'add' 'add_ln813_4377' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln813_2057 = sext i10 %add_ln813_4391"   --->   Operation 4152 'sext' 'sext_ln813_2057' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4392 = add i14 %sext_ln813_2057, i14 %add_ln813_4389"   --->   Operation 4153 'add' 'add_ln813_4392' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln813_2060 = sext i10 %add_ln813_4396"   --->   Operation 4154 'sext' 'sext_ln813_2060' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4155 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_71 = add i14 %sext_ln813_2060, i14 %add_ln813_4392"   --->   Operation 4155 'add' 'res_V_71' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4156 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i12 %res_V_64" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4156 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4157 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i14 %res_V_71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4157 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4158 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %res_V_64, i32 1, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4158 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4159 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %res_V_71, i32 1, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4159 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4160 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = trunc i14 %res_V_70" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4160 'trunc' 'trunc_ln77_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4161 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %res_V_70, i32 1, i32 13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4161 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln813_1714 = sext i13 %add_ln813_3743"   --->   Operation 4162 'sext' 'sext_ln813_1714' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln813_1715 = sext i11 %add_ln813_3744"   --->   Operation 4163 'sext' 'sext_ln813_1715' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3745 = add i14 %sext_ln813_1715, i14 %sext_ln813_1714"   --->   Operation 4164 'add' 'add_ln813_3745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln813_1718 = sext i10 %add_ln813_3748"   --->   Operation 4165 'sext' 'sext_ln813_1718' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4166 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%res_V_49 = add i14 %sext_ln813_1718, i14 %add_ln813_3745"   --->   Operation 4166 'add' 'res_V_49' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln813_1769 = sext i15 %res_V"   --->   Operation 4167 'sext' 'sext_ln813_1769' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4168 [1/1] (0.00ns)   --->   "%sext_ln813_1852 = sext i14 %add_ln813_4016"   --->   Operation 4168 'sext' 'sext_ln813_1852' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln813_1853 = sext i9 %add_ln813_4017"   --->   Operation 4169 'sext' 'sext_ln813_1853' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4170 [1/1] (0.76ns)   --->   "%res_V_33 = add i15 %sext_ln813_1853, i15 %sext_ln813_1852"   --->   Operation 4170 'add' 'res_V_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln813_1927 = sext i9 %add_ln813_4150"   --->   Operation 4171 'sext' 'sext_ln813_1927' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4151 = add i15 %sext_ln813_1927, i15 %add_ln813_4145"   --->   Operation 4172 'add' 'add_ln813_4151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln813_1928 = sext i9 %add_ln813_4152"   --->   Operation 4173 'sext' 'sext_ln813_1928' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4174 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_45 = add i15 %sext_ln813_1928, i15 %add_ln813_4151"   --->   Operation 4174 'add' 'res_V_45' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln813_1937 = sext i12 %add_ln813_4166"   --->   Operation 4175 'sext' 'sext_ln813_1937' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln813_1940 = sext i9 %add_ln813_4169"   --->   Operation 4176 'sext' 'sext_ln813_1940' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4177 [1/1] (0.74ns)   --->   "%res_V_47 = add i13 %sext_ln813_1940, i13 %sext_ln813_1937"   --->   Operation 4177 'add' 'res_V_47' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4178 [1/1] (0.00ns)   --->   "%zext_ln813_355 = zext i12 %add_ln813_4378"   --->   Operation 4178 'zext' 'zext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4379 = add i15 %zext_ln813_355, i15 %add_ln813_4377"   --->   Operation 4179 'add' 'add_ln813_4379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln813_2053 = sext i10 %add_ln813_4382"   --->   Operation 4180 'sext' 'sext_ln813_2053' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4181 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%res_V_69 = add i15 %sext_ln813_2053, i15 %add_ln813_4379"   --->   Operation 4181 'add' 'res_V_69' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i14 %res_V_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4182 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i14 %res_V_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4183 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4184 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i48, i15 %res_V_12, i48 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4184 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i63 %tmp_90" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4185 'sext' 'sext_ln77_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_91 = bitconcatenate i79 @_ssdm_op_BitConcatenate.i79.i15.i64, i15 %res_V_13, i64 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4186 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%sext_ln77_3 = sext i79 %tmp_91" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4187 'sext' 'sext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_92 = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i13.i80, i13 %res_V_14, i80 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4188 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%sext_ln77_4 = sext i93 %tmp_92" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4189 'sext' 'sext_ln77_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_5 = sext i15 %res_V_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4190 'sext' 'sext_ln77_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_97 = bitconcatenate i206 @_ssdm_op_BitConcatenate.i206.i14.i192, i14 %res_V_21, i192 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4191 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%sext_ln77_6 = sext i206 %tmp_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4192 'sext' 'sext_ln77_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_7 = sext i12 %res_V_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4193 'sext' 'sext_ln77_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_8 = sext i15 %res_V_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4194 'sext' 'sext_ln77_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_98 = bitconcatenate i254 @_ssdm_op_BitConcatenate.i254.i14.i240, i14 %res_V_24, i240 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4195 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_9 = sext i254 %tmp_98" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4196 'sext' 'sext_ln77_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_99 = bitconcatenate i270 @_ssdm_op_BitConcatenate.i270.i14.i256, i14 %res_V_25, i256 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4197 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_10 = sext i270 %tmp_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4198 'sext' 'sext_ln77_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_100 = bitconcatenate i286 @_ssdm_op_BitConcatenate.i286.i14.i272, i14 %res_V_26, i272 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4199 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_11 = sext i286 %tmp_100" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4200 'sext' 'sext_ln77_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_102 = bitconcatenate i316 @_ssdm_op_BitConcatenate.i316.i12.i304, i12 %res_V_28, i304 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4201 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_12 = sext i316 %tmp_102" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4202 'sext' 'sext_ln77_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_103 = bitconcatenate i333 @_ssdm_op_BitConcatenate.i333.i13.i320, i13 %res_V_29, i320 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4203 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%sext_ln77_13 = sext i333 %tmp_103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4204 'sext' 'sext_ln77_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_104 = bitconcatenate i351 @_ssdm_op_BitConcatenate.i351.i15.i336, i15 %res_V_30, i336 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4205 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_14 = sext i351 %tmp_104" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4206 'sext' 'sext_ln77_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_15 = sext i15 %res_V_31" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4207 'sext' 'sext_ln77_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_16 = sext i14 %res_V_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4208 'sext' 'sext_ln77_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_105 = bitconcatenate i399 @_ssdm_op_BitConcatenate.i399.i15.i384, i15 %res_V_33, i384 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4209 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%sext_ln77_17 = sext i399 %tmp_105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4210 'sext' 'sext_ln77_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_18 = sext i14 %res_V_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4211 'sext' 'sext_ln77_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_106 = bitconcatenate i430 @_ssdm_op_BitConcatenate.i430.i14.i416, i14 %res_V_35, i416 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4212 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4213 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_19 = sext i430 %tmp_106" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4213 'sext' 'sext_ln77_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4214 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_107 = bitconcatenate i445 @_ssdm_op_BitConcatenate.i445.i13.i432, i13 %res_V_36, i432 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4214 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_20 = sext i445 %tmp_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4215 'sext' 'sext_ln77_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_110 = bitconcatenate i495 @_ssdm_op_BitConcatenate.i495.i15.i480, i15 %res_V_39, i480 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4216 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_21 = sext i495 %tmp_110" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4217 'sext' 'sext_ln77_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_112 = bitconcatenate i543 @_ssdm_op_BitConcatenate.i543.i15.i528, i15 %res_V_42, i528 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4218 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4219 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_22 = sext i543 %tmp_112" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4219 'sext' 'sext_ln77_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_113 = bitconcatenate i559 @_ssdm_op_BitConcatenate.i559.i15.i544, i15 %res_V_43, i544 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4220 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%sext_ln77_23 = sext i559 %tmp_113" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4221 'sext' 'sext_ln77_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_114 = bitconcatenate i574 @_ssdm_op_BitConcatenate.i574.i14.i560, i14 %res_V_44, i560 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4222 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%sext_ln77_24 = sext i574 %tmp_114" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4223 'sext' 'sext_ln77_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_115 = bitconcatenate i591 @_ssdm_op_BitConcatenate.i591.i15.i576, i15 %res_V_45, i576 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4224 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_25 = sext i591 %tmp_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4225 'sext' 'sext_ln77_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_26 = sext i15 %res_V_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4226 'sext' 'sext_ln77_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_116 = bitconcatenate i621 @_ssdm_op_BitConcatenate.i621.i13.i608, i13 %res_V_47, i608 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4227 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_27 = sext i621 %tmp_116" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4228 'sext' 'sext_ln77_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_28 = sext i14 %res_V_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4229 'sext' 'sext_ln77_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_119 = bitconcatenate i687 @_ssdm_op_BitConcatenate.i687.i15.i672, i15 %res_V_51, i672 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4230 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_29 = sext i687 %tmp_119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4231 'sext' 'sext_ln77_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_120 = bitconcatenate i703 @_ssdm_op_BitConcatenate.i703.i15.i688, i15 %res_V_52, i688 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4232 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%sext_ln77_30 = sext i703 %tmp_120" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4233 'sext' 'sext_ln77_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_31 = sext i14 %res_V_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4234 'sext' 'sext_ln77_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_122 = bitconcatenate i750 @_ssdm_op_BitConcatenate.i750.i14.i736, i14 %res_V_55, i736 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4235 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%sext_ln77_32 = sext i750 %tmp_122" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4236 'sext' 'sext_ln77_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_123 = bitconcatenate i766 @_ssdm_op_BitConcatenate.i766.i14.i752, i14 %res_V_56, i752 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4237 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_33 = sext i766 %tmp_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4238 'sext' 'sext_ln77_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4239 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_124 = bitconcatenate i783 @_ssdm_op_BitConcatenate.i783.i15.i768, i15 %res_V_57, i768 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4239 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_34 = sext i783 %tmp_124" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4240 'sext' 'sext_ln77_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_125 = bitconcatenate i798 @_ssdm_op_BitConcatenate.i798.i14.i784, i14 %res_V_58, i784 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4241 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%sext_ln77_35 = sext i798 %tmp_125" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4242 'sext' 'sext_ln77_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_126 = bitconcatenate i814 @_ssdm_op_BitConcatenate.i814.i14.i800, i14 %res_V_59, i800 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4243 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_36 = sext i814 %tmp_126" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4244 'sext' 'sext_ln77_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_26)   --->   "%tmp_127 = bitconcatenate i831 @_ssdm_op_BitConcatenate.i831.i15.i816, i15 %res_V_60, i816 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4245 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_26)   --->   "%sext_ln77_37 = sext i831 %tmp_127" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4246 'sext' 'sext_ln77_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4247 [1/1] (0.00ns)   --->   "%tmp_311 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 0, i16 %sext_ln77_1, i16 %sext_ln77, i16 %sext_ln813_1769" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4247 'bitconcatenate' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4248 [1/1] (0.28ns)   --->   "%or_ln77 = or i64 %tmp_311, i64 %sext_ln77_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4248 'or' 'or_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i13.i32, i13 %res_V_15, i32 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4249 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_42 = sext i45 %tmp" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4250 'sext' 'sext_ln77_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_778 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i14.i48, i14 %res_V_16, i48 %sext_ln77_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4251 'bitconcatenate' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_43 = sext i62 %tmp_778" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4252 'sext' 'sext_ln77_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_779 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i15.i16.i64, i15 %res_V_18, i16 %sext_ln77_5, i64 %sext_ln77_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4253 'bitconcatenate' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_44 = sext i95 %tmp_779" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4254 'sext' 'sext_ln77_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_312 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i16.i64, i16 0, i64 %or_ln77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4255 'bitconcatenate' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_45 = sext i15 %res_V_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4256 'sext' 'sext_ln77_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_313 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i96.i64, i16 0, i16 %sext_ln77_8, i16 %sext_ln77_7, i16 0, i16 %sext_ln77_45, i16 %res_V_19, i96 %sext_ln77_44, i64 %or_ln77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4257 'bitconcatenate' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%or_ln77_1 = or i256 %tmp_313, i256 %sext_ln77_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4258 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_314 = bitconcatenate i272 @_ssdm_op_BitConcatenate.i272.i16.i256, i16 0, i256 %or_ln77_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4259 'bitconcatenate' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%or_ln77_2 = or i272 %tmp_314, i272 %sext_ln77_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4260 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_315 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i16.i272, i16 0, i272 %or_ln77_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4261 'bitconcatenate' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%or_ln77_3 = or i288 %tmp_315, i288 %sext_ln77_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4262 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%sext_ln77_46 = sext i14 %res_V_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4263 'sext' 'sext_ln77_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_316 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i16.i16.i288, i16 0, i16 %sext_ln77_46, i288 %or_ln77_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4264 'bitconcatenate' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%or_ln77_4 = or i320 %tmp_316, i320 %sext_ln77_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4265 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%tmp_317 = bitconcatenate i352 @_ssdm_op_BitConcatenate.i352.i32.i320, i32 0, i320 %or_ln77_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4266 'bitconcatenate' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node tmp_318)   --->   "%or_ln77_5 = or i352 %tmp_317, i352 %sext_ln77_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4267 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4268 [1/1] (0.31ns) (out node of the LUT)   --->   "%tmp_318 = bitconcatenate i432 @_ssdm_op_BitConcatenate.i432.i16.i16.i16.i16.i16.i352, i16 0, i16 %sext_ln77_18, i16 0, i16 %sext_ln77_16, i16 %sext_ln77_15, i352 %or_ln77_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4268 'bitconcatenate' 'tmp_318' <Predicate = true> <Delay = 0.31>
ST_5 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%or_ln77_6 = or i432 %tmp_318, i432 %sext_ln77_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4269 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_319 = bitconcatenate i448 @_ssdm_op_BitConcatenate.i448.i16.i432, i16 0, i432 %or_ln77_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4270 'bitconcatenate' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%or_ln77_7 = or i448 %tmp_319, i448 %sext_ln77_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4271 'or' 'or_ln77_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_47 = sext i15 %res_V_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4272 'sext' 'sext_ln77_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_780 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %res_V_38, i16 %sext_ln77_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4273 'bitconcatenate' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_48 = sext i31 %tmp_780" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4274 'sext' 'sext_ln77_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_320 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i32.i448, i16 0, i32 %sext_ln77_48, i448 %or_ln77_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4275 'bitconcatenate' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%or_ln77_8 = or i496 %tmp_320, i496 %sext_ln77_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4276 'or' 'or_ln77_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_49 = sext i15 %res_V_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4277 'sext' 'sext_ln77_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_781 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %res_V_41, i16 %sext_ln77_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4278 'bitconcatenate' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%sext_ln77_50 = sext i30 %tmp_781" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4279 'sext' 'sext_ln77_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_321 = bitconcatenate i544 @_ssdm_op_BitConcatenate.i544.i16.i32.i496, i16 0, i32 %sext_ln77_50, i496 %or_ln77_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4280 'bitconcatenate' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%or_ln77_9 = or i544 %tmp_321, i544 %sext_ln77_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4281 'or' 'or_ln77_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%tmp_322 = bitconcatenate i592 @_ssdm_op_BitConcatenate.i592.i48.i544, i48 0, i544 %or_ln77_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4282 'bitconcatenate' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node tmp_323)   --->   "%or_ln77_10 = or i592 %tmp_322, i592 %sext_ln77_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4283 'or' 'or_ln77_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4284 [1/1] (0.29ns) (out node of the LUT)   --->   "%tmp_323 = bitconcatenate i624 @_ssdm_op_BitConcatenate.i624.i16.i16.i592, i16 0, i16 %sext_ln77_26, i592 %or_ln77_10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4284 'bitconcatenate' 'tmp_323' <Predicate = true> <Delay = 0.29>
ST_5 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_11 = or i624 %tmp_323, i624 %sext_ln77_27" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4285 'or' 'or_ln77_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_782 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %res_V_49, i16 %sext_ln77_28" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4286 'bitconcatenate' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_51 = sext i30 %tmp_782" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4287 'sext' 'sext_ln77_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_783 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i15.i32, i15 %res_V_50, i32 %sext_ln77_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4288 'bitconcatenate' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4289 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_52 = sext i47 %tmp_783" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4289 'sext' 'sext_ln77_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_324 = bitconcatenate i688 @_ssdm_op_BitConcatenate.i688.i16.i48.i624, i16 0, i48 %sext_ln77_52, i624 %or_ln77_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4290 'bitconcatenate' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4291 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_12 = or i688 %tmp_324, i688 %sext_ln77_29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4291 'or' 'or_ln77_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_784 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %res_V_53, i16 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4292 'bitconcatenate' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%sext_ln77_53 = sext i31 %tmp_784" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4293 'sext' 'sext_ln77_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_325 = bitconcatenate i768 @_ssdm_op_BitConcatenate.i768.i32.i16.i32.i688, i32 0, i16 %sext_ln77_31, i32 %sext_ln77_53, i688 %or_ln77_12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4294 'bitconcatenate' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4295 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_13 = or i768 %tmp_325, i768 %sext_ln77_33" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4295 'or' 'or_ln77_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_326 = bitconcatenate i784 @_ssdm_op_BitConcatenate.i784.i16.i768, i16 0, i768 %or_ln77_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4296 'bitconcatenate' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_14 = or i784 %tmp_326, i784 %sext_ln77_34" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4297 'or' 'or_ln77_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%tmp_327 = bitconcatenate i816 @_ssdm_op_BitConcatenate.i816.i32.i784, i32 0, i784 %or_ln77_14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4298 'bitconcatenate' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4299 [1/1] (0.31ns) (out node of the LUT)   --->   "%or_ln77_15 = or i816 %tmp_327, i816 %sext_ln77_36" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4299 'or' 'or_ln77_15' <Predicate = true> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%or_ln77_16 = or i80 %tmp_312, i80 %sext_ln77_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4300 'or' 'or_ln77_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_328 = partselect i16 @_ssdm_op_PartSelect.i16.i816.i32.i32, i816 %or_ln77_15, i32 80, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4301 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_329 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i16.i80, i16 %tmp_328, i80 %or_ln77_16" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4302 'bitconcatenate' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%or_ln77_17 = or i96 %tmp_329, i96 %sext_ln77_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4303 'or' 'or_ln77_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_330 = partselect i112 @_ssdm_op_PartSelect.i112.i816.i32.i32, i816 %or_ln77_15, i32 96, i32 207" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4304 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_331 = bitconcatenate i208 @_ssdm_op_BitConcatenate.i208.i112.i96, i112 %tmp_330, i96 %or_ln77_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4305 'bitconcatenate' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4306 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%or_ln77_18 = or i208 %tmp_331, i208 %sext_ln77_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4306 'or' 'or_ln77_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_332 = partselect i128 @_ssdm_op_PartSelect.i128.i816.i32.i32, i816 %or_ln77_15, i32 208, i32 335" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4307 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_333 = bitconcatenate i336 @_ssdm_op_BitConcatenate.i336.i128.i208, i128 %tmp_332, i208 %or_ln77_18" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4308 'bitconcatenate' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%or_ln77_19 = or i336 %tmp_333, i336 %sext_ln77_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4309 'or' 'or_ln77_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_334 = partselect i64 @_ssdm_op_PartSelect.i64.i816.i32.i32, i816 %or_ln77_15, i32 336, i32 399" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4310 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_335 = bitconcatenate i400 @_ssdm_op_BitConcatenate.i400.i64.i336, i64 %tmp_334, i336 %or_ln77_19" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4311 'bitconcatenate' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%or_ln77_20 = or i400 %tmp_335, i400 %sext_ln77_17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4312 'or' 'or_ln77_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node tmp_337)   --->   "%tmp_336 = partselect i160 @_ssdm_op_PartSelect.i160.i816.i32.i32, i816 %or_ln77_15, i32 400, i32 559" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4313 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4314 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_337 = bitconcatenate i560 @_ssdm_op_BitConcatenate.i560.i160.i400, i160 %tmp_336, i400 %or_ln77_20" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4314 'bitconcatenate' 'tmp_337' <Predicate = true> <Delay = 0.30>
ST_5 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%or_ln77_21 = or i560 %tmp_337, i560 %sext_ln77_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4315 'or' 'or_ln77_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_338 = partselect i16 @_ssdm_op_PartSelect.i16.i816.i32.i32, i816 %or_ln77_15, i32 560, i32 575" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4316 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_339 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i16.i560, i16 %tmp_338, i560 %or_ln77_21" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4317 'bitconcatenate' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%or_ln77_22 = or i576 %tmp_339, i576 %sext_ln77_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4318 'or' 'or_ln77_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_340 = partselect i128 @_ssdm_op_PartSelect.i128.i816.i32.i32, i816 %or_ln77_15, i32 576, i32 703" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4319 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_341 = bitconcatenate i704 @_ssdm_op_BitConcatenate.i704.i128.i576, i128 %tmp_340, i576 %or_ln77_22" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4320 'bitconcatenate' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%or_ln77_23 = or i704 %tmp_341, i704 %sext_ln77_30" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4321 'or' 'or_ln77_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_342 = partselect i48 @_ssdm_op_PartSelect.i48.i816.i32.i32, i816 %or_ln77_15, i32 704, i32 751" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4322 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_343 = bitconcatenate i752 @_ssdm_op_BitConcatenate.i752.i48.i704, i48 %tmp_342, i704 %or_ln77_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4323 'bitconcatenate' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%or_ln77_24 = or i752 %tmp_343, i752 %sext_ln77_32" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4324 'or' 'or_ln77_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_344 = partselect i48 @_ssdm_op_PartSelect.i48.i816.i32.i32, i816 %or_ln77_15, i32 752, i32 799" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4325 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_345 = bitconcatenate i800 @_ssdm_op_BitConcatenate.i800.i48.i752, i48 %tmp_344, i752 %or_ln77_24" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4326 'bitconcatenate' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4327 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%or_ln77_25 = or i800 %tmp_345, i800 %sext_ln77_35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4327 'or' 'or_ln77_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node tmp_346)   --->   "%tmp_785 = partselect i16 @_ssdm_op_PartSelect.i16.i816.i32.i32, i816 %or_ln77_15, i32 800, i32 815" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4328 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4329 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_346 = bitconcatenate i832 @_ssdm_op_BitConcatenate.i832.i16.i16.i800, i16 0, i16 %tmp_785, i800 %or_ln77_25" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4329 'bitconcatenate' 'tmp_346' <Predicate = true> <Delay = 0.30>
ST_5 : Operation 4330 [1/1] (0.32ns) (out node of the LUT)   --->   "%or_ln77_26 = or i832 %tmp_346, i832 %sext_ln77_37" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4330 'or' 'or_ln77_26' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4331 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i15 %res_V_69" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4331 'trunc' 'trunc_ln77_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4332 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %res_V_69, i32 1, i32 14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4332 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4333 [1/1] (0.00ns)   --->   "%tmp_788 = partselect i816 @_ssdm_op_PartSelect.i816.i832.i32.i32, i832 %or_ln77_26, i32 16, i32 831" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4333 'partselect' 'tmp_788' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 4334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %layer19_out, void @empty_29, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 4334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4335 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i252 %layer18_out, void @empty_29, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 4335 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4336 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1175, void @empty_12, void @empty, void @empty, void @empty" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4336 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln77_38 = sext i13 %res_V_63" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4337 'sext' 'sext_ln77_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln77_39 = sext i14 %res_V_66" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4338 'sext' 'sext_ln77_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln77_40 = sext i13 %res_V_67" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4339 'sext' 'sext_ln77_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln77_41 = sext i11 %tmp_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4340 'sext' 'sext_ln77_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln77_54 = sext i15 %res_V_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4341 'sext' 'sext_ln77_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4342 [1/1] (0.00ns)   --->   "%tmp_786 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i14.i16, i14 %res_V_62, i16 %sext_ln77_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4342 'bitconcatenate' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln77_55 = sext i30 %tmp_786" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4343 'sext' 'sext_ln77_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4344 [1/1] (0.00ns)   --->   "%tmp_787 = bitconcatenate i78 @_ssdm_op_BitConcatenate.i78.i14.i15.i1.i16.i32, i14 %res_V_65, i15 %sext_ln77_41, i1 %trunc_ln77, i16 %sext_ln77_38, i32 %sext_ln77_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4344 'bitconcatenate' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4345 [1/1] (0.00ns)   --->   "%sext_ln77_56 = sext i78 %tmp_787" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4345 'sext' 'sext_ln77_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln77_57 = sext i13 %tmp_347" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4346 'sext' 'sext_ln77_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln77_58 = sext i14 %tmp_139" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4347 'sext' 'sext_ln77_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln77_59 = sext i13 %tmp_140" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4348 'sext' 'sext_ln77_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4349 [1/1] (0.00ns)   --->   "%tmp_789 = bitconcatenate i943 @_ssdm_op_BitConcatenate.i943.i15.i16.i16.i80.i816, i15 %res_V_68, i16 %sext_ln77_40, i16 %sext_ln77_39, i80 %sext_ln77_56, i816 %tmp_788" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4349 'bitconcatenate' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln77_60 = sext i943 %tmp_789" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4350 'sext' 'sext_ln77_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4351 [1/1] (0.00ns)   --->   "%tmp_348 = bitconcatenate i1022 @_ssdm_op_BitConcatenate.i1022.i14.i15.i1.i15.i1.i15.i1.i944.i16, i14 %res_V_72, i15 %sext_ln77_57, i1 %trunc_ln77_1, i15 %sext_ln77_59, i1 %trunc_ln77_3, i15 %sext_ln77_58, i1 %trunc_ln77_2, i944 %sext_ln77_60, i16 %sext_ln813_1769" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4351 'bitconcatenate' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln77_61 = sext i1022 %tmp_348" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4352 'sext' 'sext_ln77_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4353 [1/1] (1.21ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %layer19_out, i1024 %sext_ln77_61" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77]   --->   Operation 4353 'write' 'write_ln77' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 1> <FIFO>
ST_6 : Operation 4354 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:101]   --->   Operation 4354 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	fifo read operation ('layer18_out_read', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) on port 'layer18_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:43) [5]  (1.22 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'sub' operation ('r.V') [98]  (0.706 ns)
	'add' operation ('add_ln813_4154') [3764]  (0.706 ns)
	'add' operation ('add_ln813_4156') [3767]  (0.818 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'sub' operation ('r.V') [1508]  (0.706 ns)
	'add' operation ('add_ln813_3957') [3427]  (0.838 ns)
	'add' operation ('add_ln813_3958') [3429]  (0.797 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln813_4138') [3736]  (0 ns)
	'add' operation ('add_ln813_4141') [3741]  (0.736 ns)
	'add' operation ('add_ln813_4142') [3743]  (0.755 ns)
	'add' operation ('add_ln813_4145') [3749]  (0.765 ns)

 <State 5>: 2.23ns
The critical path consists of the following:
	'add' operation ('add_ln813_4151') [3760]  (0 ns)
	'add' operation ('res.V') [3763]  (0.695 ns)
	'or' operation ('or_ln77_10', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4283]  (0 ns)
	'or' operation ('or_ln77_11', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4285]  (0 ns)
	'or' operation ('or_ln77_12', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4291]  (0 ns)
	'or' operation ('or_ln77_13', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4295]  (0 ns)
	'or' operation ('or_ln77_14', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4297]  (0 ns)
	'or' operation ('or_ln77_15', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4299]  (0.315 ns)
	'or' operation ('or_ln77_17', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4303]  (0 ns)
	'or' operation ('or_ln77_18', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4306]  (0 ns)
	'or' operation ('or_ln77_19', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4309]  (0 ns)
	'or' operation ('or_ln77_20', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4312]  (0 ns)
	'or' operation ('or_ln77_21', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4315]  (0 ns)
	'or' operation ('or_ln77_22', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4318]  (0 ns)
	'or' operation ('or_ln77_23', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4321]  (0 ns)
	'or' operation ('or_ln77_24', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4324]  (0 ns)
	'or' operation ('or_ln77_25', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4327]  (0 ns)
	'or' operation ('or_ln77_26', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4330]  (0.323 ns)
	blocking operation 0.902 ns on control path)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo write operation ('write_ln77', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) on port 'layer19_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_stream.h:77) [4349]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
