$date
	Tue Mar  8 13:49:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module processor $end
$scope module w1 $end
$var reg 64 ! \reg_memory[2] [63:0] $end
$upscope $end
$upscope $end
$scope module processor $end
$scope module w1 $end
$var reg 64 " \reg_memory[3] [63:0] $end
$upscope $end
$upscope $end
$scope module processor $end
$scope module w1 $end
$var reg 64 # \reg_memory[4] [63:0] $end
$upscope $end
$upscope $end
$scope module processor $end
$var wire 64 $ valP [63:0] $end
$var wire 64 % valM [63:0] $end
$var wire 64 & valE [63:0] $end
$var wire 64 ' valC [63:0] $end
$var wire 64 ( valB [63:0] $end
$var wire 64 ) valA [63:0] $end
$var wire 4 * rB [3:0] $end
$var wire 4 + rA [3:0] $end
$var wire 1 , memory_error $end
$var wire 4 - ifun [3:0] $end
$var wire 4 . icode [3:0] $end
$var wire 1 / halt $end
$var wire 1 0 cnd $end
$var wire 1 1 ZF $end
$var wire 1 2 SF $end
$var wire 64 3 PC_new [63:0] $end
$var wire 1 4 OF $end
$var reg 64 5 PC [63:0] $end
$var reg 1 6 clk $end
$scope module D1 $end
$var wire 1 6 clk $end
$var wire 64 7 reg_file0 [63:0] $end
$var wire 64 8 reg_file1 [63:0] $end
$var wire 64 9 reg_file10 [63:0] $end
$var wire 64 : reg_file11 [63:0] $end
$var wire 64 ; reg_file12 [63:0] $end
$var wire 64 < reg_file13 [63:0] $end
$var wire 64 = reg_file14 [63:0] $end
$var wire 64 > reg_file2 [63:0] $end
$var wire 64 ? reg_file3 [63:0] $end
$var wire 64 @ reg_file4 [63:0] $end
$var wire 64 A reg_file5 [63:0] $end
$var wire 64 B reg_file6 [63:0] $end
$var wire 64 C reg_file7 [63:0] $end
$var wire 64 D reg_file8 [63:0] $end
$var wire 64 E reg_file9 [63:0] $end
$var wire 4 F rB [3:0] $end
$var wire 4 G rA [3:0] $end
$var wire 4 H icode [3:0] $end
$var reg 64 I valA [63:0] $end
$var reg 64 J valB [63:0] $end
$upscope $end
$scope module E1 $end
$var wire 1 6 clk $end
$var wire 64 K valA [63:0] $end
$var wire 64 L valB [63:0] $end
$var wire 64 M valC [63:0] $end
$var wire 1 N overflow $end
$var wire 64 O out [63:0] $end
$var wire 4 P ifun [3:0] $end
$var wire 4 Q icode [3:0] $end
$var reg 1 4 OF $end
$var reg 1 2 SF $end
$var reg 1 1 ZF $end
$var reg 64 R aluA [63:0] $end
$var reg 64 S aluB [63:0] $end
$var reg 1 T and_out $end
$var reg 64 U ans [63:0] $end
$var reg 1 0 cnd $end
$var reg 1 V cndA $end
$var reg 1 W cndB $end
$var reg 2 X control [1:0] $end
$var reg 1 Y not_out $end
$var reg 1 Z or_out $end
$var reg 64 [ valE [63:0] $end
$var reg 1 \ xor_out $end
$scope module alu $end
$var wire 64 ] a [63:0] $end
$var wire 64 ^ b [63:0] $end
$var wire 2 _ control [1:0] $end
$var wire 64 ` out [63:0] $end
$var wire 64 a sum3 [63:0] $end
$var wire 64 b sum2 [63:0] $end
$var wire 64 c sum1 [63:0] $end
$var wire 1 N OF $end
$var reg 64 d sum [63:0] $end
$scope module adder64 $end
$var wire 1 N OF $end
$var wire 64 e a [63:0] $end
$var wire 64 f b [63:0] $end
$var wire 1 g m $end
$var wire 64 h sum [63:0] $end
$var wire 65 i carry [64:0] $end
$var wire 64 j b_xor_m [63:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$scope begin genblk1[15] $end
$upscope $end
$scope begin genblk1[16] $end
$upscope $end
$scope begin genblk1[17] $end
$upscope $end
$scope begin genblk1[18] $end
$upscope $end
$scope begin genblk1[19] $end
$upscope $end
$scope begin genblk1[20] $end
$upscope $end
$scope begin genblk1[21] $end
$upscope $end
$scope begin genblk1[22] $end
$upscope $end
$scope begin genblk1[23] $end
$upscope $end
$scope begin genblk1[24] $end
$upscope $end
$scope begin genblk1[25] $end
$upscope $end
$scope begin genblk1[26] $end
$upscope $end
$scope begin genblk1[27] $end
$upscope $end
$scope begin genblk1[28] $end
$upscope $end
$scope begin genblk1[29] $end
$upscope $end
$scope begin genblk1[30] $end
$upscope $end
$scope begin genblk1[31] $end
$upscope $end
$scope begin genblk1[32] $end
$upscope $end
$scope begin genblk1[33] $end
$upscope $end
$scope begin genblk1[34] $end
$upscope $end
$scope begin genblk1[35] $end
$upscope $end
$scope begin genblk1[36] $end
$upscope $end
$scope begin genblk1[37] $end
$upscope $end
$scope begin genblk1[38] $end
$upscope $end
$scope begin genblk1[39] $end
$upscope $end
$scope begin genblk1[40] $end
$upscope $end
$scope begin genblk1[41] $end
$upscope $end
$scope begin genblk1[42] $end
$upscope $end
$scope begin genblk1[43] $end
$upscope $end
$scope begin genblk1[44] $end
$upscope $end
$scope begin genblk1[45] $end
$upscope $end
$scope begin genblk1[46] $end
$upscope $end
$scope begin genblk1[47] $end
$upscope $end
$scope begin genblk1[48] $end
$upscope $end
$scope begin genblk1[49] $end
$upscope $end
$scope begin genblk1[50] $end
$upscope $end
$scope begin genblk1[51] $end
$upscope $end
$scope begin genblk1[52] $end
$upscope $end
$scope begin genblk1[53] $end
$upscope $end
$scope begin genblk1[54] $end
$upscope $end
$scope begin genblk1[55] $end
$upscope $end
$scope begin genblk1[56] $end
$upscope $end
$scope begin genblk1[57] $end
$upscope $end
$scope begin genblk1[58] $end
$upscope $end
$scope begin genblk1[59] $end
$upscope $end
$scope begin genblk1[60] $end
$upscope $end
$scope begin genblk1[61] $end
$upscope $end
$scope begin genblk1[62] $end
$upscope $end
$scope begin genblk1[63] $end
$upscope $end
$scope begin genblk2[0] $end
$scope module A11 $end
$var wire 1 k a $end
$var wire 1 l b $end
$var wire 1 m c_in $end
$var wire 1 n c_out $end
$var wire 1 o sum $end
$var wire 1 p w1 $end
$var wire 1 q w2 $end
$var wire 1 r w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[1] $end
$scope module A11 $end
$var wire 1 s a $end
$var wire 1 t b $end
$var wire 1 u c_in $end
$var wire 1 v c_out $end
$var wire 1 w sum $end
$var wire 1 x w1 $end
$var wire 1 y w2 $end
$var wire 1 z w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[2] $end
$scope module A11 $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 } c_in $end
$var wire 1 ~ c_out $end
$var wire 1 !" sum $end
$var wire 1 "" w1 $end
$var wire 1 #" w2 $end
$var wire 1 $" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[3] $end
$scope module A11 $end
$var wire 1 %" a $end
$var wire 1 &" b $end
$var wire 1 '" c_in $end
$var wire 1 (" c_out $end
$var wire 1 )" sum $end
$var wire 1 *" w1 $end
$var wire 1 +" w2 $end
$var wire 1 ," w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[4] $end
$scope module A11 $end
$var wire 1 -" a $end
$var wire 1 ." b $end
$var wire 1 /" c_in $end
$var wire 1 0" c_out $end
$var wire 1 1" sum $end
$var wire 1 2" w1 $end
$var wire 1 3" w2 $end
$var wire 1 4" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[5] $end
$scope module A11 $end
$var wire 1 5" a $end
$var wire 1 6" b $end
$var wire 1 7" c_in $end
$var wire 1 8" c_out $end
$var wire 1 9" sum $end
$var wire 1 :" w1 $end
$var wire 1 ;" w2 $end
$var wire 1 <" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[6] $end
$scope module A11 $end
$var wire 1 =" a $end
$var wire 1 >" b $end
$var wire 1 ?" c_in $end
$var wire 1 @" c_out $end
$var wire 1 A" sum $end
$var wire 1 B" w1 $end
$var wire 1 C" w2 $end
$var wire 1 D" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[7] $end
$scope module A11 $end
$var wire 1 E" a $end
$var wire 1 F" b $end
$var wire 1 G" c_in $end
$var wire 1 H" c_out $end
$var wire 1 I" sum $end
$var wire 1 J" w1 $end
$var wire 1 K" w2 $end
$var wire 1 L" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[8] $end
$scope module A11 $end
$var wire 1 M" a $end
$var wire 1 N" b $end
$var wire 1 O" c_in $end
$var wire 1 P" c_out $end
$var wire 1 Q" sum $end
$var wire 1 R" w1 $end
$var wire 1 S" w2 $end
$var wire 1 T" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[9] $end
$scope module A11 $end
$var wire 1 U" a $end
$var wire 1 V" b $end
$var wire 1 W" c_in $end
$var wire 1 X" c_out $end
$var wire 1 Y" sum $end
$var wire 1 Z" w1 $end
$var wire 1 [" w2 $end
$var wire 1 \" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[10] $end
$scope module A11 $end
$var wire 1 ]" a $end
$var wire 1 ^" b $end
$var wire 1 _" c_in $end
$var wire 1 `" c_out $end
$var wire 1 a" sum $end
$var wire 1 b" w1 $end
$var wire 1 c" w2 $end
$var wire 1 d" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[11] $end
$scope module A11 $end
$var wire 1 e" a $end
$var wire 1 f" b $end
$var wire 1 g" c_in $end
$var wire 1 h" c_out $end
$var wire 1 i" sum $end
$var wire 1 j" w1 $end
$var wire 1 k" w2 $end
$var wire 1 l" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[12] $end
$scope module A11 $end
$var wire 1 m" a $end
$var wire 1 n" b $end
$var wire 1 o" c_in $end
$var wire 1 p" c_out $end
$var wire 1 q" sum $end
$var wire 1 r" w1 $end
$var wire 1 s" w2 $end
$var wire 1 t" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[13] $end
$scope module A11 $end
$var wire 1 u" a $end
$var wire 1 v" b $end
$var wire 1 w" c_in $end
$var wire 1 x" c_out $end
$var wire 1 y" sum $end
$var wire 1 z" w1 $end
$var wire 1 {" w2 $end
$var wire 1 |" w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[14] $end
$scope module A11 $end
$var wire 1 }" a $end
$var wire 1 ~" b $end
$var wire 1 !# c_in $end
$var wire 1 "# c_out $end
$var wire 1 ## sum $end
$var wire 1 $# w1 $end
$var wire 1 %# w2 $end
$var wire 1 &# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[15] $end
$scope module A11 $end
$var wire 1 '# a $end
$var wire 1 (# b $end
$var wire 1 )# c_in $end
$var wire 1 *# c_out $end
$var wire 1 +# sum $end
$var wire 1 ,# w1 $end
$var wire 1 -# w2 $end
$var wire 1 .# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[16] $end
$scope module A11 $end
$var wire 1 /# a $end
$var wire 1 0# b $end
$var wire 1 1# c_in $end
$var wire 1 2# c_out $end
$var wire 1 3# sum $end
$var wire 1 4# w1 $end
$var wire 1 5# w2 $end
$var wire 1 6# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[17] $end
$scope module A11 $end
$var wire 1 7# a $end
$var wire 1 8# b $end
$var wire 1 9# c_in $end
$var wire 1 :# c_out $end
$var wire 1 ;# sum $end
$var wire 1 <# w1 $end
$var wire 1 =# w2 $end
$var wire 1 ># w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[18] $end
$scope module A11 $end
$var wire 1 ?# a $end
$var wire 1 @# b $end
$var wire 1 A# c_in $end
$var wire 1 B# c_out $end
$var wire 1 C# sum $end
$var wire 1 D# w1 $end
$var wire 1 E# w2 $end
$var wire 1 F# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[19] $end
$scope module A11 $end
$var wire 1 G# a $end
$var wire 1 H# b $end
$var wire 1 I# c_in $end
$var wire 1 J# c_out $end
$var wire 1 K# sum $end
$var wire 1 L# w1 $end
$var wire 1 M# w2 $end
$var wire 1 N# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[20] $end
$scope module A11 $end
$var wire 1 O# a $end
$var wire 1 P# b $end
$var wire 1 Q# c_in $end
$var wire 1 R# c_out $end
$var wire 1 S# sum $end
$var wire 1 T# w1 $end
$var wire 1 U# w2 $end
$var wire 1 V# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[21] $end
$scope module A11 $end
$var wire 1 W# a $end
$var wire 1 X# b $end
$var wire 1 Y# c_in $end
$var wire 1 Z# c_out $end
$var wire 1 [# sum $end
$var wire 1 \# w1 $end
$var wire 1 ]# w2 $end
$var wire 1 ^# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[22] $end
$scope module A11 $end
$var wire 1 _# a $end
$var wire 1 `# b $end
$var wire 1 a# c_in $end
$var wire 1 b# c_out $end
$var wire 1 c# sum $end
$var wire 1 d# w1 $end
$var wire 1 e# w2 $end
$var wire 1 f# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[23] $end
$scope module A11 $end
$var wire 1 g# a $end
$var wire 1 h# b $end
$var wire 1 i# c_in $end
$var wire 1 j# c_out $end
$var wire 1 k# sum $end
$var wire 1 l# w1 $end
$var wire 1 m# w2 $end
$var wire 1 n# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[24] $end
$scope module A11 $end
$var wire 1 o# a $end
$var wire 1 p# b $end
$var wire 1 q# c_in $end
$var wire 1 r# c_out $end
$var wire 1 s# sum $end
$var wire 1 t# w1 $end
$var wire 1 u# w2 $end
$var wire 1 v# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[25] $end
$scope module A11 $end
$var wire 1 w# a $end
$var wire 1 x# b $end
$var wire 1 y# c_in $end
$var wire 1 z# c_out $end
$var wire 1 {# sum $end
$var wire 1 |# w1 $end
$var wire 1 }# w2 $end
$var wire 1 ~# w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[26] $end
$scope module A11 $end
$var wire 1 !$ a $end
$var wire 1 "$ b $end
$var wire 1 #$ c_in $end
$var wire 1 $$ c_out $end
$var wire 1 %$ sum $end
$var wire 1 &$ w1 $end
$var wire 1 '$ w2 $end
$var wire 1 ($ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[27] $end
$scope module A11 $end
$var wire 1 )$ a $end
$var wire 1 *$ b $end
$var wire 1 +$ c_in $end
$var wire 1 ,$ c_out $end
$var wire 1 -$ sum $end
$var wire 1 .$ w1 $end
$var wire 1 /$ w2 $end
$var wire 1 0$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[28] $end
$scope module A11 $end
$var wire 1 1$ a $end
$var wire 1 2$ b $end
$var wire 1 3$ c_in $end
$var wire 1 4$ c_out $end
$var wire 1 5$ sum $end
$var wire 1 6$ w1 $end
$var wire 1 7$ w2 $end
$var wire 1 8$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[29] $end
$scope module A11 $end
$var wire 1 9$ a $end
$var wire 1 :$ b $end
$var wire 1 ;$ c_in $end
$var wire 1 <$ c_out $end
$var wire 1 =$ sum $end
$var wire 1 >$ w1 $end
$var wire 1 ?$ w2 $end
$var wire 1 @$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[30] $end
$scope module A11 $end
$var wire 1 A$ a $end
$var wire 1 B$ b $end
$var wire 1 C$ c_in $end
$var wire 1 D$ c_out $end
$var wire 1 E$ sum $end
$var wire 1 F$ w1 $end
$var wire 1 G$ w2 $end
$var wire 1 H$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[31] $end
$scope module A11 $end
$var wire 1 I$ a $end
$var wire 1 J$ b $end
$var wire 1 K$ c_in $end
$var wire 1 L$ c_out $end
$var wire 1 M$ sum $end
$var wire 1 N$ w1 $end
$var wire 1 O$ w2 $end
$var wire 1 P$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[32] $end
$scope module A11 $end
$var wire 1 Q$ a $end
$var wire 1 R$ b $end
$var wire 1 S$ c_in $end
$var wire 1 T$ c_out $end
$var wire 1 U$ sum $end
$var wire 1 V$ w1 $end
$var wire 1 W$ w2 $end
$var wire 1 X$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[33] $end
$scope module A11 $end
$var wire 1 Y$ a $end
$var wire 1 Z$ b $end
$var wire 1 [$ c_in $end
$var wire 1 \$ c_out $end
$var wire 1 ]$ sum $end
$var wire 1 ^$ w1 $end
$var wire 1 _$ w2 $end
$var wire 1 `$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[34] $end
$scope module A11 $end
$var wire 1 a$ a $end
$var wire 1 b$ b $end
$var wire 1 c$ c_in $end
$var wire 1 d$ c_out $end
$var wire 1 e$ sum $end
$var wire 1 f$ w1 $end
$var wire 1 g$ w2 $end
$var wire 1 h$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[35] $end
$scope module A11 $end
$var wire 1 i$ a $end
$var wire 1 j$ b $end
$var wire 1 k$ c_in $end
$var wire 1 l$ c_out $end
$var wire 1 m$ sum $end
$var wire 1 n$ w1 $end
$var wire 1 o$ w2 $end
$var wire 1 p$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[36] $end
$scope module A11 $end
$var wire 1 q$ a $end
$var wire 1 r$ b $end
$var wire 1 s$ c_in $end
$var wire 1 t$ c_out $end
$var wire 1 u$ sum $end
$var wire 1 v$ w1 $end
$var wire 1 w$ w2 $end
$var wire 1 x$ w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[37] $end
$scope module A11 $end
$var wire 1 y$ a $end
$var wire 1 z$ b $end
$var wire 1 {$ c_in $end
$var wire 1 |$ c_out $end
$var wire 1 }$ sum $end
$var wire 1 ~$ w1 $end
$var wire 1 !% w2 $end
$var wire 1 "% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[38] $end
$scope module A11 $end
$var wire 1 #% a $end
$var wire 1 $% b $end
$var wire 1 %% c_in $end
$var wire 1 &% c_out $end
$var wire 1 '% sum $end
$var wire 1 (% w1 $end
$var wire 1 )% w2 $end
$var wire 1 *% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[39] $end
$scope module A11 $end
$var wire 1 +% a $end
$var wire 1 ,% b $end
$var wire 1 -% c_in $end
$var wire 1 .% c_out $end
$var wire 1 /% sum $end
$var wire 1 0% w1 $end
$var wire 1 1% w2 $end
$var wire 1 2% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[40] $end
$scope module A11 $end
$var wire 1 3% a $end
$var wire 1 4% b $end
$var wire 1 5% c_in $end
$var wire 1 6% c_out $end
$var wire 1 7% sum $end
$var wire 1 8% w1 $end
$var wire 1 9% w2 $end
$var wire 1 :% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[41] $end
$scope module A11 $end
$var wire 1 ;% a $end
$var wire 1 <% b $end
$var wire 1 =% c_in $end
$var wire 1 >% c_out $end
$var wire 1 ?% sum $end
$var wire 1 @% w1 $end
$var wire 1 A% w2 $end
$var wire 1 B% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[42] $end
$scope module A11 $end
$var wire 1 C% a $end
$var wire 1 D% b $end
$var wire 1 E% c_in $end
$var wire 1 F% c_out $end
$var wire 1 G% sum $end
$var wire 1 H% w1 $end
$var wire 1 I% w2 $end
$var wire 1 J% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[43] $end
$scope module A11 $end
$var wire 1 K% a $end
$var wire 1 L% b $end
$var wire 1 M% c_in $end
$var wire 1 N% c_out $end
$var wire 1 O% sum $end
$var wire 1 P% w1 $end
$var wire 1 Q% w2 $end
$var wire 1 R% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[44] $end
$scope module A11 $end
$var wire 1 S% a $end
$var wire 1 T% b $end
$var wire 1 U% c_in $end
$var wire 1 V% c_out $end
$var wire 1 W% sum $end
$var wire 1 X% w1 $end
$var wire 1 Y% w2 $end
$var wire 1 Z% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[45] $end
$scope module A11 $end
$var wire 1 [% a $end
$var wire 1 \% b $end
$var wire 1 ]% c_in $end
$var wire 1 ^% c_out $end
$var wire 1 _% sum $end
$var wire 1 `% w1 $end
$var wire 1 a% w2 $end
$var wire 1 b% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[46] $end
$scope module A11 $end
$var wire 1 c% a $end
$var wire 1 d% b $end
$var wire 1 e% c_in $end
$var wire 1 f% c_out $end
$var wire 1 g% sum $end
$var wire 1 h% w1 $end
$var wire 1 i% w2 $end
$var wire 1 j% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[47] $end
$scope module A11 $end
$var wire 1 k% a $end
$var wire 1 l% b $end
$var wire 1 m% c_in $end
$var wire 1 n% c_out $end
$var wire 1 o% sum $end
$var wire 1 p% w1 $end
$var wire 1 q% w2 $end
$var wire 1 r% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[48] $end
$scope module A11 $end
$var wire 1 s% a $end
$var wire 1 t% b $end
$var wire 1 u% c_in $end
$var wire 1 v% c_out $end
$var wire 1 w% sum $end
$var wire 1 x% w1 $end
$var wire 1 y% w2 $end
$var wire 1 z% w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[49] $end
$scope module A11 $end
$var wire 1 {% a $end
$var wire 1 |% b $end
$var wire 1 }% c_in $end
$var wire 1 ~% c_out $end
$var wire 1 !& sum $end
$var wire 1 "& w1 $end
$var wire 1 #& w2 $end
$var wire 1 $& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[50] $end
$scope module A11 $end
$var wire 1 %& a $end
$var wire 1 && b $end
$var wire 1 '& c_in $end
$var wire 1 (& c_out $end
$var wire 1 )& sum $end
$var wire 1 *& w1 $end
$var wire 1 +& w2 $end
$var wire 1 ,& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[51] $end
$scope module A11 $end
$var wire 1 -& a $end
$var wire 1 .& b $end
$var wire 1 /& c_in $end
$var wire 1 0& c_out $end
$var wire 1 1& sum $end
$var wire 1 2& w1 $end
$var wire 1 3& w2 $end
$var wire 1 4& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[52] $end
$scope module A11 $end
$var wire 1 5& a $end
$var wire 1 6& b $end
$var wire 1 7& c_in $end
$var wire 1 8& c_out $end
$var wire 1 9& sum $end
$var wire 1 :& w1 $end
$var wire 1 ;& w2 $end
$var wire 1 <& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[53] $end
$scope module A11 $end
$var wire 1 =& a $end
$var wire 1 >& b $end
$var wire 1 ?& c_in $end
$var wire 1 @& c_out $end
$var wire 1 A& sum $end
$var wire 1 B& w1 $end
$var wire 1 C& w2 $end
$var wire 1 D& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[54] $end
$scope module A11 $end
$var wire 1 E& a $end
$var wire 1 F& b $end
$var wire 1 G& c_in $end
$var wire 1 H& c_out $end
$var wire 1 I& sum $end
$var wire 1 J& w1 $end
$var wire 1 K& w2 $end
$var wire 1 L& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[55] $end
$scope module A11 $end
$var wire 1 M& a $end
$var wire 1 N& b $end
$var wire 1 O& c_in $end
$var wire 1 P& c_out $end
$var wire 1 Q& sum $end
$var wire 1 R& w1 $end
$var wire 1 S& w2 $end
$var wire 1 T& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[56] $end
$scope module A11 $end
$var wire 1 U& a $end
$var wire 1 V& b $end
$var wire 1 W& c_in $end
$var wire 1 X& c_out $end
$var wire 1 Y& sum $end
$var wire 1 Z& w1 $end
$var wire 1 [& w2 $end
$var wire 1 \& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[57] $end
$scope module A11 $end
$var wire 1 ]& a $end
$var wire 1 ^& b $end
$var wire 1 _& c_in $end
$var wire 1 `& c_out $end
$var wire 1 a& sum $end
$var wire 1 b& w1 $end
$var wire 1 c& w2 $end
$var wire 1 d& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[58] $end
$scope module A11 $end
$var wire 1 e& a $end
$var wire 1 f& b $end
$var wire 1 g& c_in $end
$var wire 1 h& c_out $end
$var wire 1 i& sum $end
$var wire 1 j& w1 $end
$var wire 1 k& w2 $end
$var wire 1 l& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[59] $end
$scope module A11 $end
$var wire 1 m& a $end
$var wire 1 n& b $end
$var wire 1 o& c_in $end
$var wire 1 p& c_out $end
$var wire 1 q& sum $end
$var wire 1 r& w1 $end
$var wire 1 s& w2 $end
$var wire 1 t& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[60] $end
$scope module A11 $end
$var wire 1 u& a $end
$var wire 1 v& b $end
$var wire 1 w& c_in $end
$var wire 1 x& c_out $end
$var wire 1 y& sum $end
$var wire 1 z& w1 $end
$var wire 1 {& w2 $end
$var wire 1 |& w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[61] $end
$scope module A11 $end
$var wire 1 }& a $end
$var wire 1 ~& b $end
$var wire 1 !' c_in $end
$var wire 1 "' c_out $end
$var wire 1 #' sum $end
$var wire 1 $' w1 $end
$var wire 1 %' w2 $end
$var wire 1 &' w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[62] $end
$scope module A11 $end
$var wire 1 '' a $end
$var wire 1 (' b $end
$var wire 1 )' c_in $end
$var wire 1 *' c_out $end
$var wire 1 +' sum $end
$var wire 1 ,' w1 $end
$var wire 1 -' w2 $end
$var wire 1 .' w3 $end
$upscope $end
$upscope $end
$scope begin genblk2[63] $end
$scope module A11 $end
$var wire 1 /' a $end
$var wire 1 0' b $end
$var wire 1 1' c_in $end
$var wire 1 2' c_out $end
$var wire 1 3' sum $end
$var wire 1 4' w1 $end
$var wire 1 5' w2 $end
$var wire 1 6' w3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module and64 $end
$var wire 64 7' a [63:0] $end
$var wire 64 8' b [63:0] $end
$var wire 64 9' c [63:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$scope begin genblk1[15] $end
$upscope $end
$scope begin genblk1[16] $end
$upscope $end
$scope begin genblk1[17] $end
$upscope $end
$scope begin genblk1[18] $end
$upscope $end
$scope begin genblk1[19] $end
$upscope $end
$scope begin genblk1[20] $end
$upscope $end
$scope begin genblk1[21] $end
$upscope $end
$scope begin genblk1[22] $end
$upscope $end
$scope begin genblk1[23] $end
$upscope $end
$scope begin genblk1[24] $end
$upscope $end
$scope begin genblk1[25] $end
$upscope $end
$scope begin genblk1[26] $end
$upscope $end
$scope begin genblk1[27] $end
$upscope $end
$scope begin genblk1[28] $end
$upscope $end
$scope begin genblk1[29] $end
$upscope $end
$scope begin genblk1[30] $end
$upscope $end
$scope begin genblk1[31] $end
$upscope $end
$scope begin genblk1[32] $end
$upscope $end
$scope begin genblk1[33] $end
$upscope $end
$scope begin genblk1[34] $end
$upscope $end
$scope begin genblk1[35] $end
$upscope $end
$scope begin genblk1[36] $end
$upscope $end
$scope begin genblk1[37] $end
$upscope $end
$scope begin genblk1[38] $end
$upscope $end
$scope begin genblk1[39] $end
$upscope $end
$scope begin genblk1[40] $end
$upscope $end
$scope begin genblk1[41] $end
$upscope $end
$scope begin genblk1[42] $end
$upscope $end
$scope begin genblk1[43] $end
$upscope $end
$scope begin genblk1[44] $end
$upscope $end
$scope begin genblk1[45] $end
$upscope $end
$scope begin genblk1[46] $end
$upscope $end
$scope begin genblk1[47] $end
$upscope $end
$scope begin genblk1[48] $end
$upscope $end
$scope begin genblk1[49] $end
$upscope $end
$scope begin genblk1[50] $end
$upscope $end
$scope begin genblk1[51] $end
$upscope $end
$scope begin genblk1[52] $end
$upscope $end
$scope begin genblk1[53] $end
$upscope $end
$scope begin genblk1[54] $end
$upscope $end
$scope begin genblk1[55] $end
$upscope $end
$scope begin genblk1[56] $end
$upscope $end
$scope begin genblk1[57] $end
$upscope $end
$scope begin genblk1[58] $end
$upscope $end
$scope begin genblk1[59] $end
$upscope $end
$scope begin genblk1[60] $end
$upscope $end
$scope begin genblk1[61] $end
$upscope $end
$scope begin genblk1[62] $end
$upscope $end
$scope begin genblk1[63] $end
$upscope $end
$upscope $end
$scope module xor64 $end
$var wire 64 :' a [63:0] $end
$var wire 64 ;' b [63:0] $end
$var wire 64 <' c [63:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$scope begin genblk1[15] $end
$upscope $end
$scope begin genblk1[16] $end
$upscope $end
$scope begin genblk1[17] $end
$upscope $end
$scope begin genblk1[18] $end
$upscope $end
$scope begin genblk1[19] $end
$upscope $end
$scope begin genblk1[20] $end
$upscope $end
$scope begin genblk1[21] $end
$upscope $end
$scope begin genblk1[22] $end
$upscope $end
$scope begin genblk1[23] $end
$upscope $end
$scope begin genblk1[24] $end
$upscope $end
$scope begin genblk1[25] $end
$upscope $end
$scope begin genblk1[26] $end
$upscope $end
$scope begin genblk1[27] $end
$upscope $end
$scope begin genblk1[28] $end
$upscope $end
$scope begin genblk1[29] $end
$upscope $end
$scope begin genblk1[30] $end
$upscope $end
$scope begin genblk1[31] $end
$upscope $end
$scope begin genblk1[32] $end
$upscope $end
$scope begin genblk1[33] $end
$upscope $end
$scope begin genblk1[34] $end
$upscope $end
$scope begin genblk1[35] $end
$upscope $end
$scope begin genblk1[36] $end
$upscope $end
$scope begin genblk1[37] $end
$upscope $end
$scope begin genblk1[38] $end
$upscope $end
$scope begin genblk1[39] $end
$upscope $end
$scope begin genblk1[40] $end
$upscope $end
$scope begin genblk1[41] $end
$upscope $end
$scope begin genblk1[42] $end
$upscope $end
$scope begin genblk1[43] $end
$upscope $end
$scope begin genblk1[44] $end
$upscope $end
$scope begin genblk1[45] $end
$upscope $end
$scope begin genblk1[46] $end
$upscope $end
$scope begin genblk1[47] $end
$upscope $end
$scope begin genblk1[48] $end
$upscope $end
$scope begin genblk1[49] $end
$upscope $end
$scope begin genblk1[50] $end
$upscope $end
$scope begin genblk1[51] $end
$upscope $end
$scope begin genblk1[52] $end
$upscope $end
$scope begin genblk1[53] $end
$upscope $end
$scope begin genblk1[54] $end
$upscope $end
$scope begin genblk1[55] $end
$upscope $end
$scope begin genblk1[56] $end
$upscope $end
$scope begin genblk1[57] $end
$upscope $end
$scope begin genblk1[58] $end
$upscope $end
$scope begin genblk1[59] $end
$upscope $end
$scope begin genblk1[60] $end
$upscope $end
$scope begin genblk1[61] $end
$upscope $end
$scope begin genblk1[62] $end
$upscope $end
$scope begin genblk1[63] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module F1 $end
$var wire 64 =' PC [63:0] $end
$var wire 1 6 clk $end
$var wire 1 >' updated_PC $end
$var reg 1 / halt $end
$var reg 4 ?' icode [3:0] $end
$var reg 4 @' ifun [3:0] $end
$var reg 1 , memory_error $end
$var reg 4 A' rA [3:0] $end
$var reg 4 B' rB [3:0] $end
$var reg 8 C' reg_AB [0:7] $end
$var reg 64 D' valC [63:0] $end
$var reg 64 E' valP [63:0] $end
$upscope $end
$scope module M1 $end
$var wire 1 6 clk $end
$var wire 4 F' icode [3:0] $end
$var wire 64 G' valA [63:0] $end
$var wire 64 H' valB [63:0] $end
$var wire 64 I' valE [63:0] $end
$var wire 64 J' valP [63:0] $end
$var reg 64 K' valM [63:0] $end
$upscope $end
$scope module P1 $end
$var wire 1 6 clk $end
$var wire 1 0 cnd $end
$var wire 4 L' icode [3:0] $end
$var wire 64 M' valC [63:0] $end
$var wire 64 N' valM [63:0] $end
$var wire 64 O' valP [63:0] $end
$var reg 64 P' PC_new [63:0] $end
$upscope $end
$scope module w1 $end
$var wire 1 6 clk $end
$var wire 4 Q' icode [3:0] $end
$var wire 4 R' rA [3:0] $end
$var wire 4 S' rB [3:0] $end
$var wire 64 T' valE [63:0] $end
$var wire 64 U' valM [63:0] $end
$var reg 64 V' reg_file0 [63:0] $end
$var reg 64 W' reg_file1 [63:0] $end
$var reg 64 X' reg_file10 [63:0] $end
$var reg 64 Y' reg_file11 [63:0] $end
$var reg 64 Z' reg_file12 [63:0] $end
$var reg 64 [' reg_file13 [63:0] $end
$var reg 64 \' reg_file14 [63:0] $end
$var reg 64 ]' reg_file2 [63:0] $end
$var reg 64 ^' reg_file3 [63:0] $end
$var reg 64 _' reg_file4 [63:0] $end
$var reg 64 `' reg_file5 [63:0] $end
$var reg 64 a' reg_file6 [63:0] $end
$var reg 64 b' reg_file7 [63:0] $end
$var reg 64 c' reg_file8 [63:0] $end
$var reg 64 d' reg_file9 [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 d'
b0 c'
b0 b'
b0 a'
b0 `'
b0 _'
b0 ^'
b0 ]'
b0 \'
b0 ['
b0 Z'
b0 Y'
b0 X'
b0 W'
b0 V'
bx U'
bx T'
bx S'
bx R'
b1 Q'
b1 P'
b1 O'
bx N'
bx M'
b1 L'
bx K'
b1 J'
bx I'
bx H'
bx G'
b1 F'
b1 E'
bx D'
bx C'
bx B'
bx A'
b0 @'
b1 ?'
1>'
b0 ='
bx <'
bx ;'
bx :'
bx 9'
bx 8'
bx 7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
xi&
xh&
xg&
xf&
xe&
xd&
xc&
xb&
xa&
x`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
bx j
bx i
bx h
xg
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
x\
bx [
xZ
xY
bx X
xW
xV
bx U
xT
bx S
bx R
b1 Q
b0 P
bx O
xN
bx M
bx L
bx K
bx J
bx I
b1 H
bx G
bx F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
16
b0 5
x4
b1 3
x2
x1
00
0/
b1 .
b0 -
0,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
b1 $
b0 #
b0 "
b0 !
$end
#5
06
#10
0r
0m
bx 8
bx0 i
0g
bx W'
b0 X
b0 _
b11 3
b11 P'
b11 $
b11 E'
b11 J'
b11 O'
b1 *
b1 F
b1 B'
b1 S'
b0 +
b0 G
b0 A'
b0 R'
b1 C'
b110 .
b110 H
b110 Q
b110 ?'
b110 F'
b110 L'
b110 Q'
b1 5
b1 ='
16
