
---------- Begin Simulation Statistics ----------
final_tick                               70892813318000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792508                       # Number of bytes of host memory used
host_op_rate                                   127703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   125.51                       # Real time elapsed on the host
host_tick_rate                               20747233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002604                       # Number of seconds simulated
sim_ticks                                  2604041750                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              869                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 869                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   191                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3155                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       613060                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20209                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       859016                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       496437                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       613060                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       116623                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          941224                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40421                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2828                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14095377                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7121014                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20236                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1269299                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1229869                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5033389                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.184407                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.132614                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       783612     15.57%     15.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1870623     37.16%     52.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       422167      8.39%     61.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       189721      3.77%     64.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       142440      2.83%     67.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       162435      3.23%     70.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       143732      2.86%     73.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49360      0.98%     74.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1269299     25.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5033389                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.520806                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.520806                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2294092                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17605145                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           562186                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1536855                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20459                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        784932                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3694631                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    80                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411343                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   104                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              941224                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            852206                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4311801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3871                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10946027                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40918                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180724                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       866079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       536858                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.101746                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5198530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.432028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.554133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2392305     46.02%     46.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135679      2.61%     48.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106629      2.05%     50.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           150687      2.90%     53.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181584      3.49%     57.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           330668      6.36%     63.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           175781      3.38%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           195436      3.76%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1529761     29.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5198530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2736678                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1363511                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33989                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           778488                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.217037                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100608                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411343                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          145143                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3721660                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          547                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1428108                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17258269                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3689265                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33777                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16754532                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             65                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         30347                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20459                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         31161                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          186                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       382704                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       112071                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        29009                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          257                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26913512                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16737394                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498170                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13407497                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.213746                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16744429                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29024835                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13081985                       # number of integer regfile writes
system.switch_cpus.ipc                       1.920100                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.920100                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100073      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10391146     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85933      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34621      0.21%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342083      2.04%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128826      0.77%     66.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       160144      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63513      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138445      0.82%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           43      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175680      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23075      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12914      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3418949     20.37%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1412980      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278325      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          418      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16788310                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1580705                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3139102                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1540927                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1889796                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              190910                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011372                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          113503     59.45%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            147      0.08%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3402      1.78%     61.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            29      0.02%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3333      1.75%     63.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9869      5.17%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          53581     28.07%     96.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           844      0.44%     96.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6199      3.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15298442                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35902558                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15196467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16598580                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17258250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16788310                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           19                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1229854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75601                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1754063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5198530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.229434                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.232191                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       676574     13.01%     13.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       602950     11.60%     24.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       882062     16.97%     41.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       823457     15.84%     57.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       741420     14.26%     71.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       610002     11.73%     83.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       356133      6.85%     90.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       249079      4.79%     95.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       256853      4.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5198530                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.223523                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              852234                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       399712                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       351575                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3721660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1428108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6727318                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5208063                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          198018                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         128256                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           875003                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         514019                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2181                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54915475                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17489539                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22461821                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1998882                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1200163                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20459                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2106162                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1737177                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3002998                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30034155                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4113360                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21022318                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34682235                       # The number of ROB writes
system.switch_cpus.timesIdled                     139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             78                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1236                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           52                       # Transaction distribution
system.membus.trans_dist::CleanEvict               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1852                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1236                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3088                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3088    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3088                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3909488                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16185999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2604041750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19660                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          215                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4926                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5562                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2920640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1372                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002869                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053489                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27107     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           45056500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38197500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            509997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          205                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23248                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23453                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          205                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23248                       # number of overall hits
system.l2.overall_hits::total                   23453                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          134                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2218                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2360                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          134                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2218                       # number of overall misses
system.l2.overall_misses::total                  2360                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    176062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        186996000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    176062000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       186996000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.395280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.087097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091427                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.395280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.087097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091427                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81597.014925                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79378.719567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79235.593220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81597.014925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79378.719567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79235.593220                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  52                       # number of writebacks
system.l2.writebacks::total                        52                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3080                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9594000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    153882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    163476000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     48154918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9594000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    153882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    211630918                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.395280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.087097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091117                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.395280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.087097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119320                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71597.014925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69378.719567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69505.102041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66146.865385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71597.014925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69378.719567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68711.337013                       # average overall mshr miss latency
system.l2.replacements                            139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          728                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            728                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     48154918                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     48154918                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66146.865385                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66146.865385                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        18058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18058                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    144037000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     144037000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.092927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.093019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77857.837838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77773.758099                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    125537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    125537000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.092927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.092918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67857.837838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67857.837838                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.395280                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.398827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81597.014925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80397.058824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9594000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.395280                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.392962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71597.014925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71597.014925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          368                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     32025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.066211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87024.456522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86088.709677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          368                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     28345000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28345000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.066211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77024.456522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77024.456522                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2522.101218                       # Cycle average of tags in use
system.l2.tags.total_refs                         375                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       139                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.697842                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.343333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   597.638986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    95.084831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1817.034080                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.145908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.023214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.443612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.615747                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           718                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2157                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.175293                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.548584                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    205004                       # Number of tag accesses
system.l2.tags.data_accesses                   205004                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        46592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       141952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             197632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           52                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 52                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             49154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            147463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     17892186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3293342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     54512183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75894328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        49154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3293342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3342496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1278013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1278013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1278013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            49154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           147463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     17892186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3293342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     54512183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77172342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001517340500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 18                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         52                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       52                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     35231024                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                92456024                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11543.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30293.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2411                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      16                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   52                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    305.192547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.247341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.299589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          181     28.11%     28.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          171     26.55%     54.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           99     15.37%     70.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70     10.87%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      5.28%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.17%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.40%     89.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      2.33%     92.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      7.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          644                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2918.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             19                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 195328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  197120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        75.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2531565000                       # Total gap between requests
system.mem_ctrls.avgGap                     808290.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        46592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       140160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 17892186.252390153706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3293341.975027857814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 53824021.830679170787                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 466966.399444248527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          134                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           52                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     25360014                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4080500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     63015510                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10240858500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34835.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30451.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28410.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 196939586.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1563660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8353800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              26100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        192300900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        837985920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1246351245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.621837                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2176799249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    340392501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3034500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13437480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              73080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        351184410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        704189760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1278821865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.091153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1827156749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    690035001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2604031750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       851820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           851833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       851820                       # number of overall hits
system.cpu.icache.overall_hits::total          851833                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          386                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            388                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          386                       # number of overall misses
system.cpu.icache.overall_misses::total           388                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15505500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15505500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15505500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15505500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       852206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       852221                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       852206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       852221                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000453                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000455                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000453                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000455                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40169.689119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39962.628866                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40169.689119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39962.628866                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu.icache.writebacks::total               215                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13610000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13610000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13610000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13610000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000398                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000398                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 40147.492625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40147.492625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 40147.492625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40147.492625                       # average overall mshr miss latency
system.cpu.icache.replacements                    215                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       851820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          851833                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          386                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           388                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15505500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15505500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       852206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       852221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000453                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40169.689119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39962.628866                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13610000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13610000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 40147.492625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40147.492625                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               215                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004317                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1704783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1704783                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4684539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4684540                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4684539                       # number of overall hits
system.cpu.dcache.overall_hits::total         4684540                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26388                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26394                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26388                       # number of overall misses
system.cpu.dcache.overall_misses::total         26394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    500197997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    500197997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    500197997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    500197997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4710927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4710934                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4710927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4710934                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18955.509967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18951.200917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18955.509967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18951.200917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2973                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.213333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19608                       # number of writebacks
system.cpu.dcache.writebacks::total             19608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          922                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          922                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25466                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    460485997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    460485997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    460485997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    460485997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18082.384238                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18082.384238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18082.384238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18082.384238                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24447                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    116170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    116170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3311860                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3311865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001956                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17946.856172                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17935.772734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          915                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5558                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     96470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     96470000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17356.962936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17356.962936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    384027997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    384027997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19283.354105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19281.417734                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    364015997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    364015997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18284.910438                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18284.910438                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892813318000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2279926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.259950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9447339                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9447339                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900506101000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796192                       # Number of bytes of host memory used
host_op_rate                                   164724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   389.53                       # Real time elapsed on the host
host_tick_rate                               19749033                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007693                       # Number of seconds simulated
sim_ticks                                  7692783000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1024                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1024                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    44                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1833691                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57910                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2617717                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1532737                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1833691                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       300954                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2860344                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          119455                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6028                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42341773                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21545164                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57910                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3871399                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4356245                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14793811                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.253801                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.146032                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2095935     14.17%     14.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5591497     37.80%     51.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1234023      8.34%     60.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       568427      3.84%     64.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       459053      3.10%     67.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       422499      2.86%     70.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       405445      2.74%     72.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       145533      0.98%     73.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3871399     26.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14793811                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.512852                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.512852                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6498963                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53741992                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1712878                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4730088                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67179                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2364655                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11304612                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   211                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4531163                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   307                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2860344                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2616807                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12656518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10928                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33286685                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          134358                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.185911                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2650066                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1652192                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.163501                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15373763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.560510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.560068                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6755693     43.94%     43.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           455893      2.97%     46.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           306672      1.99%     48.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           457594      2.98%     51.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           561209      3.65%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1005632      6.54%     62.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           506279      3.29%     65.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           612574      3.98%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4712217     30.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15373763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8429285                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4300479                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        98783                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2368294                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.325033                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15819115                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4531163                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          514412                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11381773                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4580192                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52649654                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11287952                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        97920                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51157522                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         80785                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67179                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         81110                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          496                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1161389                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          142                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       562545                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       366151                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        82817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81146180                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51004896                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500134                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40583991                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.315113                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51128177                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88340922                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39497512                       # number of integer regfile writes
system.switch_cpus.ipc                       1.949880                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.949880                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401743      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31439124     61.34%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259498      0.51%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103910      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1022952      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387005      0.76%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481808      0.94%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189483      0.37%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419393      0.82%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          137      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530508      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69533      0.14%     69.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38817      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10266331     20.03%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4329940      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1045175      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206966      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51255447                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5224489                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10318796                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5042880                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6454883                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              686021                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013384                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          342937     49.99%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            247      0.04%     50.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10313      1.50%     51.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            60      0.01%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            5      0.00%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6919      1.01%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30153      4.40%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         178770     26.06%     83.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33089      4.82%     87.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        74884     10.92%     98.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8644      1.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46315236                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108482068                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45962016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50709079                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52649476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51255447                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4513524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       230191                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5215282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15373763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.333956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.232957                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1784611     11.61%     11.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1716272     11.16%     22.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2606836     16.96%     39.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2468503     16.06%     55.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2208444     14.37%     70.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1900419     12.36%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1068428      6.95%     89.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       788445      5.13%     94.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       831805      5.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15373763                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.331398                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2616807                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1122258                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       901645                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11381773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4580192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20765801                       # number of misc regfile reads
system.switch_cpus.numCycles                 15385566                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          636621                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         390283                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2648945                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1268456                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7620                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166786281                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53322338                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67980845                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6120002                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3458554                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67179                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5901016                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5788517                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9213864                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91299637                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12501424                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63303137                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105566327                       # The number of ROB writes
system.switch_cpus.timesIdled                     249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            388                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1664                       # Transaction distribution
system.membus.trans_dist::CleanEvict              515                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1582                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1582                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  331200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3511                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13103491                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18314500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7692783000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          685                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14639                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           806                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9314368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9409792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4121                       # Total snoops (count)
system.tol2bus.snoopTraffic                    106496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84182     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    388      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146967000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119466000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1211495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          658                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        77187                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77845                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          658                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        77187                       # number of overall hits
system.l2.overall_hits::total                   77845                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          148                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2456                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2604                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          148                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2456                       # number of overall misses
system.l2.overall_misses::total                  2604                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    194332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        207799500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13467000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    194332500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       207799500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.183623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.030838                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032368                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.183623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.030838                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032368                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90993.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79125.610749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79800.115207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90993.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79125.610749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79800.115207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        24                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1664                       # number of writebacks
system.l2.writebacks::total                      1664                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3511                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    169772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    181759500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     59663295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    169772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    241422795                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.183623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.030838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.183623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.030838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80993.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69125.610749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69800.115207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 65780.920617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80993.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69125.610749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68761.832811                       # average overall mshr miss latency
system.l2.replacements                           2552                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65893                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65893                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          685                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              685                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          685                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          685                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            15                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          907                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            907                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     59663295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     59663295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 65780.920617                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 65780.920617                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        59868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59868                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1582                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    124423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     124423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.025745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78649.494311                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78649.494311                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    108603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    108603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.025745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68649.494311                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68649.494311                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13467000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13467000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.183623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.183623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90993.243243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90993.243243                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11987000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.183623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.183623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80993.243243                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80993.243243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     69909000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     69909000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.048040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048040                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79987.414188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79987.414188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     61169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     61169000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.048040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048040                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69987.414188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69987.414188                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3330.935237                       # Cycle average of tags in use
system.l2.tags.total_refs                      212492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6640                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.001807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.821116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.590352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.626671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   837.204528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    55.508924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2414.183647                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.204396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.589400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.813217                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1129                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          810                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.275635                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.722412                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    646787                       # Number of tag accesses
system.l2.tags.data_accesses                   646787                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7692783000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher        58048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       157184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             224704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       106496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          106496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher      7545774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1231284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     20432657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29209715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1231284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1231284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13843625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13843625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13843625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      7545774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1231284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     20432657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43053340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011799263250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           90                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           90                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10312                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1548                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3511                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1664                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3511                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              231                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     42946768                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               106959268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12579.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31329.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1375                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3511                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    398.362515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.783153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.535158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          204     25.15%     25.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          197     24.29%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           86     10.60%     60.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      6.91%     66.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      5.80%     72.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      4.44%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      3.08%     80.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      3.08%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          135     16.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           90                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.222222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.012409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.141379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              5      5.56%      5.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            56     62.22%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            14     15.56%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      3.33%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      2.22%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      4.44%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      1.11%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      1.11%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      1.11%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      1.11%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      1.11%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      1.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            90                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           90                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.155556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.080905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.688767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               20     22.22%     22.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.11%     23.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47     52.22%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      8.89%     84.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      3.33%     87.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      3.33%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      8.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            90                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 218496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  224704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               106496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        28.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7755313500                       # Total gap between requests
system.mem_ctrls.avgGap                    1498611.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        58048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         9472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       150976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       104576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 7545773.746640195139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1231283.918966647005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 19625667.330015677959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13594040.024266900495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     31251511                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5898250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     69809507                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 228128439500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34455.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39853.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28424.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 137096417.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1206810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10731420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3032820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     607264320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        386438340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2628606720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3639550950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.112390                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6829613000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    256880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    606290000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3520020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1870935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13644540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5496660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     607264320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        540158220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2499158400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3671113095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.215215                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6491505750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    256880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    944397250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10296814750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3467749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3467762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3467749                       # number of overall hits
system.cpu.icache.overall_hits::total         3467762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1264                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1264                       # number of overall misses
system.cpu.icache.overall_misses::total          1266                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     40146500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40146500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     40146500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40146500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3469013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3469028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3469013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3469028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31761.471519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31711.295419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31761.471519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31711.295419                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          900                       # number of writebacks
system.cpu.icache.writebacks::total               900                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1145                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1145                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1145                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1145                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     35246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     35246500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35246500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000330                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000330                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000330                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000330                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30782.969432                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30782.969432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30782.969432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30782.969432                       # average overall mshr miss latency
system.cpu.icache.replacements                    900                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3467749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3467762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1264                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1266                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     40146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40146500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3469013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3469028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31761.471519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31711.295419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1145                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     35246500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35246500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30782.969432                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30782.969432                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3468909                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1147                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3024.332171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000290                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6939203                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6939203                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18909966                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18909967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18957772                       # number of overall hits
system.cpu.dcache.overall_hits::total        18957773                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106653                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       110237                       # number of overall misses
system.cpu.dcache.overall_misses::total        110243                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1689662990                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1689662990                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1689662990                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1689662990                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19016613                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19016620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19068009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19068016                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005608                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005608                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005782                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15843.511679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15842.620367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15327.548736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15326.714531                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8650                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               803                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.772105                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85501                       # number of writebacks
system.cpu.dcache.writebacks::total             85501                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3610                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3610                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3610                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3610                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103037                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105109                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105109                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1525772991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1525772991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1591162491                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1591162491                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005418                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005418                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14808.010627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14808.010627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15138.213578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15138.213578                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104091                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13378210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13378211                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    397366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    397366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13403473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13403478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001885                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15729.188932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15726.698856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    315263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    315263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14542.322063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14542.322063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81384                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1292296490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1292296490                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15878.999435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15878.609220                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81358                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1210509991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1210509991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014494                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14878.807136                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14878.807136                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        47806                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         47806                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3590                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51396                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51396                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.069850                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.069850                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     65389500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     65389500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040314                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 31558.638996                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 31558.638996                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900506101000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.147612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19062888                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.352690                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.147223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38241147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38241147                       # Number of data accesses

---------- End Simulation Statistics   ----------
