{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1725941553688 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "stp1.stp " "Can't analyze file stp1.stp - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1725941559395 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559396 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559396 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "src/bootrom/bootrom_32.sv " "Can't analyze file src/bootrom/bootrom_32.sv - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1725941559406 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559407 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559407 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559407 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramPort.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramPort.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramPort.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramPort.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559409 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramDwc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramDwc.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559410 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/tb/unused/SimDTM.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/common/SimDTM.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/tb/unused/SimDTM.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/common/SimDTM.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559412 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/include/common_cells/assertions.svh /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/include/common_cells/assertions.svh " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/include/common_cells/assertions.svh\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/include/common_cells/assertions.svh\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rstgen_bypass.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rstgen_bypass.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/unread.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/unread.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/unread.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/unread.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_register.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_register.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sub_per_hash.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/sub_per_hash.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sub_per_hash.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/sub_per_hash.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cb_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cb_filter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cb_filter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cb_filter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lzc.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lzc.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lzc.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lzc.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_propagator.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_propagator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cb_filter_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cb_filter_pkg.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cb_filter_pkg.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cb_filter_pkg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/serial_deglitch.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/serial_deglitch.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/serial_deglitch.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/serial_deglitch.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/delta_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/delta_counter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/delta_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_arbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_arbiter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_omega_net.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_omega_net.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_omega_net.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_omega_net.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/counter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/counter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/shift_reg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/shift_reg.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/shift_reg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/max_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/max_counter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/max_counter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/max_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/plru_tree.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/plru_tree.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/plru_tree.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/plru_tree.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/onehot_to_bin.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/onehot_to_bin.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/onehot_to_bin.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/onehot_to_bin.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_encode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/ecc_encode.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_encode.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/ecc_encode.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_2phase.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_2phase.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_2phase.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/clk_div.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/clk_div.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/clk_div.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/clk_div.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_decode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/ecc_decode.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_decode.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/ecc_decode.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_fifo.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fifo.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_fifo.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_fifo_gray.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_fifo_gray.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/gray_to_binary.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/gray_to_binary.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/gray_to_binary.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/gray_to_binary.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fork_dynamic.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_fork_dynamic.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fork_dynamic.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_fork_dynamic.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator_tx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_propagator_tx.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator_tx.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_propagator_tx.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559413 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/ecc_pkg.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/ecc_pkg.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/ecc_pkg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_join.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_join.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_join.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_join.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_fifo_2phase.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_2phase.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cdc_fifo_2phase.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_2phase.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_delay.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_delay.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_delay.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_delay.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_filter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_filter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_filter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/sram.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/sram.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/sram.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/sram.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/fifo_v1.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/fifo_v1.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/pulp_sync_wedge.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/pulp_sync_wedge.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/pulp_sync_wedge.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/pulp_sync_wedge.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/rrarbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/rrarbiter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/rrarbiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/generic_fifo.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/generic_fifo.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/generic_fifo.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/generic_fifo.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/find_first_one.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/find_first_one.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/fifo_v2.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/fifo_v2.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/prioarbiter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/prioarbiter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/prioarbiter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/prioarbiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/generic_LFSR_8bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/generic_LFSR_8bit.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/generic_LFSR_8bit.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/generic_LFSR_8bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/clock_divider.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/clock_divider.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/clock_divider.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/clock_divider.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/clock_divider_counter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/clock_divider_counter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/clock_divider_counter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/clock_divider_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/pulp_sync.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/pulp_sync.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/pulp_sync.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/pulp_sync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/generic_fifo_adv.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/generic_fifo_adv.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/deprecated/generic_fifo_adv.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/generic_fifo_adv.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sync_wedge.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/sync_wedge.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sync_wedge.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/sync_wedge.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rstgen.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rstgen.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rstgen.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/binary_to_gray.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/binary_to_gray.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/binary_to_gray.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/binary_to_gray.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cf_math_pkg.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/cf_math_pkg.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr_16bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr_16bit.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr_16bit.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_intf.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_intf.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_intf.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_intf.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_demux.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_demux.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/addr_decode.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/addr_decode.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator_rx.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_propagator_rx.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_propagator_rx.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_propagator_rx.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_xbar.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_xbar.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_xbar.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_xbar.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/mv_filter.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/mv_filter.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/mv_filter.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/mv_filter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_detect.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_detect.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/edge_detect.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/edge_detect.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr_8bit.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/lfsr_8bit.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_to_mem.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_to_mem.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/exp_backoff.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/exp_backoff.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/popcount.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/popcount.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/popcount.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/popcount.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_arbiter_flushable.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_arbiter_flushable.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/fall_through_register.sv /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fall_through_register.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/fall_through_register.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fall_through_register.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1725941559414 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560083 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560083 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560086 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560086 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560088 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560088 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560091 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560091 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560093 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560093 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560096 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560096 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2348) " "Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2348 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560101 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2366) " "Verilog HDL warning at control_mvp.sv(2366): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2366 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560101 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "NbInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(19) " "Verilog HDL warning at cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 19 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560111 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "CoproInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(20) " "Verilog HDL warning at cvxif_instr_pkg.sv(20): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 20 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560111 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh cva6.sv(15) " "Verilog HDL info at cva6.sv(15): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560115 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv cva6.sv(15) " "Verilog HDL info at cva6.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560115 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6.sv(1608) " "Verilog HDL warning at cva6.sv(1608): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 1608 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560117 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(57) " "Verilog HDL warning at alu.sv(57): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 57 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(59) " "Verilog HDL warning at alu.sv(59): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 59 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(175) " "Verilog HDL warning at alu.sv(175): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 175 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(177) " "Verilog HDL warning at alu.sv(177): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 177 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560118 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_realign.sv(54) " "Verilog HDL warning at instr_realign.sv(54): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" 54 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560134 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(119) " "Verilog HDL warning at id_stage.sv(119): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 119 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560135 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(154) " "Verilog HDL warning at id_stage.sv(154): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 154 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560135 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(205) " "Verilog HDL warning at id_stage.sv(205): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 205 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560135 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(215) " "Verilog HDL warning at id_stage.sv(215): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 215 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560135 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(163) " "Verilog HDL warning at issue_read_operands.sv(163): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 163 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560136 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(267) " "Verilog HDL warning at issue_read_operands.sv(267): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 267 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560136 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(430) " "Verilog HDL warning at issue_read_operands.sv(430): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 430 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560136 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(605) " "Verilog HDL warning at issue_read_operands.sv(605): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 605 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560136 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(728) " "Verilog HDL warning at issue_read_operands.sv(728): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 728 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560136 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_stage.sv(159) " "Verilog HDL warning at issue_stage.sv(159): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" 159 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560137 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(60) " "Verilog HDL warning at multiplier.sv(60): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 60 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560140 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(77) " "Verilog HDL warning at multiplier.sv(77): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 77 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560140 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile_ff.sv(81) " "Verilog HDL warning at ariane_regfile_ff.sv(81): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv" 81 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560142 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(142) " "Verilog HDL warning at scoreboard.sv(142): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 142 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560142 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(451) " "Verilog HDL warning at scoreboard.sv(451): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 451 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560143 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh acc_dispatcher.sv(109) " "Verilog HDL info at acc_dispatcher.sv(109): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 109 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560146 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv acc_dispatcher.sv(109) " "Verilog HDL info at acc_dispatcher.sv(109): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 109 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560146 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(322) " "Verilog HDL warning at instr_queue.sv(322): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 322 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560150 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(431) " "Verilog HDL warning at instr_queue.sv(431): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 431 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560150 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(443) " "Verilog HDL warning at instr_queue.sv(443): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 443 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560150 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "frontend.sv(221) " "Verilog HDL warning at frontend.sv(221): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" 221 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560151 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "NR_BYPASS_PORTS miss_handler miss_handler.sv(72) " "Verilog HDL Parameter Declaration warning at miss_handler.sv(72): Parameter Declaration 'NR_BYPASS_PORTS' in module 'miss_handler' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" 72 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560161 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "std_nbdcache.sv(247) " "Verilog HDL warning at std_nbdcache.sv(247): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" 247 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560197 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560202 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560202 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560202 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560202 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560215 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560215 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_wrapper.sv(15) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(15): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560217 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv cva6_hpdcache_wrapper.sv(15) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560237 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "pmp.sv(51) " "Verilog HDL warning at pmp.sv(51): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" 51 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560238 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(184) " "Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 184 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560241 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(193) " "Verilog HDL warning at cva6_ptw.sv(193): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 193 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560241 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(122) " "Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 122 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560242 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(126) " "Verilog HDL warning at cva6_tlb.sv(126): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 126 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560243 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(140) " "Verilog HDL warning at cva6_tlb.sv(140): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 140 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560243 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(141) " "Verilog HDL warning at cva6_tlb.sv(141): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 141 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560243 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_shared_tlb.sv(200) " "Verilog HDL warning at cva6_shared_tlb.sv(200): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv" 200 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560244 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_rvfi.sv(164) " "Verilog HDL warning at cva6_rvfi.sv(164): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" 164 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560245 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_rvfi.sv(414) " "Verilog HDL warning at cva6_rvfi.sv(414): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" 414 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560247 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "axi_riscv_amos.sv(972) " "Verilog HDL warning at axi_riscv_amos.sv(972): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv" 972 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560253 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(133) " "Verilog HDL warning at plic_top.sv(133): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" 133 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560258 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(137) " "Verilog HDL warning at plic_top.sv(137): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" 137 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560258 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_multicut.sv(92) " "Verilog HDL error at axi_multicut.sv(92): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 92 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560262 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_multicut.sv(93) " "Verilog HDL error at axi_multicut.sv(93): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 93 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560262 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_multicut.sv(115) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(115): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_multicut.sv(115) " "Verilog HDL syntax error at axi_multicut.sv(115) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_multicut.sv(115) " "Verilog HDL Declaration error at axi_multicut.sv(115): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_multicut.sv(110) " "Verilog HDL info at axi_multicut.sv(110): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 110 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_multicut.sv(115) " "Verilog HDL info at axi_multicut.sv(115):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_multicut.sv(116) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(116): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_multicut.sv(116) " "Verilog HDL Declaration error at axi_multicut.sv(116): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_multicut.sv(111) " "Verilog HDL info at axi_multicut.sv(111): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_multicut.sv(112) " "Verilog HDL info at axi_multicut.sv(112): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 112 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_multicut.sv(116) " "Verilog HDL info at axi_multicut.sv(116):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_multicut.sv(116) " "Verilog HDL info at axi_multicut.sv(116):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(116) " "Verilog HDL syntax error at axi_multicut.sv(116) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 116 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_multicut.sv(117) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(117): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_multicut.sv(117) " "Verilog HDL Declaration error at axi_multicut.sv(117): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_multicut.sv(117) " "Verilog HDL info at axi_multicut.sv(117):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_multicut.sv(117) " "Verilog HDL info at axi_multicut.sv(117):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(117) " "Verilog HDL syntax error at axi_multicut.sv(117) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 117 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_multicut.sv(118) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(118): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_multicut.sv(118) " "Verilog HDL Declaration error at axi_multicut.sv(118): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_multicut.sv(110) " "Verilog HDL info at axi_multicut.sv(110): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 110 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_multicut.sv(118) " "Verilog HDL info at axi_multicut.sv(118):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_multicut.sv(118) " "Verilog HDL info at axi_multicut.sv(118):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(118) " "Verilog HDL syntax error at axi_multicut.sv(118) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 118 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_multicut.sv(119) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(119): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_multicut.sv(119) " "Verilog HDL Declaration error at axi_multicut.sv(119): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_multicut.sv(111) " "Verilog HDL info at axi_multicut.sv(111): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_multicut.sv(109) " "Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 109 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_multicut.sv(113) " "Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_multicut.sv(119) " "Verilog HDL info at axi_multicut.sv(119):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_multicut.sv(119) " "Verilog HDL info at axi_multicut.sv(119):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(119) " "Verilog HDL syntax error at axi_multicut.sv(119) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 119 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_multicut.sv(120) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(120): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_multicut.sv(120) " "Verilog HDL info at axi_multicut.sv(120):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_multicut.sv(120) " "Verilog HDL info at axi_multicut.sv(120):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(120) " "Verilog HDL syntax error at axi_multicut.sv(120) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 120 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_multicut.sv(121) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(121): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_multicut.sv(121) " "Verilog HDL info at axi_multicut.sv(121):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_multicut.sv(121) " "Verilog HDL info at axi_multicut.sv(121):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_multicut.sv(121) " "Verilog HDL syntax error at axi_multicut.sv(121) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 121 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_multicut.sv(126) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(126): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, in) axi_multicut.sv(126) " "Verilog HDL info at axi_multicut.sv(126):   `AXI_ASSIGN_TO_REQ(slv_req, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_multicut.sv(126) " "Verilog HDL info at axi_multicut.sv(126):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_multicut.sv(126) " "Verilog HDL syntax error at axi_multicut.sv(126) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_multicut.sv(126) " "Verilog HDL warning at axi_multicut.sv(126): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 126 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_multicut.sv(127) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(127): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 127 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_multicut.sv(129) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(129): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 129 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_multicut.sv(130) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(130): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 130 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "out axi_multicut.sv(130) " "Verilog HDL warning at axi_multicut.sv(130): redeclaration of ansi port out is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 130 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_multicut_intf axi_multicut.sv(169) " "Verilog HDL error at axi_multicut.sv(169): module \"axi_multicut_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 169 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_multicut.sv(189) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(189): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_multicut.sv(189) " "Verilog HDL info at axi_multicut.sv(189):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_multicut.sv(189) " "Verilog HDL info at axi_multicut.sv(189):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_multicut.sv(189) " "Verilog HDL syntax error at axi_multicut.sv(189) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_multicut.sv(189) " "Verilog HDL Declaration error at axi_multicut.sv(189): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 189 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_multicut.sv(185) " "Verilog HDL info at axi_multicut.sv(185): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 185 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_multicut.sv(190) " "Verilog HDL Compiler Directive warning at axi_multicut.sv(190): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_multicut.sv(190) " "Verilog HDL Declaration error at axi_multicut.sv(190): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_multicut.sv(186) " "Verilog HDL info at axi_multicut.sv(186): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 186 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_multicut.sv(187) " "Verilog HDL info at axi_multicut.sv(187): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 187 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) axi_multicut.sv(190) " "Verilog HDL info at axi_multicut.sv(190):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_multicut.sv(190) " "Verilog HDL info at axi_multicut.sv(190):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 190 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560263 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_cut.sv(115) " "Verilog HDL error at axi_cut.sv(115): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 115 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_cut.sv(116) " "Verilog HDL error at axi_cut.sv(116): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 116 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_cut.sv(143) " "Verilog HDL Compiler Directive warning at axi_cut.sv(143): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cut.sv(143) " "Verilog HDL syntax error at axi_cut.sv(143) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cut.sv(143) " "Verilog HDL Declaration error at axi_cut.sv(143): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cut.sv(138) " "Verilog HDL info at axi_cut.sv(138): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cut.sv(143) " "Verilog HDL info at axi_cut.sv(143):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_cut.sv(144) " "Verilog HDL Compiler Directive warning at axi_cut.sv(144): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cut.sv(144) " "Verilog HDL Declaration error at axi_cut.sv(144): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cut.sv(139) " "Verilog HDL info at axi_cut.sv(139): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 139 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cut.sv(140) " "Verilog HDL info at axi_cut.sv(140): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 140 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_cut.sv(144) " "Verilog HDL info at axi_cut.sv(144):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cut.sv(144) " "Verilog HDL info at axi_cut.sv(144):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(144) " "Verilog HDL syntax error at axi_cut.sv(144) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 144 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_cut.sv(145) " "Verilog HDL Compiler Directive warning at axi_cut.sv(145): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_cut.sv(145) " "Verilog HDL Declaration error at axi_cut.sv(145): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_cut.sv(145) " "Verilog HDL info at axi_cut.sv(145):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_cut.sv(145) " "Verilog HDL info at axi_cut.sv(145):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(145) " "Verilog HDL syntax error at axi_cut.sv(145) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 145 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_cut.sv(146) " "Verilog HDL Compiler Directive warning at axi_cut.sv(146): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cut.sv(146) " "Verilog HDL Declaration error at axi_cut.sv(146): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cut.sv(138) " "Verilog HDL info at axi_cut.sv(138): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_cut.sv(146) " "Verilog HDL info at axi_cut.sv(146):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cut.sv(146) " "Verilog HDL info at axi_cut.sv(146):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(146) " "Verilog HDL syntax error at axi_cut.sv(146) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 146 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560264 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_cut.sv(147) " "Verilog HDL Compiler Directive warning at axi_cut.sv(147): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cut.sv(147) " "Verilog HDL Declaration error at axi_cut.sv(147): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cut.sv(139) " "Verilog HDL info at axi_cut.sv(139): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 139 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cut.sv(137) " "Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cut.sv(141) " "Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 141 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_cut.sv(147) " "Verilog HDL info at axi_cut.sv(147):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_cut.sv(147) " "Verilog HDL info at axi_cut.sv(147):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(147) " "Verilog HDL syntax error at axi_cut.sv(147) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 147 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_cut.sv(148) " "Verilog HDL Compiler Directive warning at axi_cut.sv(148): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_cut.sv(148) " "Verilog HDL info at axi_cut.sv(148):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_cut.sv(148) " "Verilog HDL info at axi_cut.sv(148):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(148) " "Verilog HDL syntax error at axi_cut.sv(148) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 148 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_cut.sv(149) " "Verilog HDL Compiler Directive warning at axi_cut.sv(149): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_cut.sv(149) " "Verilog HDL info at axi_cut.sv(149):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_cut.sv(149) " "Verilog HDL info at axi_cut.sv(149):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cut.sv(149) " "Verilog HDL syntax error at axi_cut.sv(149) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 149 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_cut.sv(154) " "Verilog HDL Compiler Directive warning at axi_cut.sv(154): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, in) axi_cut.sv(154) " "Verilog HDL info at axi_cut.sv(154):   `AXI_ASSIGN_TO_REQ(slv_req, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_cut.sv(154) " "Verilog HDL info at axi_cut.sv(154):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cut.sv(154) " "Verilog HDL syntax error at axi_cut.sv(154) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_cut.sv(154) " "Verilog HDL warning at axi_cut.sv(154): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 154 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_cut.sv(155) " "Verilog HDL Compiler Directive warning at axi_cut.sv(155): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_cut.sv(157) " "Verilog HDL Compiler Directive warning at axi_cut.sv(157): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 157 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_cut.sv(158) " "Verilog HDL Compiler Directive warning at axi_cut.sv(158): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 158 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "out axi_cut.sv(158) " "Verilog HDL warning at axi_cut.sv(158): redeclaration of ansi port out is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 158 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cut_intf axi_cut.sv(197) " "Verilog HDL error at axi_cut.sv(197): module \"axi_cut_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 197 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_cut.sv(217) " "Verilog HDL Compiler Directive warning at axi_cut.sv(217): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_cut.sv(217) " "Verilog HDL info at axi_cut.sv(217):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_cut.sv(217) " "Verilog HDL info at axi_cut.sv(217):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cut.sv(217) " "Verilog HDL syntax error at axi_cut.sv(217) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cut.sv(217) " "Verilog HDL Declaration error at axi_cut.sv(217): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 217 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cut.sv(213) " "Verilog HDL info at axi_cut.sv(213): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 213 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_cut.sv(218) " "Verilog HDL Compiler Directive warning at axi_cut.sv(218): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cut.sv(218) " "Verilog HDL Declaration error at axi_cut.sv(218): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cut.sv(214) " "Verilog HDL info at axi_cut.sv(214): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 214 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cut.sv(215) " "Verilog HDL info at axi_cut.sv(215): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 215 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) axi_cut.sv(218) " "Verilog HDL info at axi_cut.sv(218):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_cut.sv(218) " "Verilog HDL info at axi_cut.sv(218):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 218 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_join.sv(16) " "Verilog HDL error at axi_join.sv(16): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN axi_join.sv(24) " "Verilog HDL Compiler Directive warning at axi_join.sv(24): text macro \"AXI_ASSIGN\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN(out, in) axi_join.sv(24) " "Verilog HDL info at axi_join.sv(24):   `AXI_ASSIGN(out, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "              ^ axi_join.sv(24) " "Verilog HDL info at axi_join.sv(24):               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_join.sv(24) " "Verilog HDL syntax error at axi_join.sv(24) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_join.sv(24) " "Verilog HDL warning at axi_join.sv(24): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 24 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_delayer.sv(123) " "Verilog HDL error at axi_delayer.sv(123): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 123 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_delayer.sv(124) " "Verilog HDL error at axi_delayer.sv(124): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 124 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_delayer.sv(150) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(150): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_delayer.sv(150) " "Verilog HDL syntax error at axi_delayer.sv(150) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_delayer.sv(150) " "Verilog HDL Declaration error at axi_delayer.sv(150): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_delayer.sv(145) " "Verilog HDL info at axi_delayer.sv(145): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 145 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560265 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_delayer.sv(150) " "Verilog HDL info at axi_delayer.sv(150):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 150 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_delayer.sv(151) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(151): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_delayer.sv(151) " "Verilog HDL Declaration error at axi_delayer.sv(151): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_delayer.sv(146) " "Verilog HDL info at axi_delayer.sv(146): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_delayer.sv(147) " "Verilog HDL info at axi_delayer.sv(147): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 147 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_delayer.sv(151) " "Verilog HDL info at axi_delayer.sv(151):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_delayer.sv(151) " "Verilog HDL info at axi_delayer.sv(151):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(151) " "Verilog HDL syntax error at axi_delayer.sv(151) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 151 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_delayer.sv(152) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(152): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_delayer.sv(152) " "Verilog HDL Declaration error at axi_delayer.sv(152): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_delayer.sv(152) " "Verilog HDL info at axi_delayer.sv(152):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_delayer.sv(152) " "Verilog HDL info at axi_delayer.sv(152):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(152) " "Verilog HDL syntax error at axi_delayer.sv(152) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 152 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_delayer.sv(153) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(153): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_delayer.sv(153) " "Verilog HDL Declaration error at axi_delayer.sv(153): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_delayer.sv(145) " "Verilog HDL info at axi_delayer.sv(145): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 145 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_delayer.sv(153) " "Verilog HDL info at axi_delayer.sv(153):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_delayer.sv(153) " "Verilog HDL info at axi_delayer.sv(153):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(153) " "Verilog HDL syntax error at axi_delayer.sv(153) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 153 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_delayer.sv(154) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(154): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_delayer.sv(154) " "Verilog HDL Declaration error at axi_delayer.sv(154): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_delayer.sv(146) " "Verilog HDL info at axi_delayer.sv(146): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_delayer.sv(144) " "Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 144 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_delayer.sv(148) " "Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_delayer.sv(154) " "Verilog HDL info at axi_delayer.sv(154):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_delayer.sv(154) " "Verilog HDL info at axi_delayer.sv(154):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(154) " "Verilog HDL syntax error at axi_delayer.sv(154) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_delayer.sv(155) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(155): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_delayer.sv(155) " "Verilog HDL info at axi_delayer.sv(155):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_delayer.sv(155) " "Verilog HDL info at axi_delayer.sv(155):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(155) " "Verilog HDL syntax error at axi_delayer.sv(155) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 155 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_delayer.sv(156) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(156): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_delayer.sv(156) " "Verilog HDL info at axi_delayer.sv(156):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_delayer.sv(156) " "Verilog HDL info at axi_delayer.sv(156):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_delayer.sv(156) " "Verilog HDL syntax error at axi_delayer.sv(156) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 156 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_delayer.sv(161) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(161): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, slv) axi_delayer.sv(161) " "Verilog HDL info at axi_delayer.sv(161):   `AXI_ASSIGN_TO_REQ(slv_req, slv)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_delayer.sv(161) " "Verilog HDL info at axi_delayer.sv(161):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_delayer.sv(161) " "Verilog HDL syntax error at axi_delayer.sv(161) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_delayer.sv(161) " "Verilog HDL warning at axi_delayer.sv(161): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 161 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_delayer.sv(162) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(162): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 162 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_delayer.sv(164) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(164): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 164 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_delayer.sv(165) " "Verilog HDL Compiler Directive warning at axi_delayer.sv(165): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 165 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_delayer.sv(165) " "Verilog HDL warning at axi_delayer.sv(165): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 165 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_delayer_intf axi_delayer.sv(198) " "Verilog HDL error at axi_delayer.sv(198): module \"axi_delayer_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 198 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_to_axi_lite.sv(247) " "Verilog HDL error at axi_to_axi_lite.sv(247): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 247 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_to_axi_lite.sv(248) " "Verilog HDL error at axi_to_axi_lite.sv(248): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 248 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_to_axi_lite.sv(273) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(273): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560266 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t) axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_to_axi_lite.sv(273) " "Verilog HDL syntax error at axi_to_axi_lite.sv(273) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(273) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(273): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t) axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                              ^ axi_to_axi_lite.sv(273) " "Verilog HDL info at axi_to_axi_lite.sv(273):                                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_to_axi_lite.sv(274) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(274): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(274) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(274): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_to_axi_lite.sv(270) " "Verilog HDL info at axi_to_axi_lite.sv(270): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 270 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, user_t) axi_to_axi_lite.sv(274) " "Verilog HDL info at axi_to_axi_lite.sv(274):   `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                              ^ axi_to_axi_lite.sv(274) " "Verilog HDL info at axi_to_axi_lite.sv(274):                                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(274) " "Verilog HDL syntax error at axi_to_axi_lite.sv(274) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 274 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_to_axi_lite.sv(275) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(275): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_to_axi_lite.sv(275) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(275): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(full_b_chan_t, id_t, user_t) axi_to_axi_lite.sv(275) " "Verilog HDL info at axi_to_axi_lite.sv(275):   `AXI_TYPEDEF_B_CHAN_T(full_b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_to_axi_lite.sv(275) " "Verilog HDL info at axi_to_axi_lite.sv(275):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(275) " "Verilog HDL syntax error at axi_to_axi_lite.sv(275) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 275 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_to_axi_lite.sv(276) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(276): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(276) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(276): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, id_t, user_t) axi_to_axi_lite.sv(276) " "Verilog HDL info at axi_to_axi_lite.sv(276):   `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                              ^ axi_to_axi_lite.sv(276) " "Verilog HDL info at axi_to_axi_lite.sv(276):                                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(276) " "Verilog HDL syntax error at axi_to_axi_lite.sv(276) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 276 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_to_axi_lite.sv(277) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(277): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(277) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(277): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_to_axi_lite.sv(269) " "Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 269 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_to_axi_lite.sv(271) " "Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 271 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, id_t, user_t) axi_to_axi_lite.sv(277) " "Verilog HDL info at axi_to_axi_lite.sv(277):   `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_to_axi_lite.sv(277) " "Verilog HDL info at axi_to_axi_lite.sv(277):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(277) " "Verilog HDL syntax error at axi_to_axi_lite.sv(277) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 277 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_to_axi_lite.sv(278) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(278): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t) axi_to_axi_lite.sv(278) " "Verilog HDL info at axi_to_axi_lite.sv(278):   `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                               ^ axi_to_axi_lite.sv(278) " "Verilog HDL info at axi_to_axi_lite.sv(278):                                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(278) " "Verilog HDL syntax error at axi_to_axi_lite.sv(278) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 278 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_to_axi_lite.sv(279) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(279): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t) axi_to_axi_lite.sv(279) " "Verilog HDL info at axi_to_axi_lite.sv(279):   `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                ^ axi_to_axi_lite.sv(279) " "Verilog HDL info at axi_to_axi_lite.sv(279):                                                                 ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(279) " "Verilog HDL syntax error at axi_to_axi_lite.sv(279) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 279 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_to_axi_lite.sv(281) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(281): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 281 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(281) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(281): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 281 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_to_axi_lite.sv(282) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(282): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(282) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(282): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_to_axi_lite.sv(270) " "Verilog HDL info at axi_to_axi_lite.sv(270): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 270 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(lite_w_chan_t, data_t, strb_t) axi_to_axi_lite.sv(282) " "Verilog HDL info at axi_to_axi_lite.sv(282):   `AXI_LITE_TYPEDEF_W_CHAN_T(lite_w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_to_axi_lite.sv(282) " "Verilog HDL info at axi_to_axi_lite.sv(282):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_to_axi_lite.sv(282) " "Verilog HDL syntax error at axi_to_axi_lite.sv(282) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 282 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_to_axi_lite.sv(283) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(283): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 283 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AR_CHAN_T axi_to_axi_lite.sv(284) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(284): text macro \"AXI_LITE_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 284 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_to_axi_lite.sv(284) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(284): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 284 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_to_axi_lite.sv(267) " "Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 267 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_to_axi_lite.sv(285) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(285): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 285 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_to_axi_lite.sv(285) " "Verilog HDL Declaration error at axi_to_axi_lite.sv(285): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 285 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_to_axi_lite.sv(268) " "Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 268 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_REQ_T axi_to_axi_lite.sv(286) " "Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(286): text macro \"AXI_LITE_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 286 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_REQ_T(lite_req_t, lite_aw_chan_t, lite_w_chan_t, lite_ar_chan_t) axi_to_axi_lite.sv(286) " "Verilog HDL info at axi_to_axi_lite.sv(286):   `AXI_LITE_TYPEDEF_REQ_T(lite_req_t, lite_aw_chan_t, lite_w_chan_t, lite_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 286 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                                    ^ axi_to_axi_lite.sv(286) " "Verilog HDL info at axi_to_axi_lite.sv(286):                                                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 286 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560267 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_atop_filter.sv(371) " "Verilog HDL error at axi_atop_filter.sv(371): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 371 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_atop_filter.sv(372) " "Verilog HDL error at axi_atop_filter.sv(372): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 372 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_atop_filter.sv(403) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(403): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_atop_filter.sv(403) " "Verilog HDL syntax error at axi_atop_filter.sv(403) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_atop_filter.sv(403) " "Verilog HDL Declaration error at axi_atop_filter.sv(403): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_atop_filter.sv(398) " "Verilog HDL info at axi_atop_filter.sv(398): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 398 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_atop_filter.sv(403) " "Verilog HDL info at axi_atop_filter.sv(403):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 403 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_atop_filter.sv(404) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(404): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_atop_filter.sv(404) " "Verilog HDL Declaration error at axi_atop_filter.sv(404): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_atop_filter.sv(399) " "Verilog HDL info at axi_atop_filter.sv(399): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 399 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_atop_filter.sv(400) " "Verilog HDL info at axi_atop_filter.sv(400): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 400 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_atop_filter.sv(404) " "Verilog HDL info at axi_atop_filter.sv(404):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_atop_filter.sv(404) " "Verilog HDL info at axi_atop_filter.sv(404):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(404) " "Verilog HDL syntax error at axi_atop_filter.sv(404) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 404 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_atop_filter.sv(405) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(405): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_atop_filter.sv(405) " "Verilog HDL Declaration error at axi_atop_filter.sv(405): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_atop_filter.sv(405) " "Verilog HDL info at axi_atop_filter.sv(405):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_atop_filter.sv(405) " "Verilog HDL info at axi_atop_filter.sv(405):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(405) " "Verilog HDL syntax error at axi_atop_filter.sv(405) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 405 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_atop_filter.sv(406) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(406): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_atop_filter.sv(406) " "Verilog HDL Declaration error at axi_atop_filter.sv(406): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_atop_filter.sv(398) " "Verilog HDL info at axi_atop_filter.sv(398): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 398 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_atop_filter.sv(406) " "Verilog HDL info at axi_atop_filter.sv(406):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560268 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_atop_filter.sv(406) " "Verilog HDL info at axi_atop_filter.sv(406):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(406) " "Verilog HDL syntax error at axi_atop_filter.sv(406) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 406 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_atop_filter.sv(407) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(407): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_atop_filter.sv(407) " "Verilog HDL Declaration error at axi_atop_filter.sv(407): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_atop_filter.sv(399) " "Verilog HDL info at axi_atop_filter.sv(399): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 399 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_atop_filter.sv(397) " "Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 397 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_atop_filter.sv(401) " "Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 401 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_atop_filter.sv(407) " "Verilog HDL info at axi_atop_filter.sv(407):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_atop_filter.sv(407) " "Verilog HDL info at axi_atop_filter.sv(407):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(407) " "Verilog HDL syntax error at axi_atop_filter.sv(407) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 407 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_atop_filter.sv(408) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(408): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_atop_filter.sv(408) " "Verilog HDL info at axi_atop_filter.sv(408):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_atop_filter.sv(408) " "Verilog HDL info at axi_atop_filter.sv(408):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(408) " "Verilog HDL syntax error at axi_atop_filter.sv(408) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 408 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_atop_filter.sv(409) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(409): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_atop_filter.sv(409) " "Verilog HDL info at axi_atop_filter.sv(409):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_atop_filter.sv(409) " "Verilog HDL info at axi_atop_filter.sv(409):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_atop_filter.sv(409) " "Verilog HDL syntax error at axi_atop_filter.sv(409) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 409 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_atop_filter.sv(414) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(414): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, slv) axi_atop_filter.sv(414) " "Verilog HDL info at axi_atop_filter.sv(414):   `AXI_ASSIGN_TO_REQ(slv_req, slv)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_atop_filter.sv(414) " "Verilog HDL info at axi_atop_filter.sv(414):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_atop_filter.sv(414) " "Verilog HDL syntax error at axi_atop_filter.sv(414) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_atop_filter.sv(414) " "Verilog HDL warning at axi_atop_filter.sv(414): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 414 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_atop_filter.sv(415) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(415): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 415 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_atop_filter.sv(417) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(417): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 417 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_atop_filter.sv(418) " "Verilog HDL Compiler Directive warning at axi_atop_filter.sv(418): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 418 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_atop_filter.sv(418) " "Verilog HDL warning at axi_atop_filter.sv(418): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 418 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_atop_filter_intf axi_atop_filter.sv(444) " "Verilog HDL error at axi_atop_filter.sv(444): module \"axi_atop_filter_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 444 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560269 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_mux.sv(422) " "Verilog HDL error at axi_mux.sv(422): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 422 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_mux.sv(423) " "Verilog HDL error at axi_mux.sv(423): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 423 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_mux.sv(457) " "Verilog HDL Compiler Directive warning at axi_mux.sv(457): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 457 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_mux.sv(457) " "Verilog HDL syntax error at axi_mux.sv(457) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 457 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(457) " "Verilog HDL Declaration error at axi_mux.sv(457): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 457 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(458) " "Verilog HDL Declaration error at axi_mux.sv(458): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 458 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(458) " "Verilog HDL syntax error at axi_mux.sv(458) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 458 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_mux.sv(460) " "Verilog HDL Compiler Directive warning at axi_mux.sv(460): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 460 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_mux.sv(460) " "Verilog HDL Declaration error at axi_mux.sv(460): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 460 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_mux.sv(453) " "Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 453 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_mux.sv(454) " "Verilog HDL info at axi_mux.sv(454): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 454 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(460) " "Verilog HDL syntax error at axi_mux.sv(460) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 460 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_mux.sv(462) " "Verilog HDL Compiler Directive warning at axi_mux.sv(462): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 462 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_id_t axi_mux.sv(462) " "Verilog HDL Declaration error at axi_mux.sv(462): identifier \"slv_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 462 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(462) " "Verilog HDL syntax error at axi_mux.sv(462) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 462 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_id_t axi_mux.sv(463) " "Verilog HDL Declaration error at axi_mux.sv(463): identifier \"mst_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 463 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(463) " "Verilog HDL syntax error at axi_mux.sv(463) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 463 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_mux.sv(465) " "Verilog HDL Compiler Directive warning at axi_mux.sv(465): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 465 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(465) " "Verilog HDL Declaration error at axi_mux.sv(465): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 465 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560270 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(465) " "Verilog HDL syntax error at axi_mux.sv(465) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 465 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_mux.sv(466) " "Verilog HDL Declaration error at axi_mux.sv(466): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 466 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_mux.sv(452) " "Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 452 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(466) " "Verilog HDL syntax error at axi_mux.sv(466) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 466 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_mux.sv(468) " "Verilog HDL Compiler Directive warning at axi_mux.sv(468): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 468 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_mux.sv(468) " "Verilog HDL Declaration error at axi_mux.sv(468): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 468 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_mux.sv(453) " "Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 453 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_mux.sv(450) " "Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 450 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_mux.sv(468) " "Verilog HDL syntax error at axi_mux.sv(468) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 468 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_mux.sv(469) " "Verilog HDL Declaration error at axi_mux.sv(469): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 469 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_mux.sv(453) " "Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 453 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_mux.sv(451) " "Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 451 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_mux.sv(455) " "Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 455 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_demux.sv(15) " "Verilog HDL info at axi_demux.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv axi_demux.sv(15) " "Verilog HDL info at axi_demux.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560271 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_demux.sv(698) " "Verilog HDL error at axi_demux.sv(698): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 698 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_demux.sv(699) " "Verilog HDL error at axi_demux.sv(699): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 699 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_demux.sv(733) " "Verilog HDL Compiler Directive warning at axi_demux.sv(733): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 733 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_demux.sv(733) " "Verilog HDL syntax error at axi_demux.sv(733) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 733 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_demux.sv(733) " "Verilog HDL Declaration error at axi_demux.sv(733): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 733 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_demux.sv(729) " "Verilog HDL info at axi_demux.sv(729): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 729 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_demux.sv(734) " "Verilog HDL Compiler Directive warning at axi_demux.sv(734): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 734 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_demux.sv(734) " "Verilog HDL Declaration error at axi_demux.sv(734): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 734 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_demux.sv(730) " "Verilog HDL info at axi_demux.sv(730): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 730 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_demux.sv(731) " "Verilog HDL info at axi_demux.sv(731): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 731 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(734) " "Verilog HDL syntax error at axi_demux.sv(734) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 734 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_demux.sv(735) " "Verilog HDL Compiler Directive warning at axi_demux.sv(735): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 735 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_demux.sv(735) " "Verilog HDL Declaration error at axi_demux.sv(735): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 735 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(735) " "Verilog HDL syntax error at axi_demux.sv(735) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 735 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_demux.sv(736) " "Verilog HDL Compiler Directive warning at axi_demux.sv(736): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 736 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_demux.sv(736) " "Verilog HDL Declaration error at axi_demux.sv(736): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 736 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_demux.sv(729) " "Verilog HDL info at axi_demux.sv(729): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 729 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(736) " "Verilog HDL syntax error at axi_demux.sv(736) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 736 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_demux.sv(737) " "Verilog HDL Compiler Directive warning at axi_demux.sv(737): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 737 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_demux.sv(737) " "Verilog HDL Declaration error at axi_demux.sv(737): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 737 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_demux.sv(730) " "Verilog HDL info at axi_demux.sv(730): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 730 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_demux.sv(728) " "Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 728 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_demux.sv(732) " "Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 732 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(737) " "Verilog HDL syntax error at axi_demux.sv(737) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 737 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_demux.sv(738) " "Verilog HDL Compiler Directive warning at axi_demux.sv(738): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 738 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(738) " "Verilog HDL syntax error at axi_demux.sv(738) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 738 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_demux.sv(739) " "Verilog HDL Compiler Directive warning at axi_demux.sv(739): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 739 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(739) " "Verilog HDL syntax error at axi_demux.sv(739) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 739 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_demux.sv(746) " "Verilog HDL Compiler Directive warning at axi_demux.sv(746): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 746 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_demux.sv(746) " "Verilog HDL syntax error at axi_demux.sv(746) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 746 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_demux.sv(746) " "Verilog HDL warning at axi_demux.sv(746): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 746 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_demux.sv(747) " "Verilog HDL Compiler Directive warning at axi_demux.sv(747): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 747 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_demux.sv(750) " "Verilog HDL Compiler Directive warning at axi_demux.sv(750): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 750 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "axi_demux.sv(750) " "Verilog HDL error at axi_demux.sv(750): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 750 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(750) " "Verilog HDL syntax error at axi_demux.sv(750) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 750 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_demux.sv(751) " "Verilog HDL Compiler Directive warning at axi_demux.sv(751): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 751 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_demux.sv(751) " "Verilog HDL warning at axi_demux.sv(751): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 751 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_demux.sv(751) " "Verilog HDL syntax error at axi_demux.sv(751) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 751 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560272 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_demux_intf axi_demux.sv(786) " "Verilog HDL error at axi_demux.sv(786): module \"axi_demux_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 786 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_xbar.sv(239) " "Verilog HDL error at axi_xbar.sv(239): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 239 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_xbar.sv(240) " "Verilog HDL error at axi_xbar.sv(240): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 240 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_xbar.sv(266) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(266): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t) axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_xbar.sv(266) " "Verilog HDL syntax error at axi_xbar.sv(266) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(266) " "Verilog HDL Declaration error at axi_xbar.sv(266): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t) axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(266) " "Verilog HDL info at axi_xbar.sv(266):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 266 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(267) " "Verilog HDL Declaration error at axi_xbar.sv(267): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, id_slv_t, user_t) axi_xbar.sv(267) " "Verilog HDL info at axi_xbar.sv(267):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(267) " "Verilog HDL info at axi_xbar.sv(267):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(267) " "Verilog HDL syntax error at axi_xbar.sv(267) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 267 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_xbar.sv(268) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(268): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_xbar.sv(268) " "Verilog HDL Declaration error at axi_xbar.sv(268): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_xbar.sv(262) " "Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_xbar.sv(263) " "Verilog HDL info at axi_xbar.sv(263): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 263 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_xbar.sv(268) " "Verilog HDL info at axi_xbar.sv(268):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_xbar.sv(268) " "Verilog HDL info at axi_xbar.sv(268):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(268) " "Verilog HDL syntax error at axi_xbar.sv(268) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 268 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_xbar.sv(269) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(269): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_mst_t axi_xbar.sv(269) " "Verilog HDL Declaration error at axi_xbar.sv(269): identifier \"id_mst_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, id_mst_t, user_t) axi_xbar.sv(269) " "Verilog HDL info at axi_xbar.sv(269):   `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_xbar.sv(269) " "Verilog HDL info at axi_xbar.sv(269):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(269) " "Verilog HDL syntax error at axi_xbar.sv(269) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 269 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_slv_t axi_xbar.sv(270) " "Verilog HDL Declaration error at axi_xbar.sv(270): identifier \"id_slv_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, id_slv_t, user_t) axi_xbar.sv(270) " "Verilog HDL info at axi_xbar.sv(270):   `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_xbar.sv(270) " "Verilog HDL info at axi_xbar.sv(270):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(270) " "Verilog HDL syntax error at axi_xbar.sv(270) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 270 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_xbar.sv(271) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(271): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(271) " "Verilog HDL Declaration error at axi_xbar.sv(271): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560273 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, id_mst_t, user_t) axi_xbar.sv(271) " "Verilog HDL info at axi_xbar.sv(271):   `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(271) " "Verilog HDL info at axi_xbar.sv(271):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(271) " "Verilog HDL syntax error at axi_xbar.sv(271) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 271 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_xbar.sv(272) " "Verilog HDL Declaration error at axi_xbar.sv(272): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_xbar.sv(261) " "Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, id_slv_t, user_t) axi_xbar.sv(272) " "Verilog HDL info at axi_xbar.sv(272):   `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_xbar.sv(272) " "Verilog HDL info at axi_xbar.sv(272):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(272) " "Verilog HDL syntax error at axi_xbar.sv(272) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 272 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_xbar.sv(273) " "Verilog HDL Compiler Directive warning at axi_xbar.sv(273): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_xbar.sv(273) " "Verilog HDL Declaration error at axi_xbar.sv(273): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_xbar.sv(262) " "Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_mst_t axi_xbar.sv(259) " "Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 259 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, id_mst_t, user_t) axi_xbar.sv(273) " "Verilog HDL info at axi_xbar.sv(273):   `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, id_mst_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                               ^ axi_xbar.sv(273) " "Verilog HDL info at axi_xbar.sv(273):                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_xbar.sv(273) " "Verilog HDL syntax error at axi_xbar.sv(273) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 273 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_xbar.sv(274) " "Verilog HDL Declaration error at axi_xbar.sv(274): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 274 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_xbar.sv(262) " "Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_slv_t axi_xbar.sv(260) " "Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_xbar.sv(264) " "Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 264 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, id_slv_t, user_t) axi_xbar.sv(274) " "Verilog HDL info at axi_xbar.sv(274):   `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, id_slv_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                               ^ axi_xbar.sv(274) " "Verilog HDL info at axi_xbar.sv(274):                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 274 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560274 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh ariane_testharness.sv(16) " "Verilog HDL error at ariane_testharness.sv(16): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560275 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh ariane_testharness.sv(17) " "Verilog HDL info at ariane_testharness.sv(17): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560275 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv ariane_testharness.sv(17) " "Verilog HDL info at ariane_testharness.sv(17): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "uvm_macros.svh ariane_testharness.sv(22) " "Verilog HDL error at ariane_testharness.sv(22): cannot open include file uvm_macros.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 22 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ ariane_testharness.sv(307) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(307): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(307) " "Verilog HDL syntax error at ariane_testharness.sv(307) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "dm_axi_m_req ariane_testharness.sv(307) " "Verilog HDL warning at ariane_testharness.sv(307): data object dm_axi_m_req is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "dm_axi_m_req ariane_testharness.sv(231) " "Verilog HDL info at ariane_testharness.sv(231): previous declaration of dm_axi_m_req is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 231 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "dm_axi_m_req ariane_testharness.sv(307) " "Verilog HDL warning at ariane_testharness.sv(307): second declaration of dm_axi_m_req ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 307 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP ariane_testharness.sv(308) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(308): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slave ariane_testharness.sv(308) " "Verilog HDL Declaration error at ariane_testharness.sv(308): identifier \"slave\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slave ariane_testharness.sv(107) " "Verilog HDL info at ariane_testharness.sv(107): previous declaration of slave is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 107 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(308) " "Verilog HDL error at ariane_testharness.sv(308): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_testharness.sv(308) " "Verilog HDL syntax error at ariane_testharness.sv(308) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 308 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ ariane_testharness.sv(379) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(379): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(379) " "Verilog HDL syntax error at ariane_testharness.sv(379) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master ariane_testharness.sv(379) " "Verilog HDL Declaration error at ariane_testharness.sv(379): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master ariane_testharness.sv(114) " "Verilog HDL info at ariane_testharness.sv(114): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(379) " "Verilog HDL error at ariane_testharness.sv(379): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 379 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP ariane_testharness.sv(380) " "Verilog HDL Compiler Directive warning at ariane_testharness.sv(380): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 380 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "gpio_resp ariane_testharness.sv(380) " "Verilog HDL warning at ariane_testharness.sv(380): data object gpio_resp is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 380 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "gpio_resp ariane_testharness.sv(378) " "Verilog HDL info at ariane_testharness.sv(378): previous declaration of gpio_resp is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 378 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "gpio_resp ariane_testharness.sv(380) " "Verilog HDL warning at ariane_testharness.sv(380): second declaration of gpio_resp ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 380 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725941560276 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(569) " "Verilog HDL syntax error at ariane_testharness.sv(569) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 569 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master ariane_testharness.sv(569) " "Verilog HDL Declaration error at ariane_testharness.sv(569): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 569 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master ariane_testharness.sv(114) " "Verilog HDL info at ariane_testharness.sv(114): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(569) " "Verilog HDL error at ariane_testharness.sv(569): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 569 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_clint_resp ariane_testharness.sv(570) " "Verilog HDL warning at ariane_testharness.sv(570): data object axi_clint_resp is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 570 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_clint_resp ariane_testharness.sv(548) " "Verilog HDL info at ariane_testharness.sv(548): previous declaration of axi_clint_resp is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 548 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_clint_resp ariane_testharness.sv(570) " "Verilog HDL warning at ariane_testharness.sv(570): second declaration of axi_clint_resp ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 570 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_testharness.sv(655) " "Verilog HDL syntax error at ariane_testharness.sv(655) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 655 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_ariane_req ariane_testharness.sv(655) " "Verilog HDL warning at ariane_testharness.sv(655): data object axi_ariane_req is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 655 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_ariane_req ariane_testharness.sv(623) " "Verilog HDL info at ariane_testharness.sv(623): previous declaration of axi_ariane_req is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 623 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_ariane_req ariane_testharness.sv(655) " "Verilog HDL warning at ariane_testharness.sv(655): second declaration of axi_ariane_req ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 655 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slave ariane_testharness.sv(656) " "Verilog HDL Declaration error at ariane_testharness.sv(656): identifier \"slave\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 656 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slave ariane_testharness.sv(107) " "Verilog HDL info at ariane_testharness.sv(107): previous declaration of slave is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 107 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_testharness.sv(656) " "Verilog HDL error at ariane_testharness.sv(656): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 656 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_testharness.sv(656) " "Verilog HDL syntax error at ariane_testharness.sv(656) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 656 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "RESP_SLVERR ariane_testharness.sv(665) " "Verilog HDL syntax error at ariane_testharness.sv(665) near text RESP_SLVERR" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 665 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "end ariane_testharness.sv(673) " "Verilog HDL syntax error at ariane_testharness.sv(673) near text end" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 673 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 end ariane_testharness.sv(673) " "Verilog HDL error at ariane_testharness.sv(673): SystemVerilog 2009 keyword end used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv" 673 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725941560277 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh ariane_peripherals.sv(11) " "Verilog HDL error at ariane_peripherals.sv(11): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 11 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh ariane_peripherals.sv(12) " "Verilog HDL error at ariane_peripherals.sv(12): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 12 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL ariane_peripherals.sv(160) " "Verilog HDL Compiler Directive warning at ariane_peripherals.sv(160): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\]) ariane_peripherals.sv(160) " "Verilog HDL info at ariane_peripherals.sv(160):     `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_peripherals.sv(160) " "Verilog HDL info at ariane_peripherals.sv(160):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals.sv(160) " "Verilog HDL syntax error at ariane_peripherals.sv(160) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ ariane_peripherals.sv(165) " "Verilog HDL Compiler Directive warning at ariane_peripherals.sv(165): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) ariane_peripherals.sv(165) " "Verilog HDL info at ariane_peripherals.sv(165):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                           ^ ariane_peripherals.sv(165) " "Verilog HDL info at ariane_peripherals.sv(165):                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals.sv(165) " "Verilog HDL syntax error at ariane_peripherals.sv(165) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "reg_bus ariane_peripherals.sv(165) " "Verilog HDL Declaration error at ariane_peripherals.sv(165): identifier \"reg_bus\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 165 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "reg_bus ariane_peripherals.sv(68) " "Verilog HDL info at ariane_peripherals.sv(68): previous declaration of reg_bus is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 68 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP ariane_peripherals.sv(166) " "Verilog HDL Compiler Directive warning at ariane_peripherals.sv(166): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 166 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "plic ariane_peripherals.sv(160) " "SystemVerilog Type Name error at ariane_peripherals.sv(160): \"plic\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 160 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module ariane_peripherals ariane_peripherals.sv(619) " "Verilog HDL error at ariane_peripherals.sv(619): module \"ariane_peripherals\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv" 619 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560278 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh ariane_peripherals_xilinx.sv(13) " "Verilog HDL error at ariane_peripherals_xilinx.sv(13): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 13 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560279 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh ariane_peripherals_xilinx.sv(14) " "Verilog HDL error at ariane_peripherals_xilinx.sv(14): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 14 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560279 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL ariane_peripherals_xilinx.sv(167) " "Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(167): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\]) ariane_peripherals_xilinx.sv(167) " "Verilog HDL info at ariane_peripherals_xilinx.sv(167):     `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_peripherals_xilinx.sv(167) " "Verilog HDL info at ariane_peripherals_xilinx.sv(167):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals_xilinx.sv(167) " "Verilog HDL syntax error at ariane_peripherals_xilinx.sv(167) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ ariane_peripherals_xilinx.sv(172) " "Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(172): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) ariane_peripherals_xilinx.sv(172) " "Verilog HDL info at ariane_peripherals_xilinx.sv(172):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                           ^ ariane_peripherals_xilinx.sv(172) " "Verilog HDL info at ariane_peripherals_xilinx.sv(172):                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_peripherals_xilinx.sv(172) " "Verilog HDL syntax error at ariane_peripherals_xilinx.sv(172) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "reg_bus ariane_peripherals_xilinx.sv(172) " "Verilog HDL Declaration error at ariane_peripherals_xilinx.sv(172): identifier \"reg_bus\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 172 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "reg_bus ariane_peripherals_xilinx.sv(75) " "Verilog HDL info at ariane_peripherals_xilinx.sv(75): previous declaration of reg_bus is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 75 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP ariane_peripherals_xilinx.sv(173) " "Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(173): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 173 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "plic ariane_peripherals_xilinx.sv(167) " "SystemVerilog Type Name error at ariane_peripherals_xilinx.sv(167): \"plic\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 167 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module ariane_peripherals ariane_peripherals_xilinx.sv(835) " "Verilog HDL error at ariane_peripherals_xilinx.sv(835): module \"ariane_peripherals\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 835 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560280 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "RVFI_PROBES_INSTR_T ariane_xilinx.sv(202) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(202): text macro \"RVFI_PROBES_INSTR_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "RVFI_PROBES_INSTR_T rvfi_types.svh(95) " "Verilog HDL info at rvfi_types.svh(95): macro 'RVFI_PROBES_INSTR_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" 95 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "localparam type rvfi_probes_instr_t = `RVFI_PROBES_INSTR_T(CVA6Cfg); ariane_xilinx.sv(202) " "Verilog HDL info at ariane_xilinx.sv(202): localparam type rvfi_probes_instr_t = `RVFI_PROBES_INSTR_T(CVA6Cfg);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ ariane_xilinx.sv(202) " "Verilog HDL info at ariane_xilinx.sv(202):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(202) " "Verilog HDL syntax error at ariane_xilinx.sv(202) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 202 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "RVFI_PROBES_CSR_T ariane_xilinx.sv(203) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(203): text macro \"RVFI_PROBES_CSR_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "RVFI_PROBES_CSR_T rvfi_types.svh(129) " "Verilog HDL info at rvfi_types.svh(129): macro 'RVFI_PROBES_CSR_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh" 129 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "localparam type rvfi_probes_csr_t = `RVFI_PROBES_CSR_T(CVA6Cfg); ariane_xilinx.sv(203) " "Verilog HDL info at ariane_xilinx.sv(203): localparam type rvfi_probes_csr_t = `RVFI_PROBES_CSR_T(CVA6Cfg);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ ariane_xilinx.sv(203) " "Verilog HDL info at ariane_xilinx.sv(203):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(203) " "Verilog HDL syntax error at ariane_xilinx.sv(203) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 203 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_ALL ariane_xilinx.sv(221) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(221): text macro \"AXI_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_TYPEDEF_ALL(axi_slave, ariane_xilinx.sv(221) " "Verilog HDL info at ariane_xilinx.sv(221): `AXI_TYPEDEF_ALL(axi_slave," {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                 ^ ariane_xilinx.sv(221) " "Verilog HDL info at ariane_xilinx.sv(221):                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(221) " "Verilog HDL syntax error at ariane_xilinx.sv(221) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 221 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ ariane_xilinx.sv(746) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(746): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req) ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):     `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(746) " "Verilog HDL syntax error at ariane_xilinx.sv(746) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req) ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):     `AXI_ASSIGN_FROM_REQ(slave\[1\], dm_axi_m_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560281 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                  ^ ariane_xilinx.sv(746) " "Verilog HDL info at ariane_xilinx.sv(746):                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 746 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP ariane_xilinx.sv(747) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(747): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `AXI_ASSIGN_TO_RESP(dm_axi_m_resp, slave\[1\]) ariane_xilinx.sv(747) " "Verilog HDL info at ariane_xilinx.sv(747):     `AXI_ASSIGN_TO_RESP(dm_axi_m_resp, slave\[1\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                ^ ariane_xilinx.sv(747) " "Verilog HDL info at ariane_xilinx.sv(747):                                                 ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_xilinx.sv(747) " "Verilog HDL syntax error at ariane_xilinx.sv(747) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 747 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req) ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776): `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(776) " "Verilog HDL syntax error at ariane_xilinx.sv(776) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req) ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776): `AXI_ASSIGN_FROM_REQ(slave\[0\], axi_ariane_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ ariane_xilinx.sv(776) " "Verilog HDL info at ariane_xilinx.sv(776):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "axi_ariane_req 772 ariane_xilinx.sv(776) " "Verilog HDL warning at ariane_xilinx.sv(776): axi_ariane_req is already implicitly declared on line 772" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 776 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave\[0\]) ariane_xilinx.sv(777) " "Verilog HDL info at ariane_xilinx.sv(777): `AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave\[0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 777 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                              ^ ariane_xilinx.sv(777) " "Verilog HDL info at ariane_xilinx.sv(777):                                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 777 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; ariane_xilinx.sv(777) " "Verilog HDL syntax error at ariane_xilinx.sv(777) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 777 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ ariane_xilinx.sv(813) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(813): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\]) ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813): `AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                   ^ ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813):                    ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( ariane_xilinx.sv(813) " "Verilog HDL syntax error at ariane_xilinx.sv(813) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master ariane_xilinx.sv(813) " "Verilog HDL Declaration error at ariane_xilinx.sv(813): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master ariane_xilinx.sv(240) " "Verilog HDL info at ariane_xilinx.sv(240): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 240 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "ariane_xilinx.sv(813) " "Verilog HDL error at ariane_xilinx.sv(813): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "`AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\]) ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813): `AXI_ASSIGN_TO_REQ(axi_clint_req, master\[ariane_soc::CLINT\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ ariane_xilinx.sv(813) " "Verilog HDL info at ariane_xilinx.sv(813):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 813 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP ariane_xilinx.sv(814) " "Verilog HDL Compiler Directive warning at ariane_xilinx.sv(814): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 814 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560282 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(652) " "Verilog HDL warning at ariane_xilinx.sv(652): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 652 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_addr ariane_xilinx.sv(652) " "Verilog HDL error at ariane_xilinx.sv(652): wrong number of index dimensions at 'slave', cannot select 'aw_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 652 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(653) " "Verilog HDL warning at ariane_xilinx.sv(653): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 653 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_addr ariane_xilinx.sv(653) " "Verilog HDL error at ariane_xilinx.sv(653): wrong number of index dimensions at 'slave', cannot select 'ar_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 653 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(659) " "Verilog HDL warning at ariane_xilinx.sv(659): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 659 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_user ariane_xilinx.sv(659) " "Verilog HDL error at ariane_xilinx.sv(659): wrong number of index dimensions at 'slave', cannot select 'aw_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 659 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(660) " "Verilog HDL warning at ariane_xilinx.sv(660): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 660 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave w_user ariane_xilinx.sv(660) " "Verilog HDL error at ariane_xilinx.sv(660): wrong number of index dimensions at 'slave', cannot select 'w_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 660 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(661) " "Verilog HDL warning at ariane_xilinx.sv(661): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 661 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_user ariane_xilinx.sv(661) " "Verilog HDL error at ariane_xilinx.sv(661): wrong number of index dimensions at 'slave', cannot select 'ar_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 661 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(663) " "Verilog HDL warning at ariane_xilinx.sv(663): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 663 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_id ariane_xilinx.sv(663) " "Verilog HDL error at ariane_xilinx.sv(663): wrong number of index dimensions at 'slave', cannot select 'aw_id'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 663 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(664) " "Verilog HDL warning at ariane_xilinx.sv(664): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 664 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_id ariane_xilinx.sv(664) " "Verilog HDL error at ariane_xilinx.sv(664): wrong number of index dimensions at 'slave', cannot select 'ar_id'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 664 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(665) " "Verilog HDL warning at ariane_xilinx.sv(665): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 665 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_atop ariane_xilinx.sv(665) " "Verilog HDL error at ariane_xilinx.sv(665): wrong number of index dimensions at 'slave', cannot select 'aw_atop'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 665 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(710) " "Verilog HDL warning at ariane_xilinx.sv(710): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 710 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_len ariane_xilinx.sv(710) " "Verilog HDL error at ariane_xilinx.sv(710): wrong number of index dimensions at 'slave', cannot select 'aw_len'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 710 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave ariane_xilinx.sv(711) " "Verilog HDL warning at ariane_xilinx.sv(711): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv" 711 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560283 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STYLE_INT rgmii_lfsr rgmii_lfsr.sv(364) " "Verilog HDL Parameter Declaration warning at rgmii_lfsr.sv(364): Parameter Declaration 'STYLE_INT' in module 'rgmii_lfsr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv" 364 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560286 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh cva6_intel_peripherals.sv(14) " "Verilog HDL error at cva6_intel_peripherals.sv(14): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 14 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh cva6_intel_peripherals.sv(15) " "Verilog HDL error at cva6_intel_peripherals.sv(15): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 15 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL cva6_intel_peripherals.sv(168) " "Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(168): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\]) cva6_intel_peripherals.sv(168) " "Verilog HDL info at cva6_intel_peripherals.sv(168):     `REG_BUS_TYPEDEF_ALL(plic, logic\[31:0\], logic\[31:0\], logic\[3:0\])" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ cva6_intel_peripherals.sv(168) " "Verilog HDL info at cva6_intel_peripherals.sv(168):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel_peripherals.sv(168) " "Verilog HDL syntax error at cva6_intel_peripherals.sv(168) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ cva6_intel_peripherals.sv(173) " "Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(173): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) cva6_intel_peripherals.sv(173) " "Verilog HDL info at cva6_intel_peripherals.sv(173):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                           ^ cva6_intel_peripherals.sv(173) " "Verilog HDL info at cva6_intel_peripherals.sv(173):                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel_peripherals.sv(173) " "Verilog HDL syntax error at cva6_intel_peripherals.sv(173) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "reg_bus cva6_intel_peripherals.sv(173) " "Verilog HDL Declaration error at cva6_intel_peripherals.sv(173): identifier \"reg_bus\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 173 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "reg_bus cva6_intel_peripherals.sv(76) " "Verilog HDL info at cva6_intel_peripherals.sv(76): previous declaration of reg_bus is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 76 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP cva6_intel_peripherals.sv(174) " "Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(174): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 174 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "plic cva6_intel_peripherals.sv(168) " "SystemVerilog Type Name error at cva6_intel_peripherals.sv(168): \"plic\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 168 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725941560290 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module cva6_peripherals cva6_intel_peripherals.sv(743) " "Verilog HDL error at cva6_intel_peripherals.sv(743): module \"cva6_peripherals\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 743 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh cva6_intel.sv(15) " "Verilog HDL info at cva6_intel.sv(15): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel.sv cva6_intel.sv(15) " "Verilog HDL info at cva6_intel.sv(15): back to file 'src/cva6_intel.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh cva6_intel.sv(16) " "Verilog HDL error at cva6_intel.sv(16): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh cva6_intel.sv(17) " "Verilog HDL error at cva6_intel.sv(17): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 17 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "src/agilex7.svh cva6_intel.sv(18) " "Verilog HDL error at cva6_intel.sv(18): cannot open include file src/agilex7.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 18 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_ALL cva6_intel.sv(106) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(106): text macro \"AXI_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 106 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(106) " "Verilog HDL syntax error at cva6_intel.sv(106) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 106 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560291 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ cva6_intel.sv(628) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(628): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 628 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(628) " "Verilog HDL syntax error at cva6_intel.sv(628) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 628 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP cva6_intel.sv(629) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(629): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 629 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; cva6_intel.sv(629) " "Verilog HDL syntax error at cva6_intel.sv(629) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 629 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(658) " "Verilog HDL syntax error at cva6_intel.sv(658) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 658 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "axi_ariane_req 654 cva6_intel.sv(658) " "Verilog HDL warning at cva6_intel.sv(658): axi_ariane_req is already implicitly declared on line 654" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 658 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; cva6_intel.sv(659) " "Verilog HDL syntax error at cva6_intel.sv(659) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 659 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ cva6_intel.sv(695) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(695): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(695) " "Verilog HDL syntax error at cva6_intel.sv(695) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "master cva6_intel.sv(695) " "Verilog HDL Declaration error at cva6_intel.sv(695): identifier \"master\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "master cva6_intel.sv(125) " "Verilog HDL info at cva6_intel.sv(125): previous declaration of master is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 125 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "cva6_intel.sv(695) " "Verilog HDL error at cva6_intel.sv(695): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 695 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP cva6_intel.sv(696) " "Verilog HDL Compiler Directive warning at cva6_intel.sv(696): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 696 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "cal_success 183 cva6_intel.sv(975) " "Verilog HDL warning at cva6_intel.sv(975): cal_success is already implicitly declared on line 183" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 975 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( cva6_intel.sv(1115) " "Verilog HDL syntax error at cva6_intel.sv(1115) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1115 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "dram cva6_intel.sv(1115) " "Verilog HDL Declaration error at cva6_intel.sv(1115): identifier \"dram\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1115 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "dram cva6_intel.sv(896) " "Verilog HDL info at cva6_intel.sv(896): previous declaration of dram is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 896 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Warning" "WVRFX2_VERI_2170_UNCONVERTED" "axi_cdc_src_resp cva6_intel.sv(1116) " "Verilog HDL warning at cva6_intel.sv(1116): data object axi_cdc_src_resp is already declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1116 0 0 0 } }  } 0 18454 "Verilog HDL warning at %2!s!: data object %1!s! is already declared" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_cdc_src_resp cva6_intel.sv(1090) " "Verilog HDL info at cva6_intel.sv(1090): previous declaration of axi_cdc_src_resp is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1090 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Warning" "WVRFX2_VERI_1329_UNCONVERTED" "axi_cdc_src_resp cva6_intel.sv(1116) " "Verilog HDL warning at cva6_intel.sv(1116): second declaration of axi_cdc_src_resp ignored" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1116 0 0 0 } }  } 0 16885 "Verilog HDL warning at %2!s!: second declaration of %1!s! ignored" 0 0 "Design Software" 0 -1 1725941560292 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(529) " "Verilog HDL warning at cva6_intel.sv(529): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 529 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_addr cva6_intel.sv(529) " "Verilog HDL error at cva6_intel.sv(529): wrong number of index dimensions at 'slave', cannot select 'aw_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 529 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(530) " "Verilog HDL warning at cva6_intel.sv(530): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 530 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_addr cva6_intel.sv(530) " "Verilog HDL error at cva6_intel.sv(530): wrong number of index dimensions at 'slave', cannot select 'ar_addr'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 530 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(536) " "Verilog HDL warning at cva6_intel.sv(536): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 536 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_user cva6_intel.sv(536) " "Verilog HDL error at cva6_intel.sv(536): wrong number of index dimensions at 'slave', cannot select 'aw_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 536 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(537) " "Verilog HDL warning at cva6_intel.sv(537): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 537 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave w_user cva6_intel.sv(537) " "Verilog HDL error at cva6_intel.sv(537): wrong number of index dimensions at 'slave', cannot select 'w_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 537 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(538) " "Verilog HDL warning at cva6_intel.sv(538): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 538 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave ar_user cva6_intel.sv(538) " "Verilog HDL error at cva6_intel.sv(538): wrong number of index dimensions at 'slave', cannot select 'ar_user'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 538 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(540) " "Verilog HDL warning at cva6_intel.sv(540): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 540 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Error" "EVRFX2_VERI_2244_UNCONVERTED" "slave aw_id cva6_intel.sv(540) " "Verilog HDL error at cva6_intel.sv(540): wrong number of index dimensions at 'slave', cannot select 'aw_id'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 540 0 0 0 } }  } 0 19563 "Verilog HDL error at %3!s!: wrong number of index dimensions at '%1!s!', cannot select '%2!s!'" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1011_UNCONVERTED" "logic slave cva6_intel.sv(541) " "Verilog HDL warning at cva6_intel.sv(541): can't index into non-array type logic for slave" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 541 0 0 0 } }  } 0 16803 "Verilog HDL warning at %3!s!: can't index into non-array type %1!s! for %2!s!" 0 0 "Design Software" 0 -1 1725941560293 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "apb_demux.sv(44) " "Verilog HDL warning at apb_demux.sv(44): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 44 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560329 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_demux.sv(61) " "Verilog HDL info at apb_demux.sv(61): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 61 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv apb_demux.sv(61) " "Verilog HDL info at apb_demux.sv(61): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 61 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_demux.sv(62) " "Verilog HDL info at apb_demux.sv(62): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 62 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv apb_demux.sv(62) " "Verilog HDL info at apb_demux.sv(62): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 62 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "apb_demux.sv(93) " "Verilog HDL warning at apb_demux.sv(93): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 93 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_err_slv.sv(45) " "Verilog HDL info at apb_err_slv.sv(45): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 45 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv apb_err_slv.sv(45) " "Verilog HDL info at apb_err_slv.sv(45): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 45 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_err_slv.sv(46) " "Verilog HDL info at apb_err_slv.sv(46): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 46 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv apb_err_slv.sv(46) " "Verilog HDL info at apb_err_slv.sv(46): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 46 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560330 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_cdc.sv(236) " "Verilog HDL info at apb_cdc.sv(236): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 236 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560331 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv apb_cdc.sv(236) " "Verilog HDL info at apb_cdc.sv(236): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 236 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560331 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_cdc.sv(237) " "Verilog HDL info at apb_cdc.sv(237): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 237 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560331 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv apb_cdc.sv(237) " "Verilog HDL info at apb_cdc.sv(237): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 237 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560331 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh apb_regs.sv(55) " "Verilog HDL info at apb_regs.sv(55): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 55 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560331 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv apb_regs.sv(55) " "Verilog HDL info at apb_regs.sv(55): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 55 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560331 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_regs.sv(198) " "Verilog HDL info at apb_regs.sv(198): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 198 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560332 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv apb_regs.sv(198) " "Verilog HDL info at apb_regs.sv(198): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 198 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560332 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_regs.sv(199) " "Verilog HDL info at apb_regs.sv(199): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 199 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560332 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv apb_regs.sv(199) " "Verilog HDL info at apb_regs.sv(199): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 199 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560332 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std apb_test.sv(227) " "Verilog HDL error at apb_test.sv(227): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 227 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std apb_test.sv(308) " "Verilog HDL error at apb_test.sv(308): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 308 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std apb_test.sv(230) " "Verilog HDL error at apb_test.sv(230): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 230 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "apb_test.sv(230) " "Verilog HDL error at apb_test.sv(230): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 230 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std apb_test.sv(311) " "Verilog HDL error at apb_test.sv(311): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 311 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "apb_test.sv(311) " "Verilog HDL error at apb_test.sv(311): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 311 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "package apb_test apb_test.sv(342) " "Verilog HDL error at apb_test.sv(342): package \"apb_test\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_test.sv" 342 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh tb_apb_cdc.sv(18) " "Verilog HDL info at tb_apb_cdc.sv(18): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 18 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560333 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv tb_apb_cdc.sv(18) " "Verilog HDL info at tb_apb_cdc.sv(18): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 18 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560334 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_cdc.sv(93) " "Verilog HDL error at tb_apb_cdc.sv(93): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 93 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560334 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_cdc.sv(94) " "Verilog HDL error at tb_apb_cdc.sv(94): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 94 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560334 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_cdc.sv(109) " "Verilog HDL error at tb_apb_cdc.sv(109): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 109 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560334 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_cdc.sv(124) " "Verilog HDL error at tb_apb_cdc.sv(124): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 124 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560334 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module tb_apb_cdc tb_apb_cdc.sv(223) " "Verilog HDL error at tb_apb_cdc.sv(223): module \"tb_apb_cdc\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_cdc.sv" 223 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560334 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh tb_apb_regs.sv(18) " "Verilog HDL info at tb_apb_regs.sv(18): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" 18 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560335 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv tb_apb_regs.sv(18) " "Verilog HDL info at tb_apb_regs.sv(18): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" 18 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560335 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_regs.sv(73) " "Verilog HDL error at tb_apb_regs.sv(73): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" 73 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560335 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module tb_apb_regs tb_apb_regs.sv(260) " "Verilog HDL error at tb_apb_regs.sv(260): module \"tb_apb_regs\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_regs.sv" 260 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560335 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh tb_apb_demux.sv(16) " "Verilog HDL info at tb_apb_demux.sv(16): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560335 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv tb_apb_demux.sv(16) " "Verilog HDL info at tb_apb_demux.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560335 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_demux.sv(71) " "Verilog HDL error at tb_apb_demux.sv(71): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 71 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560336 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_demux.sv(72) " "Verilog HDL error at tb_apb_demux.sv(72): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 72 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560336 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_demux.sv(98) " "Verilog HDL error at tb_apb_demux.sv(98): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 98 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560336 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "apb_test tb_apb_demux.sv(115) " "Verilog HDL error at tb_apb_demux.sv(115): object \"apb_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 115 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560336 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module tb_apb_demux tb_apb_demux.sv(221) " "Verilog HDL error at tb_apb_demux.sv(221): module \"tb_apb_demux\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/tb_apb_demux.sv" 221 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560336 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "apb_node_wrap.sv(54) " "Verilog HDL warning at apb_node_wrap.sv(54): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_node/src/apb_node_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_node/src/apb_node_wrap.sv" 54 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560337 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh reg_uart_wrap.sv(29) " "Verilog HDL info at reg_uart_wrap.sv(29): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" 29 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560341 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv reg_uart_wrap.sv(29) " "Verilog HDL info at reg_uart_wrap.sv(29): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" 29 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560341 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_ADDR_BIT_OFFSET axi_dw_adapter_wr axi_dw_adapter_wr.v(128) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(128): Parameter Declaration 'S_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 128 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_ADDR_BIT_OFFSET axi_dw_adapter_wr axi_dw_adapter_wr.v(129) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(129): Parameter Declaration 'M_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 129 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(130) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(130): Parameter Declaration 'S_WORD_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 130 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(131) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(131): Parameter Declaration 'M_WORD_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 131 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(132) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(132): Parameter Declaration 'S_WORD_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 132 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(133) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(133): Parameter Declaration 'M_WORD_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 133 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_BURST_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(134) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(134): Parameter Declaration 'S_BURST_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 134 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_BURST_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(135) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(135): Parameter Declaration 'M_BURST_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 135 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "EXPAND axi_dw_adapter_wr axi_dw_adapter_wr.v(138) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(138): Parameter Declaration 'EXPAND' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 138 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATA_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(139) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(139): Parameter Declaration 'DATA_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 139 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STRB_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(140) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(140): Parameter Declaration 'STRB_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 140 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_COUNT axi_dw_adapter_wr axi_dw_adapter_wr.v(142) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(142): Parameter Declaration 'SEGMENT_COUNT' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 142 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_DATA_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(144) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(144): Parameter Declaration 'SEGMENT_DATA_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 144 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_STRB_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(145) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(145): Parameter Declaration 'SEGMENT_STRB_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 145 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560343 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_ADDR_BIT_OFFSET axi_dw_adapter_rd axi_dw_adapter_rd.v(116) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(116): Parameter Declaration 'S_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 116 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_ADDR_BIT_OFFSET axi_dw_adapter_rd axi_dw_adapter_rd.v(117) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(117): Parameter Declaration 'M_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 117 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(118) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(118): Parameter Declaration 'S_WORD_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 118 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(119) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(119): Parameter Declaration 'M_WORD_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 119 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(120) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(120): Parameter Declaration 'S_WORD_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 120 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(121) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(121): Parameter Declaration 'M_WORD_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 121 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_BURST_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(122) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(122): Parameter Declaration 'S_BURST_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 122 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_BURST_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(123) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(123): Parameter Declaration 'M_BURST_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 123 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "EXPAND axi_dw_adapter_rd axi_dw_adapter_rd.v(126) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(126): Parameter Declaration 'EXPAND' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 126 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATA_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(127) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(127): Parameter Declaration 'DATA_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 127 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STRB_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(128) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(128): Parameter Declaration 'STRB_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 128 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_COUNT axi_dw_adapter_rd axi_dw_adapter_rd.v(130) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(130): Parameter Declaration 'SEGMENT_COUNT' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 130 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_DATA_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(132) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(132): Parameter Declaration 'SEGMENT_DATA_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 132 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_STRB_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(133) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(133): Parameter Declaration 'SEGMENT_STRB_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 133 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1725941560345 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIOCount package gpio_reg_pkg gpio_reg_pkg.sv(10) " "Verilog HDL warning at gpio_reg_pkg.sv(10): parameter 'GPIOCount' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 10 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "BlockAw package gpio_reg_pkg gpio_reg_pkg.sv(13) " "Verilog HDL warning at gpio_reg_pkg.sv(13): parameter 'BlockAw' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 13 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INFO_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(167) " "Verilog HDL warning at gpio_reg_pkg.sv(167): parameter 'GPIO_INFO_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 167 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_CFG_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(168) " "Verilog HDL warning at gpio_reg_pkg.sv(168): parameter 'GPIO_CFG_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 168 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_MODE_0_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(169) " "Verilog HDL warning at gpio_reg_pkg.sv(169): parameter 'GPIO_GPIO_MODE_0_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 169 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_MODE_1_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(170) " "Verilog HDL warning at gpio_reg_pkg.sv(170): parameter 'GPIO_GPIO_MODE_1_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 170 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(171) " "Verilog HDL warning at gpio_reg_pkg.sv(171): parameter 'GPIO_GPIO_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 171 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_IN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(172) " "Verilog HDL warning at gpio_reg_pkg.sv(172): parameter 'GPIO_GPIO_IN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 172 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_OUT_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(173) " "Verilog HDL warning at gpio_reg_pkg.sv(173): parameter 'GPIO_GPIO_OUT_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 173 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_SET_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(174) " "Verilog HDL warning at gpio_reg_pkg.sv(174): parameter 'GPIO_GPIO_SET_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 174 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_CLEAR_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(175) " "Verilog HDL warning at gpio_reg_pkg.sv(175): parameter 'GPIO_GPIO_CLEAR_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 175 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_TOGGLE_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(176) " "Verilog HDL warning at gpio_reg_pkg.sv(176): parameter 'GPIO_GPIO_TOGGLE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 176 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_RISE_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(177) " "Verilog HDL warning at gpio_reg_pkg.sv(177): parameter 'GPIO_INTRPT_RISE_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 177 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_FALL_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(178) " "Verilog HDL warning at gpio_reg_pkg.sv(178): parameter 'GPIO_INTRPT_FALL_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 178 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_HIGH_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(179) " "Verilog HDL warning at gpio_reg_pkg.sv(179): parameter 'GPIO_INTRPT_LVL_HIGH_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 179 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_LOW_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(180) " "Verilog HDL warning at gpio_reg_pkg.sv(180): parameter 'GPIO_INTRPT_LVL_LOW_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 180 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(181) " "Verilog HDL warning at gpio_reg_pkg.sv(181): parameter 'GPIO_INTRPT_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 181 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_RISE_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(182) " "Verilog HDL warning at gpio_reg_pkg.sv(182): parameter 'GPIO_INTRPT_RISE_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 182 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_FALL_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(183) " "Verilog HDL warning at gpio_reg_pkg.sv(183): parameter 'GPIO_INTRPT_FALL_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 183 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_HIGH_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(184) " "Verilog HDL warning at gpio_reg_pkg.sv(184): parameter 'GPIO_INTRPT_LVL_HIGH_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 184 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_LOW_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(185) " "Verilog HDL warning at gpio_reg_pkg.sv(185): parameter 'GPIO_INTRPT_LVL_LOW_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 185 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INFO_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(188) " "Verilog HDL warning at gpio_reg_pkg.sv(188): parameter 'GPIO_INFO_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 188 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INFO_VERSION_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(189) " "Verilog HDL warning at gpio_reg_pkg.sv(189): parameter 'GPIO_INFO_VERSION_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 189 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_IN_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(190) " "Verilog HDL warning at gpio_reg_pkg.sv(190): parameter 'GPIO_GPIO_IN_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 190 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_SET_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(191) " "Verilog HDL warning at gpio_reg_pkg.sv(191): parameter 'GPIO_GPIO_SET_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 191 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_CLEAR_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(192) " "Verilog HDL warning at gpio_reg_pkg.sv(192): parameter 'GPIO_GPIO_CLEAR_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 192 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_TOGGLE_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(193) " "Verilog HDL warning at gpio_reg_pkg.sv(193): parameter 'GPIO_GPIO_TOGGLE_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 193 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_STATUS_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(194) " "Verilog HDL warning at gpio_reg_pkg.sv(194): parameter 'GPIO_INTRPT_STATUS_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 194 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_PERMIT package gpio_reg_pkg gpio_reg_pkg.sv(220) " "Verilog HDL warning at gpio_reg_pkg.sv(220): parameter 'GPIO_PERMIT' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 220 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh gpio.sv(25) " "Verilog HDL error at gpio.sv(25): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 25 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh gpio.sv(26) " "Verilog HDL error at gpio.sv(26): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 26 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560350 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module gpio gpio.sv(237) " "Verilog HDL error at gpio.sv(237): module \"gpio\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 237 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL gpio.sv(263) " "Verilog HDL Compiler Directive warning at gpio.sv(263): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t) gpio.sv(263) " "Verilog HDL info at gpio.sv(263):   `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                       ^ gpio.sv(263) " "Verilog HDL info at gpio.sv(263):                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio.sv(263) " "Verilog HDL syntax error at gpio.sv(263) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t gpio.sv(263) " "Verilog HDL Declaration error at gpio.sv(263): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t gpio.sv(260) " "Verilog HDL info at gpio.sv(260): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 260 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t gpio.sv(261) " "Verilog HDL info at gpio.sv(261): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 261 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t gpio.sv(262) " "Verilog HDL info at gpio.sv(262): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 262 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t) gpio.sv(263) " "Verilog HDL info at gpio.sv(263):   `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ gpio.sv(263) " "Verilog HDL info at gpio.sv(263):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ gpio.sv(269) " "Verilog HDL Compiler Directive warning at gpio.sv(269): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 269 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `REG_BUS_ASSIGN_TO_REQ(s_reg_req, reg_bus) gpio.sv(269) " "Verilog HDL info at gpio.sv(269):   `REG_BUS_ASSIGN_TO_REQ(s_reg_req, reg_bus)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 269 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ gpio.sv(269) " "Verilog HDL info at gpio.sv(269):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 269 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio.sv(269) " "Verilog HDL syntax error at gpio.sv(269) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 269 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "reg_bus gpio.sv(269) " "Verilog HDL warning at gpio.sv(269): redeclaration of ansi port reg_bus is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 269 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP gpio.sv(270) " "Verilog HDL Compiler Directive warning at gpio.sv(270): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 270 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "reg_bus gpio.sv(263) " "SystemVerilog Type Name error at gpio.sv(263): \"reg_bus\" is not a type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 263 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module gpio_intf gpio.sv(288) " "Verilog HDL error at gpio.sv(288): module \"gpio_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 288 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh gpio_apb_wrap.sv(23) " "Verilog HDL info at gpio_apb_wrap.sv(23): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 23 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560351 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv gpio_apb_wrap.sv(23) " "Verilog HDL info at gpio_apb_wrap.sv(23): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 23 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh gpio_apb_wrap.sv(24) " "Verilog HDL info at gpio_apb_wrap.sv(24): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 24 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv gpio_apb_wrap.sv(24) " "Verilog HDL info at gpio_apb_wrap.sv(24): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 24 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module gpio_input_stage gpio_input_stage.sv(81) " "Verilog HDL warning at gpio_input_stage.sv(81): overwriting previous definition of gpio_input_stage module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage.sv" 81 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "gpio_input_stage gpio_input_stage_no_clk_gates.sv(39) " "Verilog HDL info at gpio_input_stage_no_clk_gates.sv(39): previous definition of module gpio_input_stage is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage_no_clk_gates.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage_no_clk_gates.sv" 39 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/assertions.svh gpio_reg_top.sv(8) " "Verilog HDL info at gpio_reg_top.sv(8): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/assertions.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 8 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv gpio_reg_top.sv(8) " "Verilog HDL info at gpio_reg_top.sv(8): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 8 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560352 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh gpio_reg_top.sv(15455) " "Verilog HDL error at gpio_reg_top.sv(15455): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15455 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh gpio_reg_top.sv(15456) " "Verilog HDL error at gpio_reg_top.sv(15456): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15456 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL gpio_reg_top.sv(15462) " "Verilog HDL Compiler Directive warning at gpio_reg_top.sv(15462): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15462 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio_reg_top.sv(15462) " "Verilog HDL syntax error at gpio_reg_top.sv(15462) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15462 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t gpio_reg_top.sv(15462) " "Verilog HDL Declaration error at gpio_reg_top.sv(15462): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15462 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t gpio_reg_top.sv(15459) " "Verilog HDL info at gpio_reg_top.sv(15459): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15459 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t gpio_reg_top.sv(15460) " "Verilog HDL info at gpio_reg_top.sv(15460): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15460 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t gpio_reg_top.sv(15461) " "Verilog HDL info at gpio_reg_top.sv(15461): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15461 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_TO_REQ gpio_reg_top.sv(15468) " "Verilog HDL Compiler Directive warning at gpio_reg_top.sv(15468): text macro \"REG_BUS_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15468 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio_reg_top.sv(15468) " "Verilog HDL syntax error at gpio_reg_top.sv(15468) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15468 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "regbus_slave gpio_reg_top.sv(15468) " "Verilog HDL warning at gpio_reg_top.sv(15468): redeclaration of ansi port regbus_slave is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15468 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_ASSIGN_FROM_RSP gpio_reg_top.sv(15469) " "Verilog HDL Compiler Directive warning at gpio_reg_top.sv(15469): text macro \"REG_BUS_ASSIGN_FROM_RSP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15469 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module gpio_reg_top_intf gpio_reg_top.sv(15487) " "Verilog HDL error at gpio_reg_top.sv(15487): module \"gpio_reg_top_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15487 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/typedef.svh gpio_axi_lite_wrap.sv(25) " "Verilog HDL error at gpio_axi_lite_wrap.sv(25): cannot open include file register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 25 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "register_interface/assign.svh gpio_axi_lite_wrap.sv(26) " "Verilog HDL error at gpio_axi_lite_wrap.sv(26): cannot open include file register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 26 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh gpio_axi_lite_wrap.sv(27) " "Verilog HDL error at gpio_axi_lite_wrap.sv(27): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 27 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh gpio_axi_lite_wrap.sv(28) " "Verilog HDL error at gpio_axi_lite_wrap.sv(28): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 28 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "REG_BUS_TYPEDEF_ALL gpio_axi_lite_wrap.sv(64) " "Verilog HDL Compiler Directive warning at gpio_axi_lite_wrap.sv(64): text macro \"REG_BUS_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t) gpio_axi_lite_wrap.sv(64) " "Verilog HDL info at gpio_axi_lite_wrap.sv(64):   `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                       ^ gpio_axi_lite_wrap.sv(64) " "Verilog HDL info at gpio_axi_lite_wrap.sv(64):                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio_axi_lite_wrap.sv(64) " "Verilog HDL syntax error at gpio_axi_lite_wrap.sv(64) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t gpio_axi_lite_wrap.sv(64) " "Verilog HDL Declaration error at gpio_axi_lite_wrap.sv(64): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t gpio_axi_lite_wrap.sv(61) " "Verilog HDL info at gpio_axi_lite_wrap.sv(61): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 61 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t gpio_axi_lite_wrap.sv(62) " "Verilog HDL info at gpio_axi_lite_wrap.sv(62): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 62 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t gpio_axi_lite_wrap.sv(63) " "Verilog HDL info at gpio_axi_lite_wrap.sv(63): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 63 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t) gpio_axi_lite_wrap.sv(64) " "Verilog HDL info at gpio_axi_lite_wrap.sv(64):   `REG_BUS_TYPEDEF_ALL(reg_bus, addr_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ gpio_axi_lite_wrap.sv(64) " "Verilog HDL info at gpio_axi_lite_wrap.sv(64):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 64 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_bus_req_t gpio_axi_lite_wrap.sv(76) " "Verilog HDL error at gpio_axi_lite_wrap.sv(76): object \"reg_bus_req_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 76 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560365 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_bus_rsp_t gpio_axi_lite_wrap.sv(77) " "Verilog HDL error at gpio_axi_lite_wrap.sv(77): object \"reg_bus_rsp_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 77 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_bus_req_t gpio_axi_lite_wrap.sv(90) " "Verilog HDL error at gpio_axi_lite_wrap.sv(90): object \"reg_bus_req_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 90 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_bus_rsp_t gpio_axi_lite_wrap.sv(91) " "Verilog HDL error at gpio_axi_lite_wrap.sv(91): object \"reg_bus_rsp_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 91 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module gpio_axi_lite_wrap gpio_axi_lite_wrap.sv(105) " "Verilog HDL error at gpio_axi_lite_wrap.sv(105): module \"gpio_axi_lite_wrap\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 105 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_ALL gpio_axi_lite_wrap.sv(135) " "Verilog HDL Compiler Directive warning at gpio_axi_lite_wrap.sv(135): text macro \"AXI_LITE_TYPEDEF_ALL\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_ALL(axi_lite, addr_t, data_t, strb_t) gpio_axi_lite_wrap.sv(135) " "Verilog HDL info at gpio_axi_lite_wrap.sv(135):   `AXI_LITE_TYPEDEF_ALL(axi_lite, addr_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                        ^ gpio_axi_lite_wrap.sv(135) " "Verilog HDL info at gpio_axi_lite_wrap.sv(135):                         ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio_axi_lite_wrap.sv(135) " "Verilog HDL syntax error at gpio_axi_lite_wrap.sv(135) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t gpio_axi_lite_wrap.sv(135) " "Verilog HDL Declaration error at gpio_axi_lite_wrap.sv(135): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t gpio_axi_lite_wrap.sv(132) " "Verilog HDL info at gpio_axi_lite_wrap.sv(132): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 132 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t gpio_axi_lite_wrap.sv(133) " "Verilog HDL info at gpio_axi_lite_wrap.sv(133): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 133 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t gpio_axi_lite_wrap.sv(134) " "Verilog HDL info at gpio_axi_lite_wrap.sv(134): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 134 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_ALL(axi_lite, addr_t, data_t, strb_t) gpio_axi_lite_wrap.sv(135) " "Verilog HDL info at gpio_axi_lite_wrap.sv(135):   `AXI_LITE_TYPEDEF_ALL(axi_lite, addr_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ gpio_axi_lite_wrap.sv(135) " "Verilog HDL info at gpio_axi_lite_wrap.sv(135):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 135 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_TO_REQ gpio_axi_lite_wrap.sv(140) " "Verilog HDL Compiler Directive warning at gpio_axi_lite_wrap.sv(140): text macro \"AXI_LITE_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 140 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_ASSIGN_TO_REQ(s_axi_lite_req, axi_i) gpio_axi_lite_wrap.sv(140) " "Verilog HDL info at gpio_axi_lite_wrap.sv(140):   `AXI_LITE_ASSIGN_TO_REQ(s_axi_lite_req, axi_i)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 140 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                          ^ gpio_axi_lite_wrap.sv(140) " "Verilog HDL info at gpio_axi_lite_wrap.sv(140):                           ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 140 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( gpio_axi_lite_wrap.sv(140) " "Verilog HDL syntax error at gpio_axi_lite_wrap.sv(140) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 140 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "axi_i gpio_axi_lite_wrap.sv(140) " "Verilog HDL warning at gpio_axi_lite_wrap.sv(140): redeclaration of ansi port axi_i is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 140 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_FROM_RESP gpio_axi_lite_wrap.sv(141) " "Verilog HDL Compiler Directive warning at gpio_axi_lite_wrap.sv(141): text macro \"AXI_LITE_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 141 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module gpio_axi_lite_wrap_intf gpio_axi_lite_wrap.sv(162) " "Verilog HDL error at gpio_axi_lite_wrap.sv(162): module \"gpio_axi_lite_wrap_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 162 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_test tb_gpio.sv(159) " "Verilog HDL error at tb_gpio.sv(159): object \"reg_test\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 159 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560366 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std tb_gpio.sv(443) " "Verilog HDL error at tb_gpio.sv(443): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 443 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_1556_UNCONVERTED" "reg_driver tb_gpio.sv(162) " "Verilog HDL error at tb_gpio.sv(162): reg_driver is an unknown type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 162 0 0 0 } }  } 0 17146 "Verilog HDL error at %2!s!: %1!s! is an unknown type" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_2391_UNCONVERTED" "gpio_reg_driver_t tb_gpio.sv(162) " "Verilog HDL error at tb_gpio.sv(162): invalid expression as initializer for type parameter 'gpio_reg_driver_t'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 162 0 0 0 } }  } 0 21418 "Verilog HDL error at %2!s!: invalid expression as initializer for type parameter '%1!s!'" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(193) " "Verilog HDL error at tb_gpio.sv(193): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 193 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(314) " "Verilog HDL error at tb_gpio.sv(314): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 314 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(331) " "Verilog HDL error at tb_gpio.sv(331): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 331 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(358) " "Verilog HDL error at tb_gpio.sv(358): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 358 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560367 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(424) " "Verilog HDL error at tb_gpio.sv(424): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 424 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std tb_gpio.sv(454) " "Verilog HDL error at tb_gpio.sv(454): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 454 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(454) " "Verilog HDL error at tb_gpio.sv(454): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 454 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(521) " "Verilog HDL error at tb_gpio.sv(521): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 521 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(828) " "Verilog HDL error at tb_gpio.sv(828): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 828 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "tb_gpio.sv(847) " "Verilog HDL error at tb_gpio.sv(847): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 847 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "program test tb_gpio.sv(952) " "Verilog HDL error at tb_gpio.sv(952): program \"test\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/test/tb_gpio.sv" 952 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560368 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "generic_memory.sv(42) " "Verilog HDL warning at generic_memory.sv(42): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv" 42 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "generic_memory.sv(43) " "Verilog HDL warning at generic_memory.sv(43): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv" 43 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "generic_memory.sv(69) " "Verilog HDL warning at generic_memory.sv(69): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/generic_memory.sv" 69 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "tc_clk_and2 tc_clk_xilinx.sv(21) " "Verilog HDL warning at tc_clk_xilinx.sv(21): module tc_clk_and2 is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 21 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_and2 tc_clk.sv(19) " "Verilog HDL info at tc_clk.sv(19): previous definition of module tc_clk_and2 is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 19 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "tc_clk_buffer tc_clk_xilinx.sv(30) " "Verilog HDL warning at tc_clk_xilinx.sv(30): module tc_clk_buffer is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 30 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_buffer tc_clk.sv(28) " "Verilog HDL info at tc_clk.sv(28): previous definition of module tc_clk_buffer is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 28 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module tc_clk_gating tc_clk_xilinx.sv(49) " "Verilog HDL warning at tc_clk_xilinx.sv(49): overwriting previous definition of tc_clk_gating module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 49 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_gating tc_clk.sv(53) " "Verilog HDL info at tc_clk.sv(53): previous definition of module tc_clk_gating is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 53 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "tc_clk_inverter tc_clk_xilinx.sv(58) " "Verilog HDL warning at tc_clk_xilinx.sv(58): module tc_clk_inverter is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 58 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_inverter tc_clk.sv(62) " "Verilog HDL info at tc_clk.sv(62): previous definition of module tc_clk_inverter is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 62 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module tc_clk_mux2 tc_clk_xilinx.sv(74) " "Verilog HDL warning at tc_clk_xilinx.sv(74): overwriting previous definition of tc_clk_mux2 module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 74 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_mux2 tc_clk.sv(83) " "Verilog HDL info at tc_clk.sv(83): previous definition of module tc_clk_mux2 is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 83 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "tc_clk_xor2 tc_clk_xilinx.sv(84) " "Verilog HDL warning at tc_clk_xilinx.sv(84): module tc_clk_xor2 is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 84 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_xor2 tc_clk.sv(93) " "Verilog HDL info at tc_clk.sv(93): previous definition of module tc_clk_xor2 is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 93 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "tc_clk_or2 tc_clk_xilinx.sv(94) " "Verilog HDL warning at tc_clk_xilinx.sv(94): module tc_clk_or2 is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_clk_xilinx.sv" 94 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560369 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_clk_or2 tc_clk.sv(103) " "Verilog HDL info at tc_clk.sv(103): previous definition of module tc_clk_or2 is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv" 103 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560369 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module pad_functional_pd pad_functional_xilinx.sv(29) " "Verilog HDL warning at pad_functional_xilinx.sv(29): overwriting previous definition of pad_functional_pd module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/pad_functional_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/pad_functional_xilinx.sv" 29 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560370 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "pad_functional_pd pad_functional.sv(46) " "Verilog HDL info at pad_functional.sv(46): previous definition of module pad_functional_pd is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pad_functional.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pad_functional.sv" 46 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560370 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module pad_functional_pu pad_functional_xilinx.sv(48) " "Verilog HDL warning at pad_functional_xilinx.sv(48): overwriting previous definition of pad_functional_pu module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/pad_functional_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/pad_functional_xilinx.sv" 48 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560370 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "pad_functional_pu pad_functional.sv(82) " "Verilog HDL info at pad_functional.sv(82): previous definition of module pad_functional_pu is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pad_functional.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pad_functional.sv" 82 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560370 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "tc_sram_xilinx.sv(78) " "Verilog HDL warning at tc_sram_xilinx.sv(78): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_sram_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_sram_xilinx.sv" 78 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560370 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module tc_sram tc_sram.sv(248) " "Verilog HDL warning at tc_sram.sv(248): overwriting previous definition of tc_sram module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv" 248 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560371 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "tc_sram tc_sram_xilinx.sv(220) " "Verilog HDL info at tc_sram_xilinx.sv(220): previous definition of module tc_sram is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_sram_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/fpga/tc_sram_xilinx.sv" 220 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560371 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "CfMath BramDwc.sv(45) " "Verilog HDL error at BramDwc.sv(45): object \"CfMath\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv" 45 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560371 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "BramDwc.sv(144) " "Verilog HDL warning at BramDwc.sv(144): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv" 144 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560371 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module BramDwc BramDwc.sv(149) " "Verilog HDL error at BramDwc.sv(149): module \"BramDwc\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/synth/BramDwc/deps/BramDwc.sv" 149 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560371 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "CfMath BramLogger.sv(51) " "Verilog HDL error at BramLogger.sv(51): object \"CfMath\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramLogger.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramLogger.sv" 51 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560372 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module BramLogger BramLogger.sv(267) " "Verilog HDL error at BramLogger.sv(267): module \"BramLogger\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramLogger.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/BramLogger.sv" 267 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560372 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "CfMath TdpBramArray.sv(39) " "Verilog HDL error at TdpBramArray.sv(39): object \"CfMath\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" 39 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560372 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "TdpBramArray.sv(392) " "Verilog HDL warning at TdpBramArray.sv(392): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" 392 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560373 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "TdpBramArray.sv(393) " "Verilog HDL warning at TdpBramArray.sv(393): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" 393 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560373 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module TdpBramArray TdpBramArray.sv(401) " "Verilog HDL error at TdpBramArray.sv(401): module \"TdpBramArray\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/TdpBramArray.sv" 401 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560373 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "CfMath AxiBramLogger.sv(28) " "Verilog HDL error at AxiBramLogger.sv(28): object \"CfMath\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AxiBramLogger.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AxiBramLogger.sv" 28 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module AxiBramLogger AxiBramLogger.sv(123) " "Verilog HDL error at AxiBramLogger.sv(123): module \"AxiBramLogger\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AxiBramLogger.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AxiBramLogger.sv" 123 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "assertions.sv Testbench.sv(19) " "Verilog HDL error at Testbench.sv(19): cannot open include file assertions.sv" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 19 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "assert_equal_msg Testbench.sv(176) " "Verilog HDL Compiler Directive warning at Testbench.sv(176): text macro \"assert_equal_msg\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "assert_equal_msg assertions.sv(26) " "Verilog HDL info at assertions.sv(26): macro 'assert_equal_msg' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/common/include/assertions.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/common/include/assertions.sv" 26 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.Addr_S, ExpResp.Addr_S, \"Addr_S\", expresp_ln); Testbench.sv(176) " "Verilog HDL info at Testbench.sv(176):           `assert_equal_msg(Bram_PS.Addr_S, ExpResp.Addr_S, \"Addr_S\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                            ^ Testbench.sv(176) " "Verilog HDL info at Testbench.sv(176):                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( Testbench.sv(176) " "Verilog HDL syntax error at Testbench.sv(176) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.Addr_S, ExpResp.Addr_S, \"Addr_S\", expresp_ln); Testbench.sv(176) " "Verilog HDL info at Testbench.sv(176):           `assert_equal_msg(Bram_PS.Addr_S, ExpResp.Addr_S, \"Addr_S\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                           ^ Testbench.sv(176) " "Verilog HDL info at Testbench.sv(176):                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.Addr_S, ExpResp.Addr_S, \"Addr_S\", expresp_ln); Testbench.sv(176) " "Verilog HDL info at Testbench.sv(176):           `assert_equal_msg(Bram_PS.Addr_S, ExpResp.Addr_S, \"Addr_S\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ Testbench.sv(176) " "Verilog HDL info at Testbench.sv(176):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 176 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.WrEn_S, ExpResp.WrEn_S, \"WrEn_S\", expresp_ln); Testbench.sv(177) " "Verilog HDL info at Testbench.sv(177):           `assert_equal_msg(Bram_PS.WrEn_S, ExpResp.WrEn_S, \"WrEn_S\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 177 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                           ^ Testbench.sv(177) " "Verilog HDL info at Testbench.sv(177):                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 177 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ", Testbench.sv(177) " "Verilog HDL syntax error at Testbench.sv(177) near text ," {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 177 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.WrEn_S, ExpResp.WrEn_S, \"WrEn_S\", expresp_ln); Testbench.sv(177) " "Verilog HDL info at Testbench.sv(177):           `assert_equal_msg(Bram_PS.WrEn_S, ExpResp.WrEn_S, \"WrEn_S\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 177 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ Testbench.sv(177) " "Verilog HDL info at Testbench.sv(177):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 177 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.Wr_D,   ExpResp.Wr_D, \"Wr_D\", expresp_ln); Testbench.sv(178) " "Verilog HDL info at Testbench.sv(178):           `assert_equal_msg(Bram_PS.Wr_D,   ExpResp.Wr_D, \"Wr_D\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 178 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                         ^ Testbench.sv(178) " "Verilog HDL info at Testbench.sv(178):                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 178 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ", Testbench.sv(178) " "Verilog HDL syntax error at Testbench.sv(178) near text ," {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 178 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PS.Wr_D,   ExpResp.Wr_D, \"Wr_D\", expresp_ln); Testbench.sv(178) " "Verilog HDL info at Testbench.sv(178):           `assert_equal_msg(Bram_PS.Wr_D,   ExpResp.Wr_D, \"Wr_D\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 178 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ Testbench.sv(178) " "Verilog HDL info at Testbench.sv(178):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 178 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PM.Rd_D,   ExpResp.Rd_D, \"Rd_D\", expresp_ln); Testbench.sv(179) " "Verilog HDL info at Testbench.sv(179):           `assert_equal_msg(Bram_PM.Rd_D,   ExpResp.Rd_D, \"Rd_D\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 179 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                         ^ Testbench.sv(179) " "Verilog HDL info at Testbench.sv(179):                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 179 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ", Testbench.sv(179) " "Verilog HDL syntax error at Testbench.sv(179) near text ," {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 179 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560374 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "          `assert_equal_msg(Bram_PM.Rd_D,   ExpResp.Rd_D, \"Rd_D\", expresp_ln); Testbench.sv(179) " "Verilog HDL info at Testbench.sv(179):           `assert_equal_msg(Bram_PM.Rd_D,   ExpResp.Rd_D, \"Rd_D\", expresp_ln);" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 179 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560375 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ Testbench.sv(179) " "Verilog HDL info at Testbench.sv(179):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 179 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560375 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module Testbench Testbench.sv(213) " "Verilog HDL error at Testbench.sv(213): module \"Testbench\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/behav/BramDwc/Testbench.sv" 213 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560375 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_mux.sv(21) " "Verilog HDL info at axi_lite_mux.sv(21): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 21 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560375 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv axi_lite_mux.sv(21) " "Verilog HDL info at axi_lite_mux.sv(21): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 21 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560375 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_lite_mux.sv(390) " "Verilog HDL error at axi_lite_mux.sv(390): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 390 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_lite_mux.sv(391) " "Verilog HDL error at axi_lite_mux.sv(391): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 391 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_lite_mux.sv(420) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(420): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 420 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_mux.sv(420) " "Verilog HDL syntax error at axi_lite_mux.sv(420) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 420 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_mux.sv(420) " "Verilog HDL Declaration error at axi_lite_mux.sv(420): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 420 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_mux.sv(416) " "Verilog HDL info at axi_lite_mux.sv(416): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 416 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_lite_mux.sv(421) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(421): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 421 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_mux.sv(421) " "Verilog HDL Declaration error at axi_lite_mux.sv(421): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 421 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_mux.sv(417) " "Verilog HDL info at axi_lite_mux.sv(417): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 417 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_lite_mux.sv(418) " "Verilog HDL info at axi_lite_mux.sv(418): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 418 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_mux.sv(421) " "Verilog HDL syntax error at axi_lite_mux.sv(421) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 421 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_lite_mux.sv(422) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(422): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 422 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_B_CHAN_T typedef.svh(150) " "Verilog HDL info at typedef.svh(150): macro 'AXI_LITE_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 150 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AR_CHAN_T axi_lite_mux.sv(423) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(423): text macro \"AXI_LITE_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 423 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AR_CHAN_T typedef.svh(154) " "Verilog HDL info at typedef.svh(154): macro 'AXI_LITE_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 154 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_mux.sv(423) " "Verilog HDL Declaration error at axi_lite_mux.sv(423): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 423 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_mux.sv(416) " "Verilog HDL info at axi_lite_mux.sv(416): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 416 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_lite_mux.sv(424) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(424): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 424 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_R_CHAN_T typedef.svh(159) " "Verilog HDL info at typedef.svh(159): macro 'AXI_LITE_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 159 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_mux.sv(424) " "Verilog HDL Declaration error at axi_lite_mux.sv(424): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 424 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_mux.sv(417) " "Verilog HDL info at axi_lite_mux.sv(417): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 417 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_REQ_T axi_lite_mux.sv(425) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(425): text macro \"AXI_LITE_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 425 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_REQ_T typedef.svh(164) " "Verilog HDL info at typedef.svh(164): macro 'AXI_LITE_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 164 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_mux.sv(425) " "Verilog HDL syntax error at axi_lite_mux.sv(425) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 425 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_RESP_T axi_lite_mux.sv(426) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(426): text macro \"AXI_LITE_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 426 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_RESP_T typedef.svh(175) " "Verilog HDL info at typedef.svh(175): macro 'AXI_LITE_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 175 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_mux.sv(426) " "Verilog HDL syntax error at axi_lite_mux.sv(426) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 426 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_TO_REQ axi_lite_mux.sv(434) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(434): text macro \"AXI_LITE_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 434 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_TO_REQ assign.svh(484) " "Verilog HDL info at assign.svh(484): macro 'AXI_LITE_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 484 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_mux.sv(434) " "Verilog HDL syntax error at axi_lite_mux.sv(434) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 434 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_FROM_RESP axi_lite_mux.sv(435) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(435): text macro \"AXI_LITE_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 435 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_FROM_RESP assign.svh(433) " "Verilog HDL info at assign.svh(433): macro 'AXI_LITE_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 433 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_mux.sv(435) " "Verilog HDL syntax error at axi_lite_mux.sv(435) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 435 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_FROM_REQ axi_lite_mux.sv(438) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(438): text macro \"AXI_LITE_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 438 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_FROM_REQ assign.svh(432) " "Verilog HDL info at assign.svh(432): macro 'AXI_LITE_ASSIGN_FROM_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 432 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_TO_RESP axi_lite_mux.sv(439) " "Verilog HDL Compiler Directive warning at axi_lite_mux.sv(439): text macro \"AXI_LITE_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 439 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_TO_RESP assign.svh(485) " "Verilog HDL info at assign.svh(485): macro 'AXI_LITE_ASSIGN_TO_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 485 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560376 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(757) " "Verilog HDL error at axi_test.sv(757): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 757 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560377 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(764) " "Verilog HDL error at axi_test.sv(764): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 764 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560377 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(772) " "Verilog HDL error at axi_test.sv(772): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 772 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(785) " "Verilog HDL error at axi_test.sv(785): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 785 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(792) " "Verilog HDL error at axi_test.sv(792): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 792 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(812) " "Verilog HDL error at axi_test.sv(812): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 812 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(817) " "Verilog HDL error at axi_test.sv(817): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 817 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(824) " "Verilog HDL error at axi_test.sv(824): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 824 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(843) " "Verilog HDL error at axi_test.sv(843): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 843 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(844) " "Verilog HDL error at axi_test.sv(844): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 844 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(881) " "Verilog HDL error at axi_test.sv(881): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 881 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(891) " "Verilog HDL error at axi_test.sv(891): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 891 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(931) " "Verilog HDL error at axi_test.sv(931): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 931 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560378 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(936) " "Verilog HDL error at axi_test.sv(936): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 936 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560379 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(954) " "Verilog HDL error at axi_test.sv(954): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 954 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560379 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(1002) " "Verilog HDL error at axi_test.sv(1002): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 1002 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560379 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(1119) " "Verilog HDL error at axi_test.sv(1119): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 1119 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560379 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "rand_id_queue_pkg axi_test.sv(1189) " "Verilog HDL error at axi_test.sv(1189): object \"rand_id_queue_pkg\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 1189 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560379 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std axi_test.sv(1225) " "Verilog HDL error at axi_test.sv(1225): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_test.sv" 1225 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560379 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "interface AXI_BUS axi_intf.sv(101) " "Verilog HDL warning at axi_intf.sv(101): overwriting previous definition of AXI_BUS interface" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 101 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560386 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS axi_intf.sv(103) " "Verilog HDL info at axi_intf.sv(103): previous definition of module AXI_BUS is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" 103 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560386 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "interface AXI_BUS_ASYNC axi_intf.sv(335) " "Verilog HDL warning at axi_intf.sv(335): overwriting previous definition of AXI_BUS_ASYNC interface" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 335 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS_ASYNC axi_intf.sv(185) " "Verilog HDL info at axi_intf.sv(185): previous definition of module AXI_BUS_ASYNC is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" 185 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_intf.sv(338) " "Verilog HDL error at axi_intf.sv(338): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 338 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_intf.sv(357) " "Verilog HDL Compiler Directive warning at axi_intf.sv(357): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_intf.sv(357) " "Verilog HDL info at axi_intf.sv(357):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_intf.sv(357) " "Verilog HDL info at axi_intf.sv(357):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_intf.sv(357) " "Verilog HDL syntax error at axi_intf.sv(357) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_intf.sv(357) " "Verilog HDL Declaration error at axi_intf.sv(357): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_intf.sv(352) " "Verilog HDL info at axi_intf.sv(352): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 352 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_intf.sv(351) " "Verilog HDL info at axi_intf.sv(351): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 351 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_intf.sv(355) " "Verilog HDL info at axi_intf.sv(355): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 355 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_intf.sv(357) " "Verilog HDL info at axi_intf.sv(357):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_intf.sv(357) " "Verilog HDL info at axi_intf.sv(357):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 357 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_intf.sv(358) " "Verilog HDL Compiler Directive warning at axi_intf.sv(358): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 358 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_intf.sv(358) " "Verilog HDL Declaration error at axi_intf.sv(358): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 358 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_intf.sv(353) " "Verilog HDL info at axi_intf.sv(353): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 353 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_intf.sv(354) " "Verilog HDL info at axi_intf.sv(354): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 354 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_intf.sv(355) " "Verilog HDL info at axi_intf.sv(355): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 355 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_intf.sv(358) " "Verilog HDL info at axi_intf.sv(358):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 358 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_intf.sv(358) " "Verilog HDL info at axi_intf.sv(358):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 358 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_intf.sv(358) " "Verilog HDL syntax error at axi_intf.sv(358) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 358 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_intf.sv(359) " "Verilog HDL Compiler Directive warning at axi_intf.sv(359): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 359 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_intf.sv(359) " "Verilog HDL Declaration error at axi_intf.sv(359): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 359 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_intf.sv(351) " "Verilog HDL info at axi_intf.sv(351): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 351 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_intf.sv(355) " "Verilog HDL info at axi_intf.sv(355): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 355 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_intf.sv(359) " "Verilog HDL info at axi_intf.sv(359):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 359 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_intf.sv(359) " "Verilog HDL info at axi_intf.sv(359):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 359 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_intf.sv(359) " "Verilog HDL syntax error at axi_intf.sv(359) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 359 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_intf.sv(360) " "Verilog HDL Compiler Directive warning at axi_intf.sv(360): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 360 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_intf.sv(360) " "Verilog HDL Declaration error at axi_intf.sv(360): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 360 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_intf.sv(352) " "Verilog HDL info at axi_intf.sv(352): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 352 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_intf.sv(351) " "Verilog HDL info at axi_intf.sv(351): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 351 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_intf.sv(355) " "Verilog HDL info at axi_intf.sv(355): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 355 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_intf.sv(360) " "Verilog HDL info at axi_intf.sv(360):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 360 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_intf.sv(360) " "Verilog HDL info at axi_intf.sv(360):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 360 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_intf.sv(360) " "Verilog HDL syntax error at axi_intf.sv(360) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 360 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_intf.sv(361) " "Verilog HDL Compiler Directive warning at axi_intf.sv(361): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 361 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_intf.sv(361) " "Verilog HDL Declaration error at axi_intf.sv(361): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 361 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_intf.sv(353) " "Verilog HDL info at axi_intf.sv(353): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 353 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_intf.sv(351) " "Verilog HDL info at axi_intf.sv(351): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 351 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_intf.sv(355) " "Verilog HDL info at axi_intf.sv(355): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 355 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_intf.sv(361) " "Verilog HDL info at axi_intf.sv(361):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 361 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_intf.sv(361) " "Verilog HDL info at axi_intf.sv(361):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 361 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_intf.sv(361) " "Verilog HDL syntax error at axi_intf.sv(361) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 361 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "aw_data axi_intf.sv(379) " "Verilog HDL error at axi_intf.sv(379): object \"aw_data\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 379 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "aw_data axi_intf.sv(386) " "Verilog HDL error at axi_intf.sv(386): object \"aw_data\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 386 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "interface AXI_BUS_ASYNC_GRAY axi_intf.sv(388) " "Verilog HDL error at axi_intf.sv(388): interface \"AXI_BUS_ASYNC_GRAY\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 388 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "interface AXI_LITE axi_intf.sv(444) " "Verilog HDL error at axi_intf.sv(444): interface \"AXI_LITE\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 444 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "interface AXI_LITE_DV axi_intf.sv(502) " "Verilog HDL error at axi_intf.sv(502): interface \"AXI_LITE_DV\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 502 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_intf.sv(518) " "Verilog HDL Compiler Directive warning at axi_intf.sv(518): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 518 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_intf.sv(518) " "Verilog HDL info at axi_intf.sv(518):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 518 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_intf.sv(518) " "Verilog HDL info at axi_intf.sv(518):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 518 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_intf.sv(518) " "Verilog HDL syntax error at axi_intf.sv(518) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 518 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_intf.sv(518) " "Verilog HDL Declaration error at axi_intf.sv(518): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 518 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_intf.sv(514) " "Verilog HDL info at axi_intf.sv(514): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 514 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_intf.sv(519) " "Verilog HDL Compiler Directive warning at axi_intf.sv(519): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 519 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_intf.sv(519) " "Verilog HDL Declaration error at axi_intf.sv(519): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 519 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560387 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_intf.sv(515) " "Verilog HDL info at axi_intf.sv(515): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 515 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_intf.sv(516) " "Verilog HDL info at axi_intf.sv(516): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 516 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) axi_intf.sv(519) " "Verilog HDL info at axi_intf.sv(519):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 519 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_intf.sv(519) " "Verilog HDL info at axi_intf.sv(519):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 519 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_lite_xbar.sv(20) " "Verilog HDL error at axi_lite_xbar.sv(20): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 20 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_lite_xbar.sv(54) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(54): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, logic, logic) axi_lite_xbar.sv(54) " "Verilog HDL info at axi_lite_xbar.sv(54):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, logic, logic)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_lite_xbar.sv(54) " "Verilog HDL info at axi_lite_xbar.sv(54):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_xbar.sv(54) " "Verilog HDL syntax error at axi_lite_xbar.sv(54) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_xbar.sv(54) " "Verilog HDL Declaration error at axi_lite_xbar.sv(54): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_xbar.sv(47) " "Verilog HDL info at axi_lite_xbar.sv(47): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 47 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, logic, logic) axi_lite_xbar.sv(54) " "Verilog HDL info at axi_lite_xbar.sv(54):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, logic, logic)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_lite_xbar.sv(54) " "Verilog HDL info at axi_lite_xbar.sv(54):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 logic axi_lite_xbar.sv(54) " "Verilog HDL error at axi_lite_xbar.sv(54): SystemVerilog 2009 keyword logic used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 54 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_lite_xbar.sv(55) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(55): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 55 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_xbar.sv(55) " "Verilog HDL Declaration error at axi_lite_xbar.sv(55): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 55 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_xbar.sv(48) " "Verilog HDL info at axi_lite_xbar.sv(48): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 48 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_lite_xbar.sv(49) " "Verilog HDL info at axi_lite_xbar.sv(49): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 49 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, logic) axi_lite_xbar.sv(55) " "Verilog HDL info at axi_lite_xbar.sv(55):   `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, logic)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 55 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_lite_xbar.sv(55) " "Verilog HDL info at axi_lite_xbar.sv(55):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 55 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "logic axi_lite_xbar.sv(55) " "Verilog HDL syntax error at axi_lite_xbar.sv(55) near text logic" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 55 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 logic axi_lite_xbar.sv(55) " "Verilog HDL error at axi_lite_xbar.sv(55): SystemVerilog 2009 keyword logic used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 55 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_lite_xbar.sv(56) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(56): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 56 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_lite_xbar.sv(57) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(57): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 57 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_xbar.sv(57) " "Verilog HDL Declaration error at axi_lite_xbar.sv(57): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 57 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_xbar.sv(47) " "Verilog HDL info at axi_lite_xbar.sv(47): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 47 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, logic, logic) axi_lite_xbar.sv(57) " "Verilog HDL info at axi_lite_xbar.sv(57):   `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, logic, logic)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 57 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                      ^ axi_lite_xbar.sv(57) " "Verilog HDL info at axi_lite_xbar.sv(57):                                                       ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 57 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "logic axi_lite_xbar.sv(57) " "Verilog HDL syntax error at axi_lite_xbar.sv(57) near text logic" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 57 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 logic axi_lite_xbar.sv(57) " "Verilog HDL error at axi_lite_xbar.sv(57): SystemVerilog 2009 keyword logic used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 57 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_lite_xbar.sv(58) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(58): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 58 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_xbar.sv(58) " "Verilog HDL Declaration error at axi_lite_xbar.sv(58): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 58 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_xbar.sv(48) " "Verilog HDL info at axi_lite_xbar.sv(48): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 48 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, logic, logic) axi_lite_xbar.sv(58) " "Verilog HDL info at axi_lite_xbar.sv(58):   `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, logic, logic)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 58 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_lite_xbar.sv(58) " "Verilog HDL info at axi_lite_xbar.sv(58):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 58 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "logic axi_lite_xbar.sv(58) " "Verilog HDL syntax error at axi_lite_xbar.sv(58) near text logic" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 58 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 logic axi_lite_xbar.sv(58) " "Verilog HDL error at axi_lite_xbar.sv(58): SystemVerilog 2009 keyword logic used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 58 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_lite_xbar.sv(59) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(59): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 59 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t) axi_lite_xbar.sv(59) " "Verilog HDL info at axi_lite_xbar.sv(59):   `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 59 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                               ^ axi_lite_xbar.sv(59) " "Verilog HDL info at axi_lite_xbar.sv(59):                                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 59 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_xbar.sv(59) " "Verilog HDL syntax error at axi_lite_xbar.sv(59) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 59 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_lite_xbar.sv(60) " "Verilog HDL Compiler Directive warning at axi_lite_xbar.sv(60): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 60 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t) axi_lite_xbar.sv(60) " "Verilog HDL info at axi_lite_xbar.sv(60):   `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 60 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                ^ axi_lite_xbar.sv(60) " "Verilog HDL info at axi_lite_xbar.sv(60):                                                                 ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 60 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_xbar.sv(60) " "Verilog HDL syntax error at axi_lite_xbar.sv(60) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 60 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560388 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "slv_reqs axi_lite_xbar.sv(164) " "Verilog HDL error at axi_lite_xbar.sv(164): object \"slv_reqs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 164 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "full_req_t axi_lite_xbar.sv(174) " "Verilog HDL error at axi_lite_xbar.sv(174): object \"full_req_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 174 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "full_resp_t axi_lite_xbar.sv(175) " "Verilog HDL error at axi_lite_xbar.sv(175): object \"full_resp_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 175 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "slv_reqs axi_lite_xbar.sv(177) " "Verilog HDL error at axi_lite_xbar.sv(177): object \"slv_reqs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 177 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_cdc_dst.sv(18) " "Verilog HDL error at axi_cdc_dst.sv(18): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 18 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_cdc_dst.sv(19) " "Verilog HDL error at axi_cdc_dst.sv(19): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 19 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cdc_dst axi_cdc_dst.sv(130) " "Verilog HDL error at axi_cdc_dst.sv(130): module \"axi_cdc_dst\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 130 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_cdc_dst.sv(154) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(154): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cdc_dst.sv(154) " "Verilog HDL info at axi_cdc_dst.sv(154):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_cdc_dst.sv(154) " "Verilog HDL info at axi_cdc_dst.sv(154):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc_dst.sv(154) " "Verilog HDL syntax error at axi_cdc_dst.sv(154) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc_dst.sv(154) " "Verilog HDL Declaration error at axi_cdc_dst.sv(154): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc_dst.sv(150) " "Verilog HDL info at axi_cdc_dst.sv(150): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_dst.sv(149) " "Verilog HDL info at axi_cdc_dst.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_dst.sv(153) " "Verilog HDL info at axi_cdc_dst.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cdc_dst.sv(154) " "Verilog HDL info at axi_cdc_dst.sv(154):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc_dst.sv(154) " "Verilog HDL info at axi_cdc_dst.sv(154):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_cdc_dst.sv(155) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(155): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc_dst.sv(155) " "Verilog HDL Declaration error at axi_cdc_dst.sv(155): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 155 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc_dst.sv(151) " "Verilog HDL info at axi_cdc_dst.sv(151): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 151 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cdc_dst.sv(152) " "Verilog HDL info at axi_cdc_dst.sv(152): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 152 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_dst.sv(153) " "Verilog HDL info at axi_cdc_dst.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_cdc_dst.sv(155) " "Verilog HDL info at axi_cdc_dst.sv(155):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc_dst.sv(155) " "Verilog HDL info at axi_cdc_dst.sv(155):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_dst.sv(155) " "Verilog HDL syntax error at axi_cdc_dst.sv(155) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 155 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_cdc_dst.sv(156) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(156): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 156 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560389 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_cdc_dst.sv(156) " "Verilog HDL Declaration error at axi_cdc_dst.sv(156): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 156 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_dst.sv(149) " "Verilog HDL info at axi_cdc_dst.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_dst.sv(153) " "Verilog HDL info at axi_cdc_dst.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_cdc_dst.sv(156) " "Verilog HDL info at axi_cdc_dst.sv(156):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_cdc_dst.sv(156) " "Verilog HDL info at axi_cdc_dst.sv(156):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_dst.sv(156) " "Verilog HDL syntax error at axi_cdc_dst.sv(156) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 156 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_cdc_dst.sv(157) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(157): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 157 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc_dst.sv(157) " "Verilog HDL Declaration error at axi_cdc_dst.sv(157): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 157 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc_dst.sv(150) " "Verilog HDL info at axi_cdc_dst.sv(150): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_dst.sv(149) " "Verilog HDL info at axi_cdc_dst.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_dst.sv(153) " "Verilog HDL info at axi_cdc_dst.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_cdc_dst.sv(157) " "Verilog HDL info at axi_cdc_dst.sv(157):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 157 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc_dst.sv(157) " "Verilog HDL info at axi_cdc_dst.sv(157):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 157 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_dst.sv(157) " "Verilog HDL syntax error at axi_cdc_dst.sv(157) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 157 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_cdc_dst.sv(158) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(158): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 158 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc_dst.sv(158) " "Verilog HDL Declaration error at axi_cdc_dst.sv(158): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 158 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc_dst.sv(151) " "Verilog HDL info at axi_cdc_dst.sv(151): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 151 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_dst.sv(149) " "Verilog HDL info at axi_cdc_dst.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_dst.sv(153) " "Verilog HDL info at axi_cdc_dst.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_cdc_dst.sv(158) " "Verilog HDL info at axi_cdc_dst.sv(158):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 158 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_cdc_dst.sv(158) " "Verilog HDL info at axi_cdc_dst.sv(158):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 158 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_dst.sv(158) " "Verilog HDL syntax error at axi_cdc_dst.sv(158) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 158 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_cdc_dst.sv(159) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(159): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 159 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_cdc_dst.sv(159) " "Verilog HDL info at axi_cdc_dst.sv(159):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 159 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_cdc_dst.sv(159) " "Verilog HDL info at axi_cdc_dst.sv(159):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 159 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_dst.sv(159) " "Verilog HDL syntax error at axi_cdc_dst.sv(159) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 159 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_cdc_dst.sv(160) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(160): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 160 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_cdc_dst.sv(160) " "Verilog HDL info at axi_cdc_dst.sv(160):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_cdc_dst.sv(160) " "Verilog HDL info at axi_cdc_dst.sv(160):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_dst.sv(160) " "Verilog HDL syntax error at axi_cdc_dst.sv(160) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 160 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_cdc_dst.sv(196) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(196): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 196 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_REQ assign.svh(200) " "Verilog HDL info at assign.svh(200): macro 'AXI_ASSIGN_FROM_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 200 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_FROM_REQ(dst, dst_req) axi_cdc_dst.sv(196) " "Verilog HDL info at axi_cdc_dst.sv(196):   `AXI_ASSIGN_FROM_REQ(dst, dst_req)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 196 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                       ^ axi_cdc_dst.sv(196) " "Verilog HDL info at axi_cdc_dst.sv(196):                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 196 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc_dst.sv(196) " "Verilog HDL syntax error at axi_cdc_dst.sv(196) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 196 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "dst_req 192 axi_cdc_dst.sv(196) " "Verilog HDL warning at axi_cdc_dst.sv(196): dst_req is already implicitly declared on line 192" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 196 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_cdc_dst.sv(197) " "Verilog HDL Compiler Directive warning at axi_cdc_dst.sv(197): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 197 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_RESP assign.svh(253) " "Verilog HDL info at assign.svh(253): macro 'AXI_ASSIGN_TO_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 253 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "dst axi_cdc_dst.sv(197) " "Verilog HDL warning at axi_cdc_dst.sv(197): redeclaration of ansi port dst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 197 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  AXI_LITE.Master             dst axi_cdc_dst.sv(213) " "Verilog HDL info at axi_cdc_dst.sv(213):   AXI_LITE.Master             dst" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 213 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ axi_cdc_dst.sv(213) " "Verilog HDL info at axi_cdc_dst.sv(213):                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 213 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "Master axi_cdc_dst.sv(213) " "Verilog HDL syntax error at axi_cdc_dst.sv(213) near text Master" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 213 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  AXI_LITE.Master             dst axi_cdc_dst.sv(213) " "Verilog HDL info at axi_cdc_dst.sv(213):   AXI_LITE.Master             dst" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 213 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ axi_cdc_dst.sv(213) " "Verilog HDL info at axi_cdc_dst.sv(213):                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 213 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc_dst.sv(216) " "Verilog HDL Declaration error at axi_cdc_dst.sv(216): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 216 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc_dst.sv(150) " "Verilog HDL info at axi_cdc_dst.sv(150): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc_dst.sv(217) " "Verilog HDL Declaration error at axi_cdc_dst.sv(217): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 217 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc_dst.sv(151) " "Verilog HDL info at axi_cdc_dst.sv(151): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 151 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_id_remap.sv(16) " "Verilog HDL info at axi_id_remap.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv axi_id_remap.sv(16) " "Verilog HDL info at axi_id_remap.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560390 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_id_remap.sv(574) " "Verilog HDL error at axi_id_remap.sv(574): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 574 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_id_remap.sv(575) " "Verilog HDL error at axi_id_remap.sv(575): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 575 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_id_remap.sv(600) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(600): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 600 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_id_remap.sv(600) " "Verilog HDL syntax error at axi_id_remap.sv(600) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 600 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_addr_t axi_id_remap.sv(600) " "Verilog HDL Declaration error at axi_id_remap.sv(600): identifier \"axi_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 600 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_addr_t axi_id_remap.sv(595) " "Verilog HDL info at axi_id_remap.sv(595): previous declaration of axi_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 595 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_remap.sv(593) " "Verilog HDL info at axi_id_remap.sv(593): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 593 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_id_remap.sv(601) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(601): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 601 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_data_t axi_id_remap.sv(601) " "Verilog HDL Declaration error at axi_id_remap.sv(601): identifier \"axi_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 601 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_data_t axi_id_remap.sv(596) " "Verilog HDL info at axi_id_remap.sv(596): previous declaration of axi_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 596 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_strb_t axi_id_remap.sv(597) " "Verilog HDL info at axi_id_remap.sv(597): previous declaration of axi_strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 597 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(601) " "Verilog HDL syntax error at axi_id_remap.sv(601) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 601 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_id_remap.sv(602) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(602): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 602 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_id_t axi_id_remap.sv(602) " "Verilog HDL Declaration error at axi_id_remap.sv(602): identifier \"slv_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 602 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_remap.sv(593) " "Verilog HDL info at axi_id_remap.sv(593): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 593 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(602) " "Verilog HDL syntax error at axi_id_remap.sv(602) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 602 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_id_remap.sv(603) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(603): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 603 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560391 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_addr_t axi_id_remap.sv(603) " "Verilog HDL Declaration error at axi_id_remap.sv(603): identifier \"axi_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 603 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_addr_t axi_id_remap.sv(595) " "Verilog HDL info at axi_id_remap.sv(595): previous declaration of axi_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 595 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_remap.sv(593) " "Verilog HDL info at axi_id_remap.sv(593): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 593 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(603) " "Verilog HDL syntax error at axi_id_remap.sv(603) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 603 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_id_remap.sv(604) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(604): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 604 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_data_t axi_id_remap.sv(604) " "Verilog HDL Declaration error at axi_id_remap.sv(604): identifier \"axi_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 604 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_data_t axi_id_remap.sv(596) " "Verilog HDL info at axi_id_remap.sv(596): previous declaration of axi_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 596 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_remap.sv(593) " "Verilog HDL info at axi_id_remap.sv(593): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 593 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(604) " "Verilog HDL syntax error at axi_id_remap.sv(604) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 604 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_id_remap.sv(605) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(605): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 605 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(605) " "Verilog HDL syntax error at axi_id_remap.sv(605) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 605 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_id_remap.sv(606) " "Verilog HDL Compiler Directive warning at axi_id_remap.sv(606): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 606 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(606) " "Verilog HDL syntax error at axi_id_remap.sv(606) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 606 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_addr_t axi_id_remap.sv(608) " "Verilog HDL Declaration error at axi_id_remap.sv(608): identifier \"axi_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 608 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_addr_t axi_id_remap.sv(595) " "Verilog HDL info at axi_id_remap.sv(595): previous declaration of axi_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 595 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_id_remap.sv(594) " "Verilog HDL info at axi_id_remap.sv(594): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 594 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(608) " "Verilog HDL syntax error at axi_id_remap.sv(608) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 608 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_data_t axi_id_remap.sv(609) " "Verilog HDL Declaration error at axi_id_remap.sv(609): identifier \"axi_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 609 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_data_t axi_id_remap.sv(596) " "Verilog HDL info at axi_id_remap.sv(596): previous declaration of axi_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 596 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_strb_t axi_id_remap.sv(597) " "Verilog HDL info at axi_id_remap.sv(597): previous declaration of axi_strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 597 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_remap.sv(609) " "Verilog HDL syntax error at axi_id_remap.sv(609) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 609 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_id_t axi_id_remap.sv(610) " "Verilog HDL Declaration error at axi_id_remap.sv(610): identifier \"mst_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 610 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_id_remap.sv(594) " "Verilog HDL info at axi_id_remap.sv(594): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 594 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_user_t axi_id_remap.sv(598) " "Verilog HDL info at axi_id_remap.sv(598): previous declaration of axi_user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 598 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_sim_mem.sv(7) " "Verilog HDL error at axi_sim_mem.sv(7): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 7 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_sim_mem.sv(58) " "Verilog HDL Compiler Directive warning at axi_sim_mem.sv(58): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t) axi_sim_mem.sv(58) " "Verilog HDL info at axi_sim_mem.sv(58):   `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_sim_mem.sv(58) " "Verilog HDL info at axi_sim_mem.sv(58):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_sim_mem.sv(58) " "Verilog HDL syntax error at axi_sim_mem.sv(58) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_sim_mem.sv(58) " "Verilog HDL Declaration error at axi_sim_mem.sv(58): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_sim_mem.sv(53) " "Verilog HDL info at axi_sim_mem.sv(53): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 53 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_sim_mem.sv(55) " "Verilog HDL info at axi_sim_mem.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_sim_mem.sv(57) " "Verilog HDL info at axi_sim_mem.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t) axi_sim_mem.sv(58) " "Verilog HDL info at axi_sim_mem.sv(58):   `AXI_TYPEDEF_AW_CHAN_T(aw_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_sim_mem.sv(58) " "Verilog HDL info at axi_sim_mem.sv(58):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 58 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_sim_mem.sv(59) " "Verilog HDL Compiler Directive warning at axi_sim_mem.sv(59): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 59 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_sim_mem.sv(59) " "Verilog HDL Declaration error at axi_sim_mem.sv(59): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 59 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_sim_mem.sv(54) " "Verilog HDL info at axi_sim_mem.sv(54): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 54 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_sim_mem.sv(56) " "Verilog HDL info at axi_sim_mem.sv(56): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 56 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_sim_mem.sv(57) " "Verilog HDL info at axi_sim_mem.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t) axi_sim_mem.sv(59) " "Verilog HDL info at axi_sim_mem.sv(59):   `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 59 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_sim_mem.sv(59) " "Verilog HDL info at axi_sim_mem.sv(59):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 59 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_sim_mem.sv(59) " "Verilog HDL syntax error at axi_sim_mem.sv(59) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 59 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_sim_mem.sv(60) " "Verilog HDL Compiler Directive warning at axi_sim_mem.sv(60): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 60 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_sim_mem.sv(60) " "Verilog HDL Declaration error at axi_sim_mem.sv(60): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 60 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_sim_mem.sv(55) " "Verilog HDL info at axi_sim_mem.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_sim_mem.sv(57) " "Verilog HDL info at axi_sim_mem.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t) axi_sim_mem.sv(60) " "Verilog HDL info at axi_sim_mem.sv(60):   `AXI_TYPEDEF_B_CHAN_T(b_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 60 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                          ^ axi_sim_mem.sv(60) " "Verilog HDL info at axi_sim_mem.sv(60):                                           ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 60 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_sim_mem.sv(60) " "Verilog HDL syntax error at axi_sim_mem.sv(60) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 60 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_sim_mem.sv(61) " "Verilog HDL Compiler Directive warning at axi_sim_mem.sv(61): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 61 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_sim_mem.sv(61) " "Verilog HDL Declaration error at axi_sim_mem.sv(61): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 61 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_sim_mem.sv(53) " "Verilog HDL info at axi_sim_mem.sv(53): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 53 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_sim_mem.sv(55) " "Verilog HDL info at axi_sim_mem.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_sim_mem.sv(57) " "Verilog HDL info at axi_sim_mem.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t) axi_sim_mem.sv(61) " "Verilog HDL info at axi_sim_mem.sv(61):   `AXI_TYPEDEF_AR_CHAN_T(ar_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 61 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_sim_mem.sv(61) " "Verilog HDL info at axi_sim_mem.sv(61):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 61 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_sim_mem.sv(61) " "Verilog HDL syntax error at axi_sim_mem.sv(61) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 61 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_sim_mem.sv(62) " "Verilog HDL Compiler Directive warning at axi_sim_mem.sv(62): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 62 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_sim_mem.sv(62) " "Verilog HDL Declaration error at axi_sim_mem.sv(62): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 62 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_sim_mem.sv(54) " "Verilog HDL info at axi_sim_mem.sv(54): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 54 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_sim_mem.sv(55) " "Verilog HDL info at axi_sim_mem.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_sim_mem.sv(57) " "Verilog HDL info at axi_sim_mem.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t) axi_sim_mem.sv(62) " "Verilog HDL info at axi_sim_mem.sv(62):   `AXI_TYPEDEF_R_CHAN_T(r_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 62 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                  ^ axi_sim_mem.sv(62) " "Verilog HDL info at axi_sim_mem.sv(62):                                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 62 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_sim_mem.sv(62) " "Verilog HDL syntax error at axi_sim_mem.sv(62) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 62 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560392 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "mem axi_sim_mem.sv(105) " "Verilog HDL error at axi_sim_mem.sv(105): object \"mem\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 105 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "mem axi_sim_mem.sv(174) " "Verilog HDL error at axi_sim_mem.sv(174): object \"mem\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 174 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_sim_mem axi_sim_mem.sv(204) " "Verilog HDL error at axi_sim_mem.sv(204): module \"axi_sim_mem\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 204 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_dw_converter.sv(115) " "Verilog HDL error at axi_dw_converter.sv(115): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 115 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_dw_converter.sv(116) " "Verilog HDL error at axi_dw_converter.sv(116): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 116 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_dw_converter.sv(139) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(139): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_dw_converter.sv(139) " "Verilog HDL info at axi_dw_converter.sv(139):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_dw_converter.sv(139) " "Verilog HDL info at axi_dw_converter.sv(139):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_dw_converter.sv(139) " "Verilog HDL syntax error at axi_dw_converter.sv(139) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_dw_converter.sv(139) " "Verilog HDL Declaration error at axi_dw_converter.sv(139): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_dw_converter.sv(133) " "Verilog HDL info at axi_dw_converter.sv(133): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 133 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_dw_converter.sv(132) " "Verilog HDL info at axi_dw_converter.sv(132): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 132 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_dw_converter.sv(139) " "Verilog HDL info at axi_dw_converter.sv(139):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_dw_converter.sv(139) " "Verilog HDL info at axi_dw_converter.sv(139):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 139 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_dw_converter.sv(140) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(140): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 140 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_data_t axi_dw_converter.sv(140) " "Verilog HDL Declaration error at axi_dw_converter.sv(140): identifier \"mst_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 140 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_data_t axi_dw_converter.sv(134) " "Verilog HDL info at axi_dw_converter.sv(134): previous declaration of mst_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 134 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_strb_t axi_dw_converter.sv(135) " "Verilog HDL info at axi_dw_converter.sv(135): previous declaration of mst_strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 135 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(mst_w_chan_t, mst_data_t, mst_strb_t, user_t) axi_dw_converter.sv(140) " "Verilog HDL info at axi_dw_converter.sv(140):   `AXI_TYPEDEF_W_CHAN_T(mst_w_chan_t, mst_data_t, mst_strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 140 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                     ^ axi_dw_converter.sv(140) " "Verilog HDL info at axi_dw_converter.sv(140):                                                                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 140 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(140) " "Verilog HDL syntax error at axi_dw_converter.sv(140) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 140 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560393 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_data_t axi_dw_converter.sv(141) " "Verilog HDL Declaration error at axi_dw_converter.sv(141): identifier \"slv_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 141 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_data_t axi_dw_converter.sv(136) " "Verilog HDL info at axi_dw_converter.sv(136): previous declaration of slv_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 136 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_strb_t axi_dw_converter.sv(137) " "Verilog HDL info at axi_dw_converter.sv(137): previous declaration of slv_strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 137 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(slv_w_chan_t, slv_data_t, slv_strb_t, user_t) axi_dw_converter.sv(141) " "Verilog HDL info at axi_dw_converter.sv(141):   `AXI_TYPEDEF_W_CHAN_T(slv_w_chan_t, slv_data_t, slv_strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 141 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                     ^ axi_dw_converter.sv(141) " "Verilog HDL info at axi_dw_converter.sv(141):                                                                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 141 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(141) " "Verilog HDL syntax error at axi_dw_converter.sv(141) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 141 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_dw_converter.sv(142) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(142): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 142 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_dw_converter.sv(142) " "Verilog HDL Declaration error at axi_dw_converter.sv(142): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 142 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_dw_converter.sv(132) " "Verilog HDL info at axi_dw_converter.sv(132): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 132 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_dw_converter.sv(142) " "Verilog HDL info at axi_dw_converter.sv(142):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 142 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_dw_converter.sv(142) " "Verilog HDL info at axi_dw_converter.sv(142):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 142 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(142) " "Verilog HDL syntax error at axi_dw_converter.sv(142) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 142 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_dw_converter.sv(143) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(143): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 143 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_dw_converter.sv(143) " "Verilog HDL Declaration error at axi_dw_converter.sv(143): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 143 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_dw_converter.sv(133) " "Verilog HDL info at axi_dw_converter.sv(133): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 133 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_dw_converter.sv(132) " "Verilog HDL info at axi_dw_converter.sv(132): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 132 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_dw_converter.sv(143) " "Verilog HDL info at axi_dw_converter.sv(143):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_dw_converter.sv(143) " "Verilog HDL info at axi_dw_converter.sv(143):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 143 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(143) " "Verilog HDL syntax error at axi_dw_converter.sv(143) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 143 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_dw_converter.sv(144) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(144): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 144 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_data_t axi_dw_converter.sv(144) " "Verilog HDL Declaration error at axi_dw_converter.sv(144): identifier \"mst_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 144 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_data_t axi_dw_converter.sv(134) " "Verilog HDL info at axi_dw_converter.sv(134): previous declaration of mst_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 134 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_dw_converter.sv(132) " "Verilog HDL info at axi_dw_converter.sv(132): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 132 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, mst_data_t, id_t, user_t) axi_dw_converter.sv(144) " "Verilog HDL info at axi_dw_converter.sv(144):   `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, mst_data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 144 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                               ^ axi_dw_converter.sv(144) " "Verilog HDL info at axi_dw_converter.sv(144):                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 144 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(144) " "Verilog HDL syntax error at axi_dw_converter.sv(144) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 144 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_data_t axi_dw_converter.sv(145) " "Verilog HDL Declaration error at axi_dw_converter.sv(145): identifier \"slv_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 145 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_data_t axi_dw_converter.sv(136) " "Verilog HDL info at axi_dw_converter.sv(136): previous declaration of slv_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 136 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_dw_converter.sv(132) " "Verilog HDL info at axi_dw_converter.sv(132): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 132 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_dw_converter.sv(138) " "Verilog HDL info at axi_dw_converter.sv(138): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 138 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, slv_data_t, id_t, user_t) axi_dw_converter.sv(145) " "Verilog HDL info at axi_dw_converter.sv(145):   `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, slv_data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 145 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                               ^ axi_dw_converter.sv(145) " "Verilog HDL info at axi_dw_converter.sv(145):                                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 145 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(145) " "Verilog HDL syntax error at axi_dw_converter.sv(145) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 145 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_dw_converter.sv(146) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(146): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 146 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(mst_req_t, aw_chan_t, mst_w_chan_t, ar_chan_t) axi_dw_converter.sv(146) " "Verilog HDL info at axi_dw_converter.sv(146):   `AXI_TYPEDEF_REQ_T(mst_req_t, aw_chan_t, mst_w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 146 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                   ^ axi_dw_converter.sv(146) " "Verilog HDL info at axi_dw_converter.sv(146):                                                                    ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 146 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(146) " "Verilog HDL syntax error at axi_dw_converter.sv(146) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 146 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_dw_converter.sv(147) " "Verilog HDL Compiler Directive warning at axi_dw_converter.sv(147): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 147 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(mst_resp_t, b_chan_t, mst_r_chan_t) axi_dw_converter.sv(147) " "Verilog HDL info at axi_dw_converter.sv(147):   `AXI_TYPEDEF_RESP_T(mst_resp_t, b_chan_t, mst_r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 147 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_dw_converter.sv(147) " "Verilog HDL info at axi_dw_converter.sv(147):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 147 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(147) " "Verilog HDL syntax error at axi_dw_converter.sv(147) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 147 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(slv_req_t, aw_chan_t, slv_w_chan_t, ar_chan_t) axi_dw_converter.sv(148) " "Verilog HDL info at axi_dw_converter.sv(148):   `AXI_TYPEDEF_REQ_T(slv_req_t, aw_chan_t, slv_w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 148 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                   ^ axi_dw_converter.sv(148) " "Verilog HDL info at axi_dw_converter.sv(148):                                                                    ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 148 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_dw_converter.sv(148) " "Verilog HDL syntax error at axi_dw_converter.sv(148) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 148 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(slv_resp_t, b_chan_t, slv_r_chan_t) axi_dw_converter.sv(149) " "Verilog HDL info at axi_dw_converter.sv(149):   `AXI_TYPEDEF_RESP_T(slv_resp_t, b_chan_t, slv_r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 149 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_dw_converter.sv(149) " "Verilog HDL info at axi_dw_converter.sv(149):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 149 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_cdc_src.sv(18) " "Verilog HDL error at axi_cdc_src.sv(18): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 18 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_cdc_src.sv(19) " "Verilog HDL error at axi_cdc_src.sv(19): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 19 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cdc_src axi_cdc_src.sv(130) " "Verilog HDL error at axi_cdc_src.sv(130): module \"axi_cdc_src\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 130 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_cdc_src.sv(154) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(154): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cdc_src.sv(154) " "Verilog HDL info at axi_cdc_src.sv(154):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_cdc_src.sv(154) " "Verilog HDL info at axi_cdc_src.sv(154):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc_src.sv(154) " "Verilog HDL syntax error at axi_cdc_src.sv(154) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc_src.sv(154) " "Verilog HDL Declaration error at axi_cdc_src.sv(154): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc_src.sv(150) " "Verilog HDL info at axi_cdc_src.sv(150): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_src.sv(149) " "Verilog HDL info at axi_cdc_src.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_src.sv(153) " "Verilog HDL info at axi_cdc_src.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560394 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cdc_src.sv(154) " "Verilog HDL info at axi_cdc_src.sv(154):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc_src.sv(154) " "Verilog HDL info at axi_cdc_src.sv(154):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_cdc_src.sv(155) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(155): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc_src.sv(155) " "Verilog HDL Declaration error at axi_cdc_src.sv(155): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 155 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc_src.sv(151) " "Verilog HDL info at axi_cdc_src.sv(151): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 151 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cdc_src.sv(152) " "Verilog HDL info at axi_cdc_src.sv(152): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 152 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_src.sv(153) " "Verilog HDL info at axi_cdc_src.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_cdc_src.sv(155) " "Verilog HDL info at axi_cdc_src.sv(155):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc_src.sv(155) " "Verilog HDL info at axi_cdc_src.sv(155):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_src.sv(155) " "Verilog HDL syntax error at axi_cdc_src.sv(155) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 155 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_cdc_src.sv(156) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(156): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 156 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_cdc_src.sv(156) " "Verilog HDL Declaration error at axi_cdc_src.sv(156): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 156 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_src.sv(149) " "Verilog HDL info at axi_cdc_src.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_src.sv(153) " "Verilog HDL info at axi_cdc_src.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_cdc_src.sv(156) " "Verilog HDL info at axi_cdc_src.sv(156):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_cdc_src.sv(156) " "Verilog HDL info at axi_cdc_src.sv(156):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_src.sv(156) " "Verilog HDL syntax error at axi_cdc_src.sv(156) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 156 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_cdc_src.sv(157) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(157): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 157 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc_src.sv(157) " "Verilog HDL Declaration error at axi_cdc_src.sv(157): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 157 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc_src.sv(150) " "Verilog HDL info at axi_cdc_src.sv(150): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_src.sv(149) " "Verilog HDL info at axi_cdc_src.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_src.sv(153) " "Verilog HDL info at axi_cdc_src.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_cdc_src.sv(157) " "Verilog HDL info at axi_cdc_src.sv(157):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 157 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc_src.sv(157) " "Verilog HDL info at axi_cdc_src.sv(157):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 157 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_src.sv(157) " "Verilog HDL syntax error at axi_cdc_src.sv(157) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 157 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_cdc_src.sv(158) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(158): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 158 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc_src.sv(158) " "Verilog HDL Declaration error at axi_cdc_src.sv(158): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 158 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc_src.sv(151) " "Verilog HDL info at axi_cdc_src.sv(151): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 151 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc_src.sv(149) " "Verilog HDL info at axi_cdc_src.sv(149): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc_src.sv(153) " "Verilog HDL info at axi_cdc_src.sv(153): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 153 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_cdc_src.sv(158) " "Verilog HDL info at axi_cdc_src.sv(158):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 158 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_cdc_src.sv(158) " "Verilog HDL info at axi_cdc_src.sv(158):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 158 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_src.sv(158) " "Verilog HDL syntax error at axi_cdc_src.sv(158) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 158 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_cdc_src.sv(159) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(159): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 159 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_cdc_src.sv(159) " "Verilog HDL info at axi_cdc_src.sv(159):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 159 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_cdc_src.sv(159) " "Verilog HDL info at axi_cdc_src.sv(159):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 159 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_src.sv(159) " "Verilog HDL syntax error at axi_cdc_src.sv(159) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 159 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_cdc_src.sv(160) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(160): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 160 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_cdc_src.sv(160) " "Verilog HDL info at axi_cdc_src.sv(160):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_cdc_src.sv(160) " "Verilog HDL info at axi_cdc_src.sv(160):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 160 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc_src.sv(160) " "Verilog HDL syntax error at axi_cdc_src.sv(160) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 160 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_cdc_src.sv(165) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(165): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 165 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_REQ assign.svh(252) " "Verilog HDL info at assign.svh(252): macro 'AXI_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 252 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(src_req, src) axi_cdc_src.sv(165) " "Verilog HDL info at axi_cdc_src.sv(165):   `AXI_ASSIGN_TO_REQ(src_req, src)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 165 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_cdc_src.sv(165) " "Verilog HDL info at axi_cdc_src.sv(165):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 165 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc_src.sv(165) " "Verilog HDL syntax error at axi_cdc_src.sv(165) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 165 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "src axi_cdc_src.sv(165) " "Verilog HDL warning at axi_cdc_src.sv(165): redeclaration of ansi port src is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 165 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_cdc_src.sv(166) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(166): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 166 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_RESP assign.svh(201) " "Verilog HDL info at assign.svh(201): macro 'AXI_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 201 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cdc_src_intf axi_cdc_src.sv(199) " "Verilog HDL error at axi_cdc_src.sv(199): module \"axi_cdc_src_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 199 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_cdc_src.sv(219) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(219): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 219 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_cdc_src.sv(219) " "Verilog HDL info at axi_cdc_src.sv(219):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 219 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_cdc_src.sv(219) " "Verilog HDL info at axi_cdc_src.sv(219):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 219 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc_src.sv(219) " "Verilog HDL syntax error at axi_cdc_src.sv(219) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 219 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc_src.sv(219) " "Verilog HDL Declaration error at axi_cdc_src.sv(219): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 219 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc_src.sv(216) " "Verilog HDL info at axi_cdc_src.sv(216): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 216 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_cdc_src.sv(220) " "Verilog HDL Compiler Directive warning at axi_cdc_src.sv(220): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 220 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560395 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_modify_address.sv(85) " "Verilog HDL error at axi_modify_address.sv(85): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 85 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560397 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_modify_address.sv(86) " "Verilog HDL error at axi_modify_address.sv(86): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 86 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560397 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_modify_address.sv(119) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(119): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, slv_addr_t, id_t, user_t) axi_modify_address.sv(119) " "Verilog HDL info at axi_modify_address.sv(119):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, slv_addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_modify_address.sv(119) " "Verilog HDL info at axi_modify_address.sv(119):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_modify_address.sv(119) " "Verilog HDL syntax error at axi_modify_address.sv(119) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_addr_t axi_modify_address.sv(119) " "Verilog HDL Declaration error at axi_modify_address.sv(119): identifier \"slv_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_addr_t axi_modify_address.sv(114) " "Verilog HDL info at axi_modify_address.sv(114): previous declaration of slv_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_modify_address.sv(113) " "Verilog HDL info at axi_modify_address.sv(113): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, slv_addr_t, id_t, user_t) axi_modify_address.sv(119) " "Verilog HDL info at axi_modify_address.sv(119):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, slv_addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_modify_address.sv(119) " "Verilog HDL info at axi_modify_address.sv(119):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_addr_t axi_modify_address.sv(120) " "Verilog HDL Declaration error at axi_modify_address.sv(120): identifier \"mst_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 120 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_addr_t axi_modify_address.sv(101) " "Verilog HDL info at axi_modify_address.sv(101): previous declaration of mst_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 101 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_modify_address.sv(113) " "Verilog HDL info at axi_modify_address.sv(113): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, mst_addr_t, id_t, user_t) axi_modify_address.sv(120) " "Verilog HDL info at axi_modify_address.sv(120):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, mst_addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_modify_address.sv(120) " "Verilog HDL info at axi_modify_address.sv(120):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(120) " "Verilog HDL syntax error at axi_modify_address.sv(120) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 120 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_modify_address.sv(121) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(121): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 121 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_modify_address.sv(121) " "Verilog HDL Declaration error at axi_modify_address.sv(121): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 121 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_modify_address.sv(115) " "Verilog HDL info at axi_modify_address.sv(115): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 115 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_modify_address.sv(116) " "Verilog HDL info at axi_modify_address.sv(116): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_modify_address.sv(121) " "Verilog HDL info at axi_modify_address.sv(121):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_modify_address.sv(121) " "Verilog HDL info at axi_modify_address.sv(121):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(121) " "Verilog HDL syntax error at axi_modify_address.sv(121) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 121 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_modify_address.sv(122) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(122): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 122 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_modify_address.sv(122) " "Verilog HDL Declaration error at axi_modify_address.sv(122): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 122 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_modify_address.sv(113) " "Verilog HDL info at axi_modify_address.sv(113): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_modify_address.sv(122) " "Verilog HDL info at axi_modify_address.sv(122):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 122 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_modify_address.sv(122) " "Verilog HDL info at axi_modify_address.sv(122):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 122 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(122) " "Verilog HDL syntax error at axi_modify_address.sv(122) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 122 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_modify_address.sv(123) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(123): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 123 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_addr_t axi_modify_address.sv(123) " "Verilog HDL Declaration error at axi_modify_address.sv(123): identifier \"slv_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 123 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_addr_t axi_modify_address.sv(114) " "Verilog HDL info at axi_modify_address.sv(114): previous declaration of slv_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_modify_address.sv(113) " "Verilog HDL info at axi_modify_address.sv(113): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, slv_addr_t, id_t, user_t) axi_modify_address.sv(123) " "Verilog HDL info at axi_modify_address.sv(123):   `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, slv_addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 123 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_modify_address.sv(123) " "Verilog HDL info at axi_modify_address.sv(123):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 123 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(123) " "Verilog HDL syntax error at axi_modify_address.sv(123) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 123 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_addr_t axi_modify_address.sv(124) " "Verilog HDL Declaration error at axi_modify_address.sv(124): identifier \"mst_addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 124 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_addr_t axi_modify_address.sv(101) " "Verilog HDL info at axi_modify_address.sv(101): previous declaration of mst_addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 101 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_modify_address.sv(113) " "Verilog HDL info at axi_modify_address.sv(113): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, mst_addr_t, id_t, user_t) axi_modify_address.sv(124) " "Verilog HDL info at axi_modify_address.sv(124):   `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, mst_addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 124 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                 ^ axi_modify_address.sv(124) " "Verilog HDL info at axi_modify_address.sv(124):                                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 124 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(124) " "Verilog HDL syntax error at axi_modify_address.sv(124) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 124 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_modify_address.sv(125) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(125): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 125 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_modify_address.sv(125) " "Verilog HDL Declaration error at axi_modify_address.sv(125): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 125 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_modify_address.sv(115) " "Verilog HDL info at axi_modify_address.sv(115): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 115 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_modify_address.sv(113) " "Verilog HDL info at axi_modify_address.sv(113): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_modify_address.sv(117) " "Verilog HDL info at axi_modify_address.sv(117): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 117 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_modify_address.sv(125) " "Verilog HDL info at axi_modify_address.sv(125):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 125 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_modify_address.sv(125) " "Verilog HDL info at axi_modify_address.sv(125):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 125 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(125) " "Verilog HDL syntax error at axi_modify_address.sv(125) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 125 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_modify_address.sv(126) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(126): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 126 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(slv_req_t, slv_aw_chan_t, w_chan_t, slv_ar_chan_t) axi_modify_address.sv(126) " "Verilog HDL info at axi_modify_address.sv(126):   `AXI_TYPEDEF_REQ_T(slv_req_t, slv_aw_chan_t, w_chan_t, slv_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 126 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                       ^ axi_modify_address.sv(126) " "Verilog HDL info at axi_modify_address.sv(126):                                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 126 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(126) " "Verilog HDL syntax error at axi_modify_address.sv(126) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 126 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(mst_req_t, mst_aw_chan_t, w_chan_t, mst_ar_chan_t) axi_modify_address.sv(127) " "Verilog HDL info at axi_modify_address.sv(127):   `AXI_TYPEDEF_REQ_T(mst_req_t, mst_aw_chan_t, w_chan_t, mst_ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 127 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                                       ^ axi_modify_address.sv(127) " "Verilog HDL info at axi_modify_address.sv(127):                                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 127 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(127) " "Verilog HDL syntax error at axi_modify_address.sv(127) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 127 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_modify_address.sv(128) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(128): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 128 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(axi_resp_t, b_chan_t, r_chan_t) axi_modify_address.sv(128) " "Verilog HDL info at axi_modify_address.sv(128):   `AXI_TYPEDEF_RESP_T(axi_resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 128 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                     ^ axi_modify_address.sv(128) " "Verilog HDL info at axi_modify_address.sv(128):                                                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 128 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_modify_address.sv(128) " "Verilog HDL syntax error at axi_modify_address.sv(128) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 128 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_modify_address.sv(134) " "Verilog HDL Compiler Directive warning at axi_modify_address.sv(134): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 134 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_REQ assign.svh(252) " "Verilog HDL info at assign.svh(252): macro 'AXI_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 252 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(slv_req, slv) axi_modify_address.sv(134) " "Verilog HDL info at axi_modify_address.sv(134):   `AXI_ASSIGN_TO_REQ(slv_req, slv)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 134 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_modify_address.sv(134) " "Verilog HDL info at axi_modify_address.sv(134):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 134 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_burst_splitter.sv(16) " "Verilog HDL error at axi_burst_splitter.sv(16): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560398 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_burst_splitter.sv(17) " "Verilog HDL info at axi_burst_splitter.sv(17): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv axi_burst_splitter.sv(17) " "Verilog HDL info at axi_burst_splitter.sv(17): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_burst_splitter.sv(58) " "Verilog HDL Compiler Directive warning at axi_burst_splitter.sv(58): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 58 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_burst_splitter.sv(58) " "Verilog HDL syntax error at axi_burst_splitter.sv(58) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 58 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_burst_splitter.sv(58) " "Verilog HDL Declaration error at axi_burst_splitter.sv(58): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 58 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_burst_splitter.sv(53) " "Verilog HDL info at axi_burst_splitter.sv(53): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 53 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_burst_splitter.sv(55) " "Verilog HDL info at axi_burst_splitter.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_burst_splitter.sv(57) " "Verilog HDL info at axi_burst_splitter.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_burst_splitter.sv(59) " "Verilog HDL Compiler Directive warning at axi_burst_splitter.sv(59): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 59 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_burst_splitter.sv(59) " "Verilog HDL Declaration error at axi_burst_splitter.sv(59): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 59 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_burst_splitter.sv(54) " "Verilog HDL info at axi_burst_splitter.sv(54): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 54 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_burst_splitter.sv(56) " "Verilog HDL info at axi_burst_splitter.sv(56): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 56 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_burst_splitter.sv(57) " "Verilog HDL info at axi_burst_splitter.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_burst_splitter.sv(59) " "Verilog HDL syntax error at axi_burst_splitter.sv(59) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 59 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_burst_splitter.sv(60) " "Verilog HDL Compiler Directive warning at axi_burst_splitter.sv(60): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 60 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_burst_splitter.sv(60) " "Verilog HDL Declaration error at axi_burst_splitter.sv(60): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 60 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_burst_splitter.sv(55) " "Verilog HDL info at axi_burst_splitter.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_burst_splitter.sv(57) " "Verilog HDL info at axi_burst_splitter.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_burst_splitter.sv(60) " "Verilog HDL syntax error at axi_burst_splitter.sv(60) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 60 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_burst_splitter.sv(61) " "Verilog HDL Compiler Directive warning at axi_burst_splitter.sv(61): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 61 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_burst_splitter.sv(61) " "Verilog HDL Declaration error at axi_burst_splitter.sv(61): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 61 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_burst_splitter.sv(53) " "Verilog HDL info at axi_burst_splitter.sv(53): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 53 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_burst_splitter.sv(55) " "Verilog HDL info at axi_burst_splitter.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_burst_splitter.sv(57) " "Verilog HDL info at axi_burst_splitter.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_burst_splitter.sv(61) " "Verilog HDL syntax error at axi_burst_splitter.sv(61) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 61 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_burst_splitter.sv(62) " "Verilog HDL Compiler Directive warning at axi_burst_splitter.sv(62): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 62 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_burst_splitter.sv(62) " "Verilog HDL Declaration error at axi_burst_splitter.sv(62): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 62 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_burst_splitter.sv(54) " "Verilog HDL info at axi_burst_splitter.sv(54): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 54 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_burst_splitter.sv(55) " "Verilog HDL info at axi_burst_splitter.sv(55): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 55 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_burst_splitter.sv(57) " "Verilog HDL info at axi_burst_splitter.sv(57): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 57 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_burst_splitter.sv(62) " "Verilog HDL syntax error at axi_burst_splitter.sv(62) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 62 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "aw_chan_t axi_burst_splitter.sv(71) " "Verilog HDL error at axi_burst_splitter.sv(71): object \"aw_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 71 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "w_chan_t axi_burst_splitter.sv(72) " "Verilog HDL error at axi_burst_splitter.sv(72): object \"w_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 72 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "b_chan_t axi_burst_splitter.sv(73) " "Verilog HDL error at axi_burst_splitter.sv(73): object \"b_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 73 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "ar_chan_t axi_burst_splitter.sv(74) " "Verilog HDL error at axi_burst_splitter.sv(74): object \"ar_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 74 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "r_chan_t axi_burst_splitter.sv(75) " "Verilog HDL error at axi_burst_splitter.sv(75): object \"r_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 75 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "aw_chan_t axi_burst_splitter.sv(141) " "Verilog HDL error at axi_burst_splitter.sv(141): object \"aw_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 141 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560399 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "ar_chan_t axi_burst_splitter.sv(235) " "Verilog HDL error at axi_burst_splitter.sv(235): object \"ar_chan_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 235 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_burst_splitter axi_burst_splitter.sv(340) " "Verilog HDL error at axi_burst_splitter.sv(340): module \"axi_burst_splitter\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 340 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_id_serialize.sv(16) " "Verilog HDL error at axi_id_serialize.sv(16): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_id_serialize.sv(17) " "Verilog HDL error at axi_id_serialize.sv(17): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 17 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_id_serialize.sv(99) " "Verilog HDL Compiler Directive warning at axi_id_serialize.sv(99): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t) axi_id_serialize.sv(99) " "Verilog HDL info at axi_id_serialize.sv(99):   `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                        ^ axi_id_serialize.sv(99) " "Verilog HDL info at axi_id_serialize.sv(99):                         ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_id_serialize.sv(99) " "Verilog HDL syntax error at axi_id_serialize.sv(99) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_id_serialize.sv(99) " "Verilog HDL Declaration error at axi_id_serialize.sv(99): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_id_serialize.sv(92) " "Verilog HDL info at axi_id_serialize.sv(92): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 92 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_id_serialize.sv(94) " "Verilog HDL info at axi_id_serialize.sv(94): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 94 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t) axi_id_serialize.sv(99) " "Verilog HDL info at axi_id_serialize.sv(99):   `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_id_serialize.sv(99) " "Verilog HDL info at axi_id_serialize.sv(99):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 99 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_id_serialize.sv(102) " "Verilog HDL Compiler Directive warning at axi_id_serialize.sv(102): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 102 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_id_serialize.sv(102) " "Verilog HDL Declaration error at axi_id_serialize.sv(102): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 102 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_id_serialize.sv(90) " "Verilog HDL info at axi_id_serialize.sv(90): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 90 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_serialize.sv(86) " "Verilog HDL info at axi_id_serialize.sv(86): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 86 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_t, addr_t, slv_id_t, user_t) axi_id_serialize.sv(102) " "Verilog HDL info at axi_id_serialize.sv(102):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_t, addr_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 102 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560400 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_id_serialize.sv(102) " "Verilog HDL info at axi_id_serialize.sv(102):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 102 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(102) " "Verilog HDL syntax error at axi_id_serialize.sv(102) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 102 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_id_serialize.sv(104) " "Verilog HDL Compiler Directive warning at axi_id_serialize.sv(104): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 104 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_id_t axi_id_serialize.sv(104) " "Verilog HDL Declaration error at axi_id_serialize.sv(104): identifier \"slv_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 104 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_serialize.sv(86) " "Verilog HDL info at axi_id_serialize.sv(86): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 86 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(slv_b_t, slv_id_t, user_t) axi_id_serialize.sv(104) " "Verilog HDL info at axi_id_serialize.sv(104):   `AXI_TYPEDEF_B_CHAN_T(slv_b_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 104 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                  ^ axi_id_serialize.sv(104) " "Verilog HDL info at axi_id_serialize.sv(104):                                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 104 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(104) " "Verilog HDL syntax error at axi_id_serialize.sv(104) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 104 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_id_serialize.sv(106) " "Verilog HDL Compiler Directive warning at axi_id_serialize.sv(106): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 106 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_id_serialize.sv(106) " "Verilog HDL Declaration error at axi_id_serialize.sv(106): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 106 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_id_serialize.sv(90) " "Verilog HDL info at axi_id_serialize.sv(90): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 90 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_serialize.sv(86) " "Verilog HDL info at axi_id_serialize.sv(86): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 86 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_t, addr_t, slv_id_t, user_t) axi_id_serialize.sv(106) " "Verilog HDL info at axi_id_serialize.sv(106):   `AXI_TYPEDEF_AR_CHAN_T(slv_ar_t, addr_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 106 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_id_serialize.sv(106) " "Verilog HDL info at axi_id_serialize.sv(106):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 106 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(106) " "Verilog HDL syntax error at axi_id_serialize.sv(106) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 106 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_id_serialize.sv(108) " "Verilog HDL Compiler Directive warning at axi_id_serialize.sv(108): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 108 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_id_serialize.sv(108) " "Verilog HDL Declaration error at axi_id_serialize.sv(108): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 108 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_id_serialize.sv(92) " "Verilog HDL info at axi_id_serialize.sv(92): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 92 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_id_serialize.sv(86) " "Verilog HDL info at axi_id_serialize.sv(86): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 86 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(slv_r_t, data_t, slv_id_t, user_t) axi_id_serialize.sv(108) " "Verilog HDL info at axi_id_serialize.sv(108):   `AXI_TYPEDEF_R_CHAN_T(slv_r_t, data_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 108 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                          ^ axi_id_serialize.sv(108) " "Verilog HDL info at axi_id_serialize.sv(108):                                                           ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 108 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(108) " "Verilog HDL syntax error at axi_id_serialize.sv(108) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 108 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_id_serialize.sv(111) " "Verilog HDL Declaration error at axi_id_serialize.sv(111): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 111 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_id_serialize.sv(90) " "Verilog HDL info at axi_id_serialize.sv(90): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 90 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "ser_id_t axi_id_serialize.sv(82) " "Verilog HDL info at axi_id_serialize.sv(82): previous declaration of ser_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 82 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(ser_aw_t, addr_t, ser_id_t, user_t) axi_id_serialize.sv(111) " "Verilog HDL info at axi_id_serialize.sv(111):   `AXI_TYPEDEF_AW_CHAN_T(ser_aw_t, addr_t, ser_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 111 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_id_serialize.sv(111) " "Verilog HDL info at axi_id_serialize.sv(111):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 111 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(111) " "Verilog HDL syntax error at axi_id_serialize.sv(111) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 111 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "ser_id_t axi_id_serialize.sv(113) " "Verilog HDL Declaration error at axi_id_serialize.sv(113): identifier \"ser_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 113 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "ser_id_t axi_id_serialize.sv(82) " "Verilog HDL info at axi_id_serialize.sv(82): previous declaration of ser_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 82 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(ser_b_t, ser_id_t, user_t) axi_id_serialize.sv(113) " "Verilog HDL info at axi_id_serialize.sv(113):   `AXI_TYPEDEF_B_CHAN_T(ser_b_t, ser_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 113 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                  ^ axi_id_serialize.sv(113) " "Verilog HDL info at axi_id_serialize.sv(113):                                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 113 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(113) " "Verilog HDL syntax error at axi_id_serialize.sv(113) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 113 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_id_serialize.sv(115) " "Verilog HDL Declaration error at axi_id_serialize.sv(115): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 115 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_id_serialize.sv(90) " "Verilog HDL info at axi_id_serialize.sv(90): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 90 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "ser_id_t axi_id_serialize.sv(82) " "Verilog HDL info at axi_id_serialize.sv(82): previous declaration of ser_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 82 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ser_ar_t, addr_t, ser_id_t, user_t) axi_id_serialize.sv(115) " "Verilog HDL info at axi_id_serialize.sv(115):   `AXI_TYPEDEF_AR_CHAN_T(ser_ar_t, addr_t, ser_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_id_serialize.sv(115) " "Verilog HDL info at axi_id_serialize.sv(115):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 115 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_id_serialize.sv(115) " "Verilog HDL syntax error at axi_id_serialize.sv(115) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 115 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_id_serialize.sv(117) " "Verilog HDL Declaration error at axi_id_serialize.sv(117): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 117 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_id_serialize.sv(92) " "Verilog HDL info at axi_id_serialize.sv(92): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 92 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "ser_id_t axi_id_serialize.sv(82) " "Verilog HDL info at axi_id_serialize.sv(82): previous declaration of ser_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 82 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_id_serialize.sv(96) " "Verilog HDL info at axi_id_serialize.sv(96): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 96 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(ser_r_t, data_t, ser_id_t, user_t) axi_id_serialize.sv(117) " "Verilog HDL info at axi_id_serialize.sv(117):   `AXI_TYPEDEF_R_CHAN_T(ser_r_t, data_t, ser_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                          ^ axi_id_serialize.sv(117) " "Verilog HDL info at axi_id_serialize.sv(117):                                                           ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560401 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_isolate.sv(31) " "Verilog HDL info at axi_isolate.sv(31): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 31 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv axi_isolate.sv(31) " "Verilog HDL info at axi_isolate.sv(31): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 31 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_isolate.sv(278) " "Verilog HDL error at axi_isolate.sv(278): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 278 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_isolate.sv(279) " "Verilog HDL error at axi_isolate.sv(279): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 279 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_isolate.sv(301) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(301): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 301 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_isolate.sv(301) " "Verilog HDL syntax error at axi_isolate.sv(301) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 301 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_isolate.sv(301) " "Verilog HDL Declaration error at axi_isolate.sv(301): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 301 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_isolate.sv(296) " "Verilog HDL info at axi_isolate.sv(296): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 296 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_isolate.sv(295) " "Verilog HDL info at axi_isolate.sv(295): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 295 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_isolate.sv(299) " "Verilog HDL info at axi_isolate.sv(299): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 299 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_isolate.sv(302) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(302): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 302 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_isolate.sv(302) " "Verilog HDL Declaration error at axi_isolate.sv(302): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 302 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_isolate.sv(297) " "Verilog HDL info at axi_isolate.sv(297): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 297 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_isolate.sv(298) " "Verilog HDL info at axi_isolate.sv(298): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 298 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_isolate.sv(299) " "Verilog HDL info at axi_isolate.sv(299): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 299 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_isolate.sv(302) " "Verilog HDL syntax error at axi_isolate.sv(302) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 302 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_isolate.sv(303) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(303): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 303 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560402 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_isolate.sv(303) " "Verilog HDL Declaration error at axi_isolate.sv(303): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 303 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_isolate.sv(295) " "Verilog HDL info at axi_isolate.sv(295): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 295 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_isolate.sv(299) " "Verilog HDL info at axi_isolate.sv(299): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 299 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_isolate.sv(303) " "Verilog HDL syntax error at axi_isolate.sv(303) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 303 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_isolate.sv(305) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(305): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 305 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_isolate.sv(305) " "Verilog HDL Declaration error at axi_isolate.sv(305): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 305 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_isolate.sv(296) " "Verilog HDL info at axi_isolate.sv(296): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 296 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_isolate.sv(295) " "Verilog HDL info at axi_isolate.sv(295): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 295 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_isolate.sv(299) " "Verilog HDL info at axi_isolate.sv(299): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 299 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_isolate.sv(305) " "Verilog HDL syntax error at axi_isolate.sv(305) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 305 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_isolate.sv(306) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(306): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 306 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_isolate.sv(306) " "Verilog HDL Declaration error at axi_isolate.sv(306): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 306 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_isolate.sv(297) " "Verilog HDL info at axi_isolate.sv(297): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 297 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_isolate.sv(295) " "Verilog HDL info at axi_isolate.sv(295): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 295 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_isolate.sv(299) " "Verilog HDL info at axi_isolate.sv(299): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 299 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_isolate.sv(306) " "Verilog HDL syntax error at axi_isolate.sv(306) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 306 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_isolate.sv(308) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(308): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 308 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_isolate.sv(308) " "Verilog HDL syntax error at axi_isolate.sv(308) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 308 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_isolate.sv(309) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(309): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 309 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_isolate.sv(309) " "Verilog HDL syntax error at axi_isolate.sv(309) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 309 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_isolate.sv(314) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(314): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 314 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_REQ assign.svh(252) " "Verilog HDL info at assign.svh(252): macro 'AXI_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 252 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_isolate.sv(314) " "Verilog HDL syntax error at axi_isolate.sv(314) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 314 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_isolate.sv(314) " "Verilog HDL warning at axi_isolate.sv(314): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 314 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_isolate.sv(315) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(315): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 315 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_RESP assign.svh(201) " "Verilog HDL info at assign.svh(201): macro 'AXI_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 201 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_isolate.sv(317) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(317): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 317 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_REQ assign.svh(200) " "Verilog HDL info at assign.svh(200): macro 'AXI_ASSIGN_FROM_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 200 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_isolate.sv(318) " "Verilog HDL Compiler Directive warning at axi_isolate.sv(318): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 318 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_RESP assign.svh(253) " "Verilog HDL info at assign.svh(253): macro 'AXI_ASSIGN_TO_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 253 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_isolate.sv(318) " "Verilog HDL warning at axi_isolate.sv(318): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 318 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_isolate_intf axi_isolate.sv(345) " "Verilog HDL error at axi_isolate.sv(345): module \"axi_isolate_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 345 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_cdc.sv(19) " "Verilog HDL error at axi_cdc.sv(19): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 19 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cdc axi_cdc.sv(122) " "Verilog HDL error at axi_cdc.sv(122): module \"axi_cdc\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 122 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_cdc.sv(124) " "Verilog HDL error at axi_cdc.sv(124): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 124 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_cdc.sv(125) " "Verilog HDL error at axi_cdc.sv(125): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 125 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_cdc.sv(151) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(151): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cdc.sv(151) " "Verilog HDL info at axi_cdc.sv(151):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_cdc.sv(151) " "Verilog HDL info at axi_cdc.sv(151):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc.sv(151) " "Verilog HDL syntax error at axi_cdc.sv(151) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc.sv(151) " "Verilog HDL Declaration error at axi_cdc.sv(151): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc.sv(147) " "Verilog HDL info at axi_cdc.sv(147): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 147 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc.sv(146) " "Verilog HDL info at axi_cdc.sv(146): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc.sv(150) " "Verilog HDL info at axi_cdc.sv(150): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) axi_cdc.sv(151) " "Verilog HDL info at axi_cdc.sv(151):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc.sv(151) " "Verilog HDL info at axi_cdc.sv(151):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 151 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_cdc.sv(152) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(152): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 152 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc.sv(152) " "Verilog HDL Declaration error at axi_cdc.sv(152): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 152 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc.sv(148) " "Verilog HDL info at axi_cdc.sv(148): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_cdc.sv(149) " "Verilog HDL info at axi_cdc.sv(149): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 149 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc.sv(150) " "Verilog HDL info at axi_cdc.sv(150): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) axi_cdc.sv(152) " "Verilog HDL info at axi_cdc.sv(152):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 152 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc.sv(152) " "Verilog HDL info at axi_cdc.sv(152):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 152 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc.sv(152) " "Verilog HDL syntax error at axi_cdc.sv(152) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 152 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_cdc.sv(153) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(153): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 153 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_cdc.sv(153) " "Verilog HDL Declaration error at axi_cdc.sv(153): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 153 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc.sv(146) " "Verilog HDL info at axi_cdc.sv(146): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc.sv(150) " "Verilog HDL info at axi_cdc.sv(150): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) axi_cdc.sv(153) " "Verilog HDL info at axi_cdc.sv(153):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 153 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                               ^ axi_cdc.sv(153) " "Verilog HDL info at axi_cdc.sv(153):                                                ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 153 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc.sv(153) " "Verilog HDL syntax error at axi_cdc.sv(153) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 153 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560403 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_cdc.sv(154) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(154): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 154 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_cdc.sv(154) " "Verilog HDL Declaration error at axi_cdc.sv(154): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 154 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_cdc.sv(147) " "Verilog HDL info at axi_cdc.sv(147): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 147 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc.sv(146) " "Verilog HDL info at axi_cdc.sv(146): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc.sv(150) " "Verilog HDL info at axi_cdc.sv(150): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) axi_cdc.sv(154) " "Verilog HDL info at axi_cdc.sv(154):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                         ^ axi_cdc.sv(154) " "Verilog HDL info at axi_cdc.sv(154):                                                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 154 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc.sv(154) " "Verilog HDL syntax error at axi_cdc.sv(154) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 154 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_cdc.sv(155) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(155): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 155 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_cdc.sv(155) " "Verilog HDL Declaration error at axi_cdc.sv(155): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 155 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_cdc.sv(148) " "Verilog HDL info at axi_cdc.sv(148): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 148 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_cdc.sv(146) " "Verilog HDL info at axi_cdc.sv(146): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 146 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_cdc.sv(150) " "Verilog HDL info at axi_cdc.sv(150): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 150 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) axi_cdc.sv(155) " "Verilog HDL info at axi_cdc.sv(155):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                       ^ axi_cdc.sv(155) " "Verilog HDL info at axi_cdc.sv(155):                                                        ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 155 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc.sv(155) " "Verilog HDL syntax error at axi_cdc.sv(155) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 155 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_cdc.sv(156) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(156): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 156 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) axi_cdc.sv(156) " "Verilog HDL info at axi_cdc.sv(156):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ axi_cdc.sv(156) " "Verilog HDL info at axi_cdc.sv(156):                                                            ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 156 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc.sv(156) " "Verilog HDL syntax error at axi_cdc.sv(156) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 156 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_cdc.sv(157) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(157): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 157 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) axi_cdc.sv(157) " "Verilog HDL info at axi_cdc.sv(157):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 157 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                 ^ axi_cdc.sv(157) " "Verilog HDL info at axi_cdc.sv(157):                                                  ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 157 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_cdc.sv(157) " "Verilog HDL syntax error at axi_cdc.sv(157) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 157 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_cdc.sv(162) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(162): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 162 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_REQ assign.svh(252) " "Verilog HDL info at assign.svh(252): macro 'AXI_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 252 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_ASSIGN_TO_REQ(src_req, src) axi_cdc.sv(162) " "Verilog HDL info at axi_cdc.sv(162):   `AXI_ASSIGN_TO_REQ(src_req, src)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 162 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                     ^ axi_cdc.sv(162) " "Verilog HDL info at axi_cdc.sv(162):                      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 162 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc.sv(162) " "Verilog HDL syntax error at axi_cdc.sv(162) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 162 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "src axi_cdc.sv(162) " "Verilog HDL warning at axi_cdc.sv(162): redeclaration of ansi port src is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 162 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_cdc.sv(163) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(163): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 163 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_RESP assign.svh(201) " "Verilog HDL info at assign.svh(201): macro 'AXI_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 201 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_cdc.sv(165) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(165): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 165 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_REQ assign.svh(200) " "Verilog HDL info at assign.svh(200): macro 'AXI_ASSIGN_FROM_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 200 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_cdc.sv(166) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(166): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 166 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_RESP assign.svh(253) " "Verilog HDL info at assign.svh(253): macro 'AXI_ASSIGN_TO_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 253 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "dst axi_cdc.sv(166) " "Verilog HDL warning at axi_cdc.sv(166): redeclaration of ansi port dst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 166 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_cdc_intf axi_cdc.sv(188) " "Verilog HDL error at axi_cdc.sv(188): module \"axi_cdc_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 188 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_cdc.sv(209) " "Verilog HDL Compiler Directive warning at axi_cdc.sv(209): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 209 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) axi_cdc.sv(209) " "Verilog HDL info at axi_cdc.sv(209):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 209 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ axi_cdc.sv(209) " "Verilog HDL info at axi_cdc.sv(209):                               ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 209 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_cdc.sv(209) " "Verilog HDL syntax error at axi_cdc.sv(209) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 209 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_to_apb.sv(48) " "Verilog HDL info at axi_lite_to_apb.sv(48): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 48 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv axi_lite_to_apb.sv(48) " "Verilog HDL info at axi_lite_to_apb.sv(48): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 48 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560404 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_lite_to_apb.sv(380) " "Verilog HDL error at axi_lite_to_apb.sv(380): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 380 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_lite_to_apb.sv(381) " "Verilog HDL error at axi_lite_to_apb.sv(381): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 381 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_lite_to_apb.sv(433) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(433): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 433 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_to_apb.sv(433) " "Verilog HDL syntax error at axi_lite_to_apb.sv(433) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 433 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_to_apb.sv(433) " "Verilog HDL Declaration error at axi_lite_to_apb.sv(433): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 433 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_to_apb.sv(392) " "Verilog HDL info at axi_lite_to_apb.sv(392): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 392 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_lite_to_apb.sv(434) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(434): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 434 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_to_apb.sv(434) " "Verilog HDL Declaration error at axi_lite_to_apb.sv(434): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 434 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_to_apb.sv(393) " "Verilog HDL info at axi_lite_to_apb.sv(393): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 393 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_lite_to_apb.sv(394) " "Verilog HDL info at axi_lite_to_apb.sv(394): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 394 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_to_apb.sv(434) " "Verilog HDL syntax error at axi_lite_to_apb.sv(434) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 434 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_lite_to_apb.sv(435) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(435): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 435 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_B_CHAN_T typedef.svh(150) " "Verilog HDL info at typedef.svh(150): macro 'AXI_LITE_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 150 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AR_CHAN_T axi_lite_to_apb.sv(436) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(436): text macro \"AXI_LITE_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 436 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AR_CHAN_T typedef.svh(154) " "Verilog HDL info at typedef.svh(154): macro 'AXI_LITE_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 154 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_to_apb.sv(436) " "Verilog HDL Declaration error at axi_lite_to_apb.sv(436): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 436 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_to_apb.sv(392) " "Verilog HDL info at axi_lite_to_apb.sv(392): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 392 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_lite_to_apb.sv(437) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(437): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 437 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_R_CHAN_T typedef.svh(159) " "Verilog HDL info at typedef.svh(159): macro 'AXI_LITE_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 159 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_to_apb.sv(437) " "Verilog HDL Declaration error at axi_lite_to_apb.sv(437): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 437 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_to_apb.sv(393) " "Verilog HDL info at axi_lite_to_apb.sv(393): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 393 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_REQ_T axi_lite_to_apb.sv(438) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(438): text macro \"AXI_LITE_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 438 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_REQ_T typedef.svh(164) " "Verilog HDL info at typedef.svh(164): macro 'AXI_LITE_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 164 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_to_apb.sv(438) " "Verilog HDL syntax error at axi_lite_to_apb.sv(438) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 438 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_RESP_T axi_lite_to_apb.sv(439) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(439): text macro \"AXI_LITE_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 439 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_RESP_T typedef.svh(175) " "Verilog HDL info at typedef.svh(175): macro 'AXI_LITE_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 175 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_to_apb.sv(439) " "Verilog HDL syntax error at axi_lite_to_apb.sv(439) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 439 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_TO_REQ axi_lite_to_apb.sv(447) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(447): text macro \"AXI_LITE_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 447 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_TO_REQ assign.svh(484) " "Verilog HDL info at assign.svh(484): macro 'AXI_LITE_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 484 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_to_apb.sv(447) " "Verilog HDL syntax error at axi_lite_to_apb.sv(447) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 447 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_lite_to_apb.sv(447) " "Verilog HDL warning at axi_lite_to_apb.sv(447): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 447 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_FROM_RESP axi_lite_to_apb.sv(448) " "Verilog HDL Compiler Directive warning at axi_lite_to_apb.sv(448): text macro \"AXI_LITE_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 448 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_FROM_RESP assign.svh(433) " "Verilog HDL info at assign.svh(433): macro 'AXI_LITE_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 433 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560405 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "axi_req_t axi_lite_to_apb.sv(477) " "Verilog HDL error at axi_lite_to_apb.sv(477): object \"axi_req_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 477 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "axi_resp_t axi_lite_to_apb.sv(478) " "Verilog HDL error at axi_lite_to_apb.sv(478): object \"axi_resp_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 478 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_lite_to_apb_intf axi_lite_to_apb.sv(494) " "Verilog HDL error at axi_lite_to_apb.sv(494): module \"axi_lite_to_apb_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 494 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_lite_join.sv(16) " "Verilog HDL error at axi_lite_join.sv(16): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN axi_lite_join.sv(24) " "Verilog HDL Compiler Directive warning at axi_lite_join.sv(24): text macro \"AXI_LITE_ASSIGN\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 24 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN assign.svh(378) " "Verilog HDL info at assign.svh(378): macro 'AXI_LITE_ASSIGN' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 378 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_LITE_ASSIGN(out, in) axi_lite_join.sv(24) " "Verilog HDL info at axi_lite_join.sv(24):   `AXI_LITE_ASSIGN(out, in)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 24 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                   ^ axi_lite_join.sv(24) " "Verilog HDL info at axi_lite_join.sv(24):                    ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 24 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_join.sv(24) " "Verilog HDL syntax error at axi_lite_join.sv(24) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 24 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "in axi_lite_join.sv(24) " "Verilog HDL warning at axi_lite_join.sv(24): redeclaration of ansi port in is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 24 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_lite_regs.sv(15) " "Verilog HDL error at axi_lite_regs.sv(15): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 15 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_regs.sv(16) " "Verilog HDL info at axi_lite_regs.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv axi_lite_regs.sv(16) " "Verilog HDL info at axi_lite_regs.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_lite_regs.sv(171) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(171): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 171 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_B_CHAN_T typedef.svh(150) " "Verilog HDL info at typedef.svh(150): macro 'AXI_LITE_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 150 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_regs.sv(171) " "Verilog HDL syntax error at axi_lite_regs.sv(171) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 171 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_lite_regs.sv(172) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(172): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 172 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_R_CHAN_T typedef.svh(159) " "Verilog HDL info at typedef.svh(159): macro 'AXI_LITE_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 159 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "axi_data_t axi_lite_regs.sv(172) " "Verilog HDL Declaration error at axi_lite_regs.sv(172): identifier \"axi_data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 172 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "axi_data_t axi_lite_regs.sv(170) " "Verilog HDL info at axi_lite_regs.sv(170): previous declaration of axi_data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 170 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560406 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_q axi_lite_regs.sv(216) " "Verilog HDL error at axi_lite_regs.sv(216): object \"reg_q\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 216 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_1322_UNCONVERTED" "axi_lite_regs.sv(222) " "Verilog HDL error at axi_lite_regs.sv(222): prefix of assignment pattern must be a data type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 222 0 0 0 } }  } 0 16879 "Verilog HDL error at %1!s!: prefix of assignment pattern must be a data type" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_1322_UNCONVERTED" "axi_lite_regs.sv(291) " "Verilog HDL error at axi_lite_regs.sv(291): prefix of assignment pattern must be a data type" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 291 0 0 0 } }  } 0 16879 "Verilog HDL error at %1!s!: prefix of assignment pattern must be a data type" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_q axi_lite_regs.sv(316) " "Verilog HDL error at axi_lite_regs.sv(316): object \"reg_q\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 316 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "reg_q axi_lite_regs.sv(317) " "Verilog HDL error at axi_lite_regs.sv(317): object \"reg_q\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 317 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "b_chan_lite_t axi_lite_regs.sv(352) " "Verilog HDL error at axi_lite_regs.sv(352): object \"b_chan_lite_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 352 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "r_chan_lite_t axi_lite_regs.sv(367) " "Verilog HDL error at axi_lite_regs.sv(367): object \"r_chan_lite_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 367 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_lite_regs axi_lite_regs.sv(406) " "Verilog HDL error at axi_lite_regs.sv(406): module \"axi_lite_regs\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 406 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_lite_regs.sv(409) " "Verilog HDL error at axi_lite_regs.sv(409): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 409 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_lite_regs.sv(436) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(436): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 436 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_regs.sv(436) " "Verilog HDL syntax error at axi_lite_regs.sv(436) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 436 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_regs.sv(436) " "Verilog HDL Declaration error at axi_lite_regs.sv(436): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 436 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_regs.sv(433) " "Verilog HDL info at axi_lite_regs.sv(433): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 433 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_lite_regs.sv(437) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(437): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 437 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_regs.sv(437) " "Verilog HDL Declaration error at axi_lite_regs.sv(437): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 437 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_regs.sv(434) " "Verilog HDL info at axi_lite_regs.sv(434): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 434 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_lite_regs.sv(435) " "Verilog HDL info at axi_lite_regs.sv(435): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 435 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_regs.sv(437) " "Verilog HDL syntax error at axi_lite_regs.sv(437) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 437 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AR_CHAN_T axi_lite_regs.sv(439) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(439): text macro \"AXI_LITE_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 439 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AR_CHAN_T typedef.svh(154) " "Verilog HDL info at typedef.svh(154): macro 'AXI_LITE_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 154 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_regs.sv(439) " "Verilog HDL Declaration error at axi_lite_regs.sv(439): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 439 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_regs.sv(433) " "Verilog HDL info at axi_lite_regs.sv(433): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 433 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_regs.sv(440) " "Verilog HDL Declaration error at axi_lite_regs.sv(440): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 440 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_regs.sv(434) " "Verilog HDL info at axi_lite_regs.sv(434): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 434 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_REQ_T axi_lite_regs.sv(441) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(441): text macro \"AXI_LITE_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 441 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_REQ_T typedef.svh(164) " "Verilog HDL info at typedef.svh(164): macro 'AXI_LITE_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 164 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_regs.sv(441) " "Verilog HDL syntax error at axi_lite_regs.sv(441) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 441 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_RESP_T axi_lite_regs.sv(442) " "Verilog HDL Compiler Directive warning at axi_lite_regs.sv(442): text macro \"AXI_LITE_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 442 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_RESP_T typedef.svh(175) " "Verilog HDL info at typedef.svh(175): macro 'AXI_LITE_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 175 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560407 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_mailbox.sv(19) " "Verilog HDL info at axi_lite_mailbox.sv(19): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 19 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560409 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv axi_lite_mailbox.sv(19) " "Verilog HDL info at axi_lite_mailbox.sv(19): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 19 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560409 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_lite_mailbox.sv(201) " "Verilog HDL error at axi_lite_mailbox.sv(201): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 201 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560409 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_lite_mailbox.sv(237) " "Verilog HDL Compiler Directive warning at axi_lite_mailbox.sv(237): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 237 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_B_CHAN_T typedef.svh(150) " "Verilog HDL info at typedef.svh(150): macro 'AXI_LITE_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 150 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_mailbox.sv(237) " "Verilog HDL syntax error at axi_lite_mailbox.sv(237) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 237 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_lite_mailbox.sv(238) " "Verilog HDL Compiler Directive warning at axi_lite_mailbox.sv(238): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 238 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_R_CHAN_T typedef.svh(159) " "Verilog HDL info at typedef.svh(159): macro 'AXI_LITE_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 159 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_mailbox.sv(238) " "Verilog HDL Declaration error at axi_lite_mailbox.sv(238): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 238 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_mailbox.sv(211) " "Verilog HDL info at axi_lite_mailbox.sv(211): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 211 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(260) " "Verilog HDL error at axi_lite_mailbox.sv(260): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 260 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_1952_UNCONVERTED" "axi_lite_mailbox.sv(260) " "Verilog HDL error at axi_lite_mailbox.sv(260): range must be bounded by constant expressions" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 260 0 0 0 } }  } 0 17457 "Verilog HDL error at %1!s!: range must be bounded by constant expressions" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(268) " "Verilog HDL error at axi_lite_mailbox.sv(268): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 268 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_1952_UNCONVERTED" "axi_lite_mailbox.sv(268) " "Verilog HDL error at axi_lite_mailbox.sv(268): range must be bounded by constant expressions" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 268 0 0 0 } }  } 0 17457 "Verilog HDL error at %1!s!: range must be bounded by constant expressions" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(269) " "Verilog HDL error at axi_lite_mailbox.sv(269): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 269 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(493) " "Verilog HDL error at axi_lite_mailbox.sv(493): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 493 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(494) " "Verilog HDL error at axi_lite_mailbox.sv(494): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 494 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "b_chan_lite_t axi_lite_mailbox.sv(507) " "Verilog HDL error at axi_lite_mailbox.sv(507): object \"b_chan_lite_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 507 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(519) " "Verilog HDL error at axi_lite_mailbox.sv(519): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 519 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "NoRegs axi_lite_mailbox.sv(520) " "Verilog HDL error at axi_lite_mailbox.sv(520): object \"NoRegs\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 520 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "r_chan_lite_t axi_lite_mailbox.sv(533) " "Verilog HDL error at axi_lite_mailbox.sv(533): object \"r_chan_lite_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 533 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_lite_mailbox_slave axi_lite_mailbox.sv(554) " "Verilog HDL error at axi_lite_mailbox.sv(554): module \"axi_lite_mailbox_slave\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 554 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560410 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_lite_mailbox.sv(556) " "Verilog HDL error at axi_lite_mailbox.sv(556): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 556 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_lite_mailbox.sv(576) " "Verilog HDL Compiler Directive warning at axi_lite_mailbox.sv(576): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 576 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_mailbox.sv(576) " "Verilog HDL syntax error at axi_lite_mailbox.sv(576) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 576 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_mailbox.sv(576) " "Verilog HDL Declaration error at axi_lite_mailbox.sv(576): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 576 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_mailbox.sv(565) " "Verilog HDL info at axi_lite_mailbox.sv(565): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 565 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_lite_mailbox.sv(577) " "Verilog HDL Compiler Directive warning at axi_lite_mailbox.sv(577): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 577 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_mailbox.sv(577) " "Verilog HDL Declaration error at axi_lite_mailbox.sv(577): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 577 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_mailbox.sv(574) " "Verilog HDL info at axi_lite_mailbox.sv(574): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 574 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_lite_mailbox.sv(575) " "Verilog HDL info at axi_lite_mailbox.sv(575): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 575 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_demux.sv(15) " "Verilog HDL info at axi_lite_demux.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv axi_lite_demux.sv(15) " "Verilog HDL info at axi_lite_demux.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560411 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_lite_demux.sv(395) " "Verilog HDL error at axi_lite_demux.sv(395): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 395 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_lite_demux.sv(396) " "Verilog HDL error at axi_lite_demux.sv(396): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 396 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AW_CHAN_T axi_lite_demux.sv(423) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(423): text macro \"AXI_LITE_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 423 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AW_CHAN_T typedef.svh(140) " "Verilog HDL info at typedef.svh(140): macro 'AXI_LITE_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 140 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_demux.sv(423) " "Verilog HDL syntax error at axi_lite_demux.sv(423) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 423 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_demux.sv(423) " "Verilog HDL Declaration error at axi_lite_demux.sv(423): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 423 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_demux.sv(420) " "Verilog HDL info at axi_lite_demux.sv(420): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 420 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_W_CHAN_T axi_lite_demux.sv(424) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(424): text macro \"AXI_LITE_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 424 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_W_CHAN_T typedef.svh(145) " "Verilog HDL info at typedef.svh(145): macro 'AXI_LITE_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 145 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_demux.sv(424) " "Verilog HDL Declaration error at axi_lite_demux.sv(424): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 424 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_demux.sv(421) " "Verilog HDL info at axi_lite_demux.sv(421): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 421 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_lite_demux.sv(422) " "Verilog HDL info at axi_lite_demux.sv(422): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 422 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_demux.sv(424) " "Verilog HDL syntax error at axi_lite_demux.sv(424) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 424 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_B_CHAN_T axi_lite_demux.sv(425) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(425): text macro \"AXI_LITE_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 425 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_B_CHAN_T typedef.svh(150) " "Verilog HDL info at typedef.svh(150): macro 'AXI_LITE_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 150 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_AR_CHAN_T axi_lite_demux.sv(426) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(426): text macro \"AXI_LITE_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 426 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_AR_CHAN_T typedef.svh(154) " "Verilog HDL info at typedef.svh(154): macro 'AXI_LITE_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 154 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_lite_demux.sv(426) " "Verilog HDL Declaration error at axi_lite_demux.sv(426): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 426 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_lite_demux.sv(420) " "Verilog HDL info at axi_lite_demux.sv(420): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 420 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_R_CHAN_T axi_lite_demux.sv(427) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(427): text macro \"AXI_LITE_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 427 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_R_CHAN_T typedef.svh(159) " "Verilog HDL info at typedef.svh(159): macro 'AXI_LITE_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 159 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_lite_demux.sv(427) " "Verilog HDL Declaration error at axi_lite_demux.sv(427): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 427 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_lite_demux.sv(421) " "Verilog HDL info at axi_lite_demux.sv(421): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 421 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_REQ_T axi_lite_demux.sv(428) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(428): text macro \"AXI_LITE_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 428 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_REQ_T typedef.svh(164) " "Verilog HDL info at typedef.svh(164): macro 'AXI_LITE_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 164 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_demux.sv(428) " "Verilog HDL syntax error at axi_lite_demux.sv(428) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 428 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_TYPEDEF_RESP_T axi_lite_demux.sv(429) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(429): text macro \"AXI_LITE_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 429 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_TYPEDEF_RESP_T typedef.svh(175) " "Verilog HDL info at typedef.svh(175): macro 'AXI_LITE_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 175 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_demux.sv(429) " "Verilog HDL syntax error at axi_lite_demux.sv(429) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 429 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_TO_REQ axi_lite_demux.sv(436) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(436): text macro \"AXI_LITE_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 436 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_TO_REQ assign.svh(484) " "Verilog HDL info at assign.svh(484): macro 'AXI_LITE_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 484 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_lite_demux.sv(436) " "Verilog HDL syntax error at axi_lite_demux.sv(436) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 436 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_lite_demux.sv(436) " "Verilog HDL warning at axi_lite_demux.sv(436): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 436 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_FROM_RESP axi_lite_demux.sv(437) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(437): text macro \"AXI_LITE_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 437 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_FROM_RESP assign.svh(433) " "Verilog HDL info at assign.svh(433): macro 'AXI_LITE_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 433 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_FROM_REQ axi_lite_demux.sv(440) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(440): text macro \"AXI_LITE_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 440 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_FROM_REQ assign.svh(432) " "Verilog HDL info at assign.svh(432): macro 'AXI_LITE_ASSIGN_FROM_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 432 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_1371_UNCONVERTED" "axi_lite_demux.sv(440) " "Verilog HDL error at axi_lite_demux.sv(440): inconsistent dimension in declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 440 0 0 0 } }  } 0 16923 "Verilog HDL error at %1!s!: inconsistent dimension in declaration" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_demux.sv(440) " "Verilog HDL syntax error at axi_lite_demux.sv(440) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 440 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_LITE_ASSIGN_TO_RESP axi_lite_demux.sv(441) " "Verilog HDL Compiler Directive warning at axi_lite_demux.sv(441): text macro \"AXI_LITE_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 441 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_LITE_ASSIGN_TO_RESP assign.svh(485) " "Verilog HDL info at assign.svh(485): macro 'AXI_LITE_ASSIGN_TO_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 485 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_lite_demux.sv(441) " "Verilog HDL warning at axi_lite_demux.sv(441): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 441 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_lite_demux.sv(441) " "Verilog HDL syntax error at axi_lite_demux.sv(441) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 441 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_lite_demux_intf axi_lite_demux.sv(482) " "Verilog HDL error at axi_lite_demux.sv(482): module \"axi_lite_demux_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 482 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_iw_converter.sv(16) " "Verilog HDL error at axi_iw_converter.sv(16): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 16 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_iw_converter.sv(117) " "Verilog HDL Compiler Directive warning at axi_iw_converter.sv(117): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_t, addr_t, slv_id_t, user_t) axi_iw_converter.sv(117) " "Verilog HDL info at axi_iw_converter.sv(117):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_t, addr_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                         ^ axi_iw_converter.sv(117) " "Verilog HDL info at axi_iw_converter.sv(117):                          ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_iw_converter.sv(117) " "Verilog HDL syntax error at axi_iw_converter.sv(117) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_iw_converter.sv(117) " "Verilog HDL Declaration error at axi_iw_converter.sv(117): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_iw_converter.sv(111) " "Verilog HDL info at axi_iw_converter.sv(111): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_iw_converter.sv(113) " "Verilog HDL info at axi_iw_converter.sv(113): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(slv_aw_t, addr_t, slv_id_t, user_t) axi_iw_converter.sv(117) " "Verilog HDL info at axi_iw_converter.sv(117):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_t, addr_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_iw_converter.sv(117) " "Verilog HDL info at axi_iw_converter.sv(117):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 117 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_iw_converter.sv(118) " "Verilog HDL Declaration error at axi_iw_converter.sv(118): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 118 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_iw_converter.sv(111) " "Verilog HDL info at axi_iw_converter.sv(111): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_iw_converter.sv(114) " "Verilog HDL info at axi_iw_converter.sv(114): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AW_CHAN_T(mst_aw_t, addr_t, mst_id_t, user_t) axi_iw_converter.sv(118) " "Verilog HDL info at axi_iw_converter.sv(118):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_t, addr_t, mst_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 118 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_iw_converter.sv(118) " "Verilog HDL info at axi_iw_converter.sv(118):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 118 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(118) " "Verilog HDL syntax error at axi_iw_converter.sv(118) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 118 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_iw_converter.sv(119) " "Verilog HDL Compiler Directive warning at axi_iw_converter.sv(119): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 119 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560412 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_iw_converter.sv(119) " "Verilog HDL Declaration error at axi_iw_converter.sv(119): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 119 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_iw_converter.sv(112) " "Verilog HDL info at axi_iw_converter.sv(112): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 112 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_iw_converter.sv(115) " "Verilog HDL info at axi_iw_converter.sv(115): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 115 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t) axi_iw_converter.sv(119) " "Verilog HDL info at axi_iw_converter.sv(119):   `AXI_TYPEDEF_W_CHAN_T(w_t, data_t, strb_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                    ^ axi_iw_converter.sv(119) " "Verilog HDL info at axi_iw_converter.sv(119):                                                     ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 119 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(119) " "Verilog HDL syntax error at axi_iw_converter.sv(119) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 119 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_iw_converter.sv(120) " "Verilog HDL Compiler Directive warning at axi_iw_converter.sv(120): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 120 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "slv_id_t axi_iw_converter.sv(120) " "Verilog HDL Declaration error at axi_iw_converter.sv(120): identifier \"slv_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 120 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_iw_converter.sv(113) " "Verilog HDL info at axi_iw_converter.sv(113): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(slv_b_t, slv_id_t, user_t) axi_iw_converter.sv(120) " "Verilog HDL info at axi_iw_converter.sv(120):   `AXI_TYPEDEF_B_CHAN_T(slv_b_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                  ^ axi_iw_converter.sv(120) " "Verilog HDL info at axi_iw_converter.sv(120):                                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 120 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(120) " "Verilog HDL syntax error at axi_iw_converter.sv(120) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 120 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "mst_id_t axi_iw_converter.sv(121) " "Verilog HDL Declaration error at axi_iw_converter.sv(121): identifier \"mst_id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 121 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_iw_converter.sv(114) " "Verilog HDL info at axi_iw_converter.sv(114): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_B_CHAN_T(mst_b_t, mst_id_t, user_t) axi_iw_converter.sv(121) " "Verilog HDL info at axi_iw_converter.sv(121):   `AXI_TYPEDEF_B_CHAN_T(mst_b_t, mst_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                  ^ axi_iw_converter.sv(121) " "Verilog HDL info at axi_iw_converter.sv(121):                                                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 121 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(121) " "Verilog HDL syntax error at axi_iw_converter.sv(121) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 121 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_iw_converter.sv(122) " "Verilog HDL Compiler Directive warning at axi_iw_converter.sv(122): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 122 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_iw_converter.sv(122) " "Verilog HDL Declaration error at axi_iw_converter.sv(122): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 122 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_iw_converter.sv(111) " "Verilog HDL info at axi_iw_converter.sv(111): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_iw_converter.sv(113) " "Verilog HDL info at axi_iw_converter.sv(113): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(slv_ar_t, addr_t, slv_id_t, user_t) axi_iw_converter.sv(122) " "Verilog HDL info at axi_iw_converter.sv(122):   `AXI_TYPEDEF_AR_CHAN_T(slv_ar_t, addr_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 122 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_iw_converter.sv(122) " "Verilog HDL info at axi_iw_converter.sv(122):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 122 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(122) " "Verilog HDL syntax error at axi_iw_converter.sv(122) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 122 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_iw_converter.sv(123) " "Verilog HDL Declaration error at axi_iw_converter.sv(123): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 123 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_iw_converter.sv(111) " "Verilog HDL info at axi_iw_converter.sv(111): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 111 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_iw_converter.sv(114) " "Verilog HDL info at axi_iw_converter.sv(114): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_AR_CHAN_T(mst_ar_t, addr_t, mst_id_t, user_t) axi_iw_converter.sv(123) " "Verilog HDL info at axi_iw_converter.sv(123):   `AXI_TYPEDEF_AR_CHAN_T(mst_ar_t, addr_t, mst_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 123 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                            ^ axi_iw_converter.sv(123) " "Verilog HDL info at axi_iw_converter.sv(123):                                                             ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 123 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(123) " "Verilog HDL syntax error at axi_iw_converter.sv(123) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 123 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_iw_converter.sv(124) " "Verilog HDL Compiler Directive warning at axi_iw_converter.sv(124): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 124 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_iw_converter.sv(124) " "Verilog HDL Declaration error at axi_iw_converter.sv(124): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 124 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_iw_converter.sv(112) " "Verilog HDL info at axi_iw_converter.sv(112): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 112 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "slv_id_t axi_iw_converter.sv(113) " "Verilog HDL info at axi_iw_converter.sv(113): previous declaration of slv_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 113 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(slv_r_t, data_t, slv_id_t, user_t) axi_iw_converter.sv(124) " "Verilog HDL info at axi_iw_converter.sv(124):   `AXI_TYPEDEF_R_CHAN_T(slv_r_t, data_t, slv_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 124 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                          ^ axi_iw_converter.sv(124) " "Verilog HDL info at axi_iw_converter.sv(124):                                                           ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 124 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(124) " "Verilog HDL syntax error at axi_iw_converter.sv(124) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 124 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_iw_converter.sv(125) " "Verilog HDL Declaration error at axi_iw_converter.sv(125): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 125 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_iw_converter.sv(112) " "Verilog HDL info at axi_iw_converter.sv(112): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 112 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "mst_id_t axi_iw_converter.sv(114) " "Verilog HDL info at axi_iw_converter.sv(114): previous declaration of mst_id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 114 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_iw_converter.sv(116) " "Verilog HDL info at axi_iw_converter.sv(116): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 116 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  `AXI_TYPEDEF_R_CHAN_T(mst_r_t, data_t, mst_id_t, user_t) axi_iw_converter.sv(125) " "Verilog HDL info at axi_iw_converter.sv(125):   `AXI_TYPEDEF_R_CHAN_T(mst_r_t, data_t, mst_id_t, user_t)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 125 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                          ^ axi_iw_converter.sv(125) " "Verilog HDL info at axi_iw_converter.sv(125):                                                           ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 125 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_iw_converter.sv(125) " "Verilog HDL syntax error at axi_iw_converter.sv(125) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 125 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  end else if (AxiMstPortIdWidth > AxiSlvPortIdWidth) begin : gen_upsize axi_iw_converter.sv(169) " "Verilog HDL info at axi_iw_converter.sv(169):   end else if (AxiMstPortIdWidth > AxiSlvPortIdWidth) begin : gen_upsize" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 169 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "     ^ axi_iw_converter.sv(169) " "Verilog HDL info at axi_iw_converter.sv(169):      ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 169 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_serializer.sv(15) " "Verilog HDL info at axi_serializer.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560413 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv axi_serializer.sv(15) " "Verilog HDL info at axi_serializer.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/typedef.svh axi_serializer.sv(220) " "Verilog HDL error at axi_serializer.sv(220): cannot open include file axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 220 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "axi/assign.svh axi_serializer.sv(221) " "Verilog HDL error at axi_serializer.sv(221): cannot open include file axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 221 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AW_CHAN_T axi_serializer.sv(252) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(252): text macro \"AXI_TYPEDEF_AW_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 252 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AW_CHAN_T typedef.svh(33) " "Verilog HDL info at typedef.svh(33): macro 'AXI_TYPEDEF_AW_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 33 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_serializer.sv(252) " "Verilog HDL syntax error at axi_serializer.sv(252) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 252 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_serializer.sv(252) " "Verilog HDL Declaration error at axi_serializer.sv(252): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 252 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_serializer.sv(248) " "Verilog HDL info at axi_serializer.sv(248): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 248 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_serializer.sv(247) " "Verilog HDL info at axi_serializer.sv(247): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 247 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_serializer.sv(251) " "Verilog HDL info at axi_serializer.sv(251): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 251 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_W_CHAN_T axi_serializer.sv(253) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(253): text macro \"AXI_TYPEDEF_W_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 253 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_W_CHAN_T typedef.svh(48) " "Verilog HDL info at typedef.svh(48): macro 'AXI_TYPEDEF_W_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 48 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_serializer.sv(253) " "Verilog HDL Declaration error at axi_serializer.sv(253): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 253 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_serializer.sv(249) " "Verilog HDL info at axi_serializer.sv(249): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 249 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "strb_t axi_serializer.sv(250) " "Verilog HDL info at axi_serializer.sv(250): previous declaration of strb_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 250 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_serializer.sv(251) " "Verilog HDL info at axi_serializer.sv(251): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 251 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_serializer.sv(253) " "Verilog HDL syntax error at axi_serializer.sv(253) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 253 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_B_CHAN_T axi_serializer.sv(254) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(254): text macro \"AXI_TYPEDEF_B_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 254 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_B_CHAN_T typedef.svh(55) " "Verilog HDL info at typedef.svh(55): macro 'AXI_TYPEDEF_B_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 55 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "id_t axi_serializer.sv(254) " "Verilog HDL Declaration error at axi_serializer.sv(254): identifier \"id_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 254 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_serializer.sv(247) " "Verilog HDL info at axi_serializer.sv(247): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 247 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_serializer.sv(251) " "Verilog HDL info at axi_serializer.sv(251): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 251 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_serializer.sv(254) " "Verilog HDL syntax error at axi_serializer.sv(254) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 254 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_AR_CHAN_T axi_serializer.sv(255) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(255): text macro \"AXI_TYPEDEF_AR_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 255 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_AR_CHAN_T typedef.svh(61) " "Verilog HDL info at typedef.svh(61): macro 'AXI_TYPEDEF_AR_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 61 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "addr_t axi_serializer.sv(255) " "Verilog HDL Declaration error at axi_serializer.sv(255): identifier \"addr_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 255 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "addr_t axi_serializer.sv(248) " "Verilog HDL info at axi_serializer.sv(248): previous declaration of addr_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 248 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_serializer.sv(247) " "Verilog HDL info at axi_serializer.sv(247): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 247 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_serializer.sv(251) " "Verilog HDL info at axi_serializer.sv(251): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 251 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_serializer.sv(255) " "Verilog HDL syntax error at axi_serializer.sv(255) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 255 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_R_CHAN_T axi_serializer.sv(256) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(256): text macro \"AXI_TYPEDEF_R_CHAN_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 256 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_R_CHAN_T typedef.svh(75) " "Verilog HDL info at typedef.svh(75): macro 'AXI_TYPEDEF_R_CHAN_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 75 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_IDENTIFIER_ALREADY_DECLARED" "data_t axi_serializer.sv(256) " "Verilog HDL Declaration error at axi_serializer.sv(256): identifier \"data_t\" is already declared in the present scope" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 256 0 0 0 } }  } 0 13396 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "data_t axi_serializer.sv(249) " "Verilog HDL info at axi_serializer.sv(249): previous declaration of data_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 249 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "id_t axi_serializer.sv(247) " "Verilog HDL info at axi_serializer.sv(247): previous declaration of id_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 247 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_1967_UNCONVERTED" "user_t axi_serializer.sv(251) " "Verilog HDL info at axi_serializer.sv(251): previous declaration of user_t is from here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 251 0 0 0 } }  } 0 17467 "Verilog HDL info at %2!s!: previous declaration of %1!s! is from here" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_serializer.sv(256) " "Verilog HDL syntax error at axi_serializer.sv(256) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 256 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_REQ_T axi_serializer.sv(257) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(257): text macro \"AXI_TYPEDEF_REQ_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 257 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_REQ_T typedef.svh(83) " "Verilog HDL info at typedef.svh(83): macro 'AXI_TYPEDEF_REQ_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 83 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_serializer.sv(257) " "Verilog HDL syntax error at axi_serializer.sv(257) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 257 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_TYPEDEF_RESP_T axi_serializer.sv(258) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(258): text macro \"AXI_TYPEDEF_RESP_T\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 258 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_TYPEDEF_RESP_T typedef.svh(94) " "Verilog HDL info at typedef.svh(94): macro 'AXI_TYPEDEF_RESP_T' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/typedef.svh" 94 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ")', expecting '; axi_serializer.sv(258) " "Verilog HDL syntax error at axi_serializer.sv(258) near text )', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 258 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_REQ axi_serializer.sv(261) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(261): text macro \"AXI_ASSIGN_TO_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 261 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_REQ assign.svh(252) " "Verilog HDL info at assign.svh(252): macro 'AXI_ASSIGN_TO_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 252 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "( axi_serializer.sv(261) " "Verilog HDL syntax error at axi_serializer.sv(261) near text (" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 261 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "slv axi_serializer.sv(261) " "Verilog HDL warning at axi_serializer.sv(261): redeclaration of ansi port slv is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 261 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_RESP axi_serializer.sv(262) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(262): text macro \"AXI_ASSIGN_FROM_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 262 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_RESP assign.svh(201) " "Verilog HDL info at assign.svh(201): macro 'AXI_ASSIGN_FROM_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 201 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_FROM_REQ axi_serializer.sv(263) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(263): text macro \"AXI_ASSIGN_FROM_REQ\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 263 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_FROM_REQ assign.svh(200) " "Verilog HDL info at assign.svh(200): macro 'AXI_ASSIGN_FROM_REQ' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 200 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560414 ""}
{ "Critical Warning" "WVRFX2_VERI_UNDEFINED_MACRO" "AXI_ASSIGN_TO_RESP axi_serializer.sv(264) " "Verilog HDL Compiler Directive warning at axi_serializer.sv(264): text macro \"AXI_ASSIGN_TO_RESP\" is undefined" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 264 0 0 0 } }  } 1 13432 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1725941560415 ""}
{ "Info" "IVRFX2_VERI_2547_UNCONVERTED" "AXI_ASSIGN_TO_RESP assign.svh(253) " "Verilog HDL info at assign.svh(253): macro 'AXI_ASSIGN_TO_RESP' was defined here but has either been undefined or the compilation unit has been closed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/include/axi/assign.svh" 253 0 0 0 } }  } 0 22119 "Verilog HDL info at %2!s!: macro '%1!s!' was defined here but has either been undefined or the compilation unit has been closed" 0 0 "Design Software" 0 -1 1725941560415 ""}
{ "Warning" "WVRFX2_VERI_1372_UNCONVERTED" "mst axi_serializer.sv(264) " "Verilog HDL warning at axi_serializer.sv(264): redeclaration of ansi port mst is not allowed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 264 0 0 0 } }  } 0 16924 "Verilog HDL warning at %2!s!: redeclaration of ansi port %1!s! is not allowed" 0 0 "Design Software" 0 -1 1725941560415 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module axi_serializer_intf axi_serializer.sv(295) " "Verilog HDL error at axi_serializer.sv(295): module \"axi_serializer_intf\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 295 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560415 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh isochronous_spill_register.sv(14) " "Verilog HDL info at isochronous_spill_register.sv(14): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv" 14 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560417 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv isochronous_spill_register.sv(14) " "Verilog HDL info at isochronous_spill_register.sv(14): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv" 14 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560417 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh cdc_fifo_gray.sv(74) " "Verilog HDL info at cdc_fifo_gray.sv(74): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv" 74 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560419 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv cdc_fifo_gray.sv(74) " "Verilog HDL info at cdc_fifo_gray.sv(74): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/cdc_fifo_gray.sv" 74 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560419 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "gray_to_binary.sv(22) " "Verilog HDL warning at gray_to_binary.sv(22): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/gray_to_binary.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/gray_to_binary.sv" 22 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560419 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module sram sram.sv(46) " "Verilog HDL warning at sram.sv(46): overwriting previous definition of sram module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/sram.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/sram.sv" 46 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560421 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "sram sram.sv(117) " "Verilog HDL info at sram.sv(117): previous definition of module sram is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/common/local/util/sram.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/common/local/util/sram.sv" 117 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560421 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "find_first_one.sv(43) " "Verilog HDL warning at find_first_one.sv(43): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" 43 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560422 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "find_first_one.sv(47) " "Verilog HDL warning at find_first_one.sv(47): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" 47 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560422 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "find_first_one.sv(56) " "Verilog HDL warning at find_first_one.sv(56): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" 56 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560422 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "find_first_one.sv(76) " "Verilog HDL warning at find_first_one.sv(76): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" 76 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560422 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "find_first_one.sv(78) " "Verilog HDL warning at find_first_one.sv(78): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/deprecated/find_first_one.sv" 78 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560422 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh stream_to_mem.sv(16) " "Verilog HDL info at stream_to_mem.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560424 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv stream_to_mem.sv(16) " "Verilog HDL info at stream_to_mem.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_to_mem.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560425 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh isochronous_4phase_handshake.sv(41) " "Verilog HDL info at isochronous_4phase_handshake.sv(41): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv" 41 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560425 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv isochronous_4phase_handshake.sv(41) " "Verilog HDL info at isochronous_4phase_handshake.sv(41): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_4phase_handshake.sv" 41 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560425 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module SimJTAG SimJTAG.sv(85) " "Verilog HDL warning at SimJTAG.sv(85): overwriting previous definition of SimJTAG module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/tb/SimJTAG.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/tb/SimJTAG.sv" 85 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560428 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "SimJTAG SimJTAG.sv(83) " "Verilog HDL info at SimJTAG.sv(83): previous definition of module SimJTAG is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/common/SimJTAG.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/common/SimJTAG.sv" 83 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560428 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "dm_top_sva.sv(62) " "Verilog HDL warning at dm_top_sva.sv(62): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/sva/dm_top_sva.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/riscv-dbg/sva/dm_top_sva.sv" 62 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560429 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_IP_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(451) " "Verilog HDL warning at rv_plic_reg_pkg.sv(451): parameter 'RV_PLIC_IP_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 451 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_LE_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(452) " "Verilog HDL warning at rv_plic_reg_pkg.sv(452): parameter 'RV_PLIC_LE_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 452 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(453) " "Verilog HDL warning at rv_plic_reg_pkg.sv(453): parameter 'RV_PLIC_PRIO0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 453 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO1_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(454) " "Verilog HDL warning at rv_plic_reg_pkg.sv(454): parameter 'RV_PLIC_PRIO1_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 454 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO2_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(455) " "Verilog HDL warning at rv_plic_reg_pkg.sv(455): parameter 'RV_PLIC_PRIO2_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 455 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO3_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(456) " "Verilog HDL warning at rv_plic_reg_pkg.sv(456): parameter 'RV_PLIC_PRIO3_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 456 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO4_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(457) " "Verilog HDL warning at rv_plic_reg_pkg.sv(457): parameter 'RV_PLIC_PRIO4_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 457 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO5_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(458) " "Verilog HDL warning at rv_plic_reg_pkg.sv(458): parameter 'RV_PLIC_PRIO5_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 458 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO6_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(459) " "Verilog HDL warning at rv_plic_reg_pkg.sv(459): parameter 'RV_PLIC_PRIO6_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 459 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO7_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(460) " "Verilog HDL warning at rv_plic_reg_pkg.sv(460): parameter 'RV_PLIC_PRIO7_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 460 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO8_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(461) " "Verilog HDL warning at rv_plic_reg_pkg.sv(461): parameter 'RV_PLIC_PRIO8_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 461 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO9_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(462) " "Verilog HDL warning at rv_plic_reg_pkg.sv(462): parameter 'RV_PLIC_PRIO9_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 462 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO10_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(463) " "Verilog HDL warning at rv_plic_reg_pkg.sv(463): parameter 'RV_PLIC_PRIO10_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 463 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO11_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(464) " "Verilog HDL warning at rv_plic_reg_pkg.sv(464): parameter 'RV_PLIC_PRIO11_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 464 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO12_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(465) " "Verilog HDL warning at rv_plic_reg_pkg.sv(465): parameter 'RV_PLIC_PRIO12_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 465 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO13_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(466) " "Verilog HDL warning at rv_plic_reg_pkg.sv(466): parameter 'RV_PLIC_PRIO13_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 466 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO14_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(467) " "Verilog HDL warning at rv_plic_reg_pkg.sv(467): parameter 'RV_PLIC_PRIO14_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 467 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO15_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(468) " "Verilog HDL warning at rv_plic_reg_pkg.sv(468): parameter 'RV_PLIC_PRIO15_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 468 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO16_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(469) " "Verilog HDL warning at rv_plic_reg_pkg.sv(469): parameter 'RV_PLIC_PRIO16_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 469 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO17_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(470) " "Verilog HDL warning at rv_plic_reg_pkg.sv(470): parameter 'RV_PLIC_PRIO17_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 470 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO18_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(471) " "Verilog HDL warning at rv_plic_reg_pkg.sv(471): parameter 'RV_PLIC_PRIO18_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 471 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO19_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(472) " "Verilog HDL warning at rv_plic_reg_pkg.sv(472): parameter 'RV_PLIC_PRIO19_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 472 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO20_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(473) " "Verilog HDL warning at rv_plic_reg_pkg.sv(473): parameter 'RV_PLIC_PRIO20_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 473 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO21_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(474) " "Verilog HDL warning at rv_plic_reg_pkg.sv(474): parameter 'RV_PLIC_PRIO21_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 474 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO22_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(475) " "Verilog HDL warning at rv_plic_reg_pkg.sv(475): parameter 'RV_PLIC_PRIO22_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 475 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO23_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(476) " "Verilog HDL warning at rv_plic_reg_pkg.sv(476): parameter 'RV_PLIC_PRIO23_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 476 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO24_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(477) " "Verilog HDL warning at rv_plic_reg_pkg.sv(477): parameter 'RV_PLIC_PRIO24_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 477 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO25_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(478) " "Verilog HDL warning at rv_plic_reg_pkg.sv(478): parameter 'RV_PLIC_PRIO25_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 478 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO26_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(479) " "Verilog HDL warning at rv_plic_reg_pkg.sv(479): parameter 'RV_PLIC_PRIO26_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 479 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO27_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(480) " "Verilog HDL warning at rv_plic_reg_pkg.sv(480): parameter 'RV_PLIC_PRIO27_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 480 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO28_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(481) " "Verilog HDL warning at rv_plic_reg_pkg.sv(481): parameter 'RV_PLIC_PRIO28_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 481 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO29_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(482) " "Verilog HDL warning at rv_plic_reg_pkg.sv(482): parameter 'RV_PLIC_PRIO29_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 482 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO30_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(483) " "Verilog HDL warning at rv_plic_reg_pkg.sv(483): parameter 'RV_PLIC_PRIO30_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 483 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO31_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(484) " "Verilog HDL warning at rv_plic_reg_pkg.sv(484): parameter 'RV_PLIC_PRIO31_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 484 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_IE0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(485) " "Verilog HDL warning at rv_plic_reg_pkg.sv(485): parameter 'RV_PLIC_IE0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 485 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_THRESHOLD0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(486) " "Verilog HDL warning at rv_plic_reg_pkg.sv(486): parameter 'RV_PLIC_THRESHOLD0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 486 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_CC0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(487) " "Verilog HDL warning at rv_plic_reg_pkg.sv(487): parameter 'RV_PLIC_CC0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 487 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1725941560430 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile.sv(57) " "Verilog HDL warning at ariane_regfile.sv(57): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile.sv" 57 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560437 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile.sv(87) " "Verilog HDL warning at ariane_regfile.sv(87): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile.sv" 87 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560437 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile.sv(95) " "Verilog HDL warning at ariane_regfile.sv(95): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile.sv" 95 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560437 ""}
{ "Error" "EVRFX2_VERI_1677_UNCONVERTED" "wt_l15_adapter wt_l15_adapter.sv(108) " "Verilog HDL error at wt_l15_adapter.sv(108): wt_l15_adapter is not a valid package or class type prefix for '::'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" 108 0 0 0 } }  } 0 17254 "Verilog HDL error at %2!s!: %1!s! is not a valid package or class type prefix for '::'" 0 0 "Design Software" 0 -1 1725941560438 ""}
{ "Error" "EVRFX2_VERI_1893_UNCONVERTED" "l15_req_t wt_l15_adapter.sv(82) " "Verilog HDL error at wt_l15_adapter.sv(82): type l15_req_t is used before its declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" 82 0 0 0 } }  } 0 18428 "Verilog HDL error at %2!s!: type %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1725941560438 ""}
{ "Error" "EVRFX2_VERI_1893_UNCONVERTED" "l15_rtrn_t wt_l15_adapter.sv(83) " "Verilog HDL error at wt_l15_adapter.sv(83): type l15_rtrn_t is used before its declaration" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" 83 0 0 0 } }  } 0 18428 "Verilog HDL error at %2!s!: type %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1725941560438 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "SwapEndianess wt_l15_adapter.sv(344) " "Verilog HDL error at wt_l15_adapter.sv(344): object \"SwapEndianess\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" 344 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560438 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module wt_l15_adapter wt_l15_adapter.sv(459) " "Verilog HDL error at wt_l15_adapter.sv(459): module \"wt_l15_adapter\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_l15_adapter.sv" 459 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560438 ""}
{ "Error" "EVRFX2_VERI_1187_UNCONVERTED" "l15_req_t wt_cache_pkg hpdcache_to_l15.sv(75) " "Verilog HDL error at hpdcache_to_l15.sv(75): l15_req_t is not declared under the prefix \"wt_cache_pkg\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 75 0 0 0 } }  } 0 14394 "Verilog HDL error at %3!s!: %1!s! is not declared under the prefix \"%2!s!\"" 0 0 "Design Software" 0 -1 1725941560439 ""}
{ "Error" "EVRFX2_VERI_1187_UNCONVERTED" "l15_rtrn_t wt_cache_pkg hpdcache_to_l15.sv(77) " "Verilog HDL error at hpdcache_to_l15.sv(77): l15_rtrn_t is not declared under the prefix \"wt_cache_pkg\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 77 0 0 0 } }  } 0 14394 "Verilog HDL error at %3!s!: %1!s! is not declared under the prefix \"%2!s!\"" 0 0 "Design Software" 0 -1 1725941560439 ""}
{ "Error" "EVRFX2_VERI_1187_UNCONVERTED" "L15_TID_WIDTH wt_cache_pkg hpdcache_to_l15.sv(97) " "Verilog HDL error at hpdcache_to_l15.sv(97): L15_TID_WIDTH is not declared under the prefix \"wt_cache_pkg\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 97 0 0 0 } }  } 0 14394 "Verilog HDL error at %3!s!: %1!s! is not declared under the prefix \"%2!s!\"" 0 0 "Design Software" 0 -1 1725941560439 ""}
{ "Error" "EVRFX2_VERI_1187_UNCONVERTED" "L15_TID_WIDTH wt_cache_pkg hpdcache_to_l15.sv(108) " "Verilog HDL error at hpdcache_to_l15.sv(108): L15_TID_WIDTH is not declared under the prefix \"wt_cache_pkg\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 108 0 0 0 } }  } 0 14394 "Verilog HDL error at %3!s!: %1!s! is not declared under the prefix \"%2!s!\"" 0 0 "Design Software" 0 -1 1725941560439 ""}
{ "Error" "EVRFX2_VERI_1187_UNCONVERTED" "HPDCACHE_MSHR_SETS hpdcache_pkg hpdcache_to_l15.sv(454) " "Verilog HDL error at hpdcache_to_l15.sv(454): HPDCACHE_MSHR_SETS is not declared under the prefix \"hpdcache_pkg\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 454 0 0 0 } }  } 0 14394 "Verilog HDL error at %3!s!: %1!s! is not declared under the prefix \"%2!s!\"" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "l15_req_t hpdcache_to_l15.sv(75) " "Verilog HDL error at hpdcache_to_l15.sv(75): object \"l15_req_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 75 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "l15_rtrn_t hpdcache_to_l15.sv(77) " "Verilog HDL error at hpdcache_to_l15.sv(77): object \"l15_rtrn_t\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 77 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "HPDCACHE_PA_WIDTH hpdcache_to_l15.sv(382) " "Verilog HDL error at hpdcache_to_l15.sv(382): object \"HPDCACHE_PA_WIDTH\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 382 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "HPDCACHE_PA_WIDTH hpdcache_to_l15.sv(387) " "Verilog HDL error at hpdcache_to_l15.sv(387): object \"HPDCACHE_PA_WIDTH\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 387 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "HPDCACHE_PA_WIDTH hpdcache_to_l15.sv(392) " "Verilog HDL error at hpdcache_to_l15.sv(392): object \"HPDCACHE_PA_WIDTH\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 392 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module hpdcache_to_l15 hpdcache_to_l15.sv(457) " "Verilog HDL error at hpdcache_to_l15.sv(457): module \"hpdcache_to_l15\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_to_l15.sv" 457 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module hpdcache_sram_1rw hpdcache_sram_1rw.sv(42) " "Verilog HDL warning at hpdcache_sram_1rw.sv(42): overwriting previous definition of hpdcache_sram_1rw module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_1rw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_1rw.sv" 42 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "hpdcache_sram_1rw hpdcache_sram_1rw.sv(60) " "Verilog HDL info at hpdcache_sram_1rw.sv(60): previous definition of module hpdcache_sram_1rw is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv" 60 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module hpdcache_sram_wbyteenable_1rw hpdcache_sram_wbyteenable_1rw.sv(43) " "Verilog HDL warning at hpdcache_sram_wbyteenable_1rw.sv(43): overwriting previous definition of hpdcache_sram_wbyteenable_1rw module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_wbyteenable_1rw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_wbyteenable_1rw.sv" 43 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "hpdcache_sram_wbyteenable_1rw hpdcache_sram_wbyteenable_1rw.sv(63) " "Verilog HDL info at hpdcache_sram_wbyteenable_1rw.sv(63): previous definition of module hpdcache_sram_wbyteenable_1rw is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv" 63 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560440 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module hpdcache_sram_wmask_1rw hpdcache_sram_wmask_1rw.sv(43) " "Verilog HDL warning at hpdcache_sram_wmask_1rw.sv(43): overwriting previous definition of hpdcache_sram_wmask_1rw module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_wmask_1rw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/blackbox/hpdcache_sram_wmask_1rw.sv" 43 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "hpdcache_sram_wmask_1rw hpdcache_sram_wmask_1rw.sv(61) " "Verilog HDL info at hpdcache_sram_wmask_1rw.sv(61): previous definition of module hpdcache_sram_wmask_1rw is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv" 61 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "        localparam int unsigned PARAM_WBUF_DIR_ENTRIES = `CONF_HPDCACHE_WBUF_DIR_ENTRIES; cva6_op_hpdcache_params_pkg.sv(219) " "Verilog HDL info at cva6_op_hpdcache_params_pkg.sv(219):         localparam int unsigned PARAM_WBUF_DIR_ENTRIES = `CONF_HPDCACHE_WBUF_DIR_ENTRIES;" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" 219 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                  ^ cva6_op_hpdcache_params_pkg.sv(219) " "Verilog HDL info at cva6_op_hpdcache_params_pkg.sv(219):                   ^" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" 219 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "localparam', expecting '; cva6_op_hpdcache_params_pkg.sv(219) " "Verilog HDL syntax error at cva6_op_hpdcache_params_pkg.sv(219) near text localparam', expecting ';" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" 219 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Error" "EVRFX2_VERI_2344_UNCONVERTED" "SystemVerilog 2009 localparam cva6_op_hpdcache_params_pkg.sv(219) " "Verilog HDL error at cva6_op_hpdcache_params_pkg.sv(219): SystemVerilog 2009 keyword localparam used in incorrect context" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" 219 0 0 0 } }  } 0 19645 "Verilog HDL error at %3!s!: %1!s! keyword %2!s! used in incorrect context" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "package hpdcache_params_pkg cva6_op_hpdcache_params_pkg.sv(261) " "Verilog HDL error at cva6_op_hpdcache_params_pkg.sv(261): package \"hpdcache_params_pkg\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/target/cva6/cva6_op_hpdcache_params_pkg.sv" 261 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hpdcache_lint.sv(26) " "Verilog HDL info at hpdcache_lint.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/docs/lint/hpdcache_lint.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/docs/lint/hpdcache_lint.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/docs/lint/hpdcache_lint.sv hpdcache_lint.sv(26) " "Verilog HDL info at hpdcache_lint.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/docs/lint/hpdcache_lint.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/docs/lint/hpdcache_lint.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/docs/lint/hpdcache_lint.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560441 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module sync sync.sv(34) " "Verilog HDL warning at sync.sv(34): overwriting previous definition of sync module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sync.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/sync.sv" 34 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560442 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "sync sync.sv(35) " "Verilog HDL info at sync.sv(35): previous definition of module sync is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/sync.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/sync.sv" 35 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560442 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh isochronous_spill_register.sv(14) " "Verilog HDL info at isochronous_spill_register.sv(14): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv" 14 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1725941560442 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv isochronous_spill_register.sv(14) " "Verilog HDL info at isochronous_spill_register.sv(14): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv" 14 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1725941560443 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "isochronous_spill_register isochronous_spill_register.sv(87) " "Verilog HDL warning at isochronous_spill_register.sv(87): module isochronous_spill_register is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/isochronous_spill_register.sv" 87 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560443 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "isochronous_spill_register isochronous_spill_register.sv(111) " "Verilog HDL info at isochronous_spill_register.sv(111): previous definition of module isochronous_spill_register is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/isochronous_spill_register.sv" 111 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560443 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module fifo_v3 fifo_v3.sv(154) " "Verilog HDL warning at fifo_v3.sv(154): overwriting previous definition of fifo_v3 module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/fifo_v3.sv" 154 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560443 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "fifo_v3 fifo_v3.sv(156) " "Verilog HDL info at fifo_v3.sv(156): previous definition of module fifo_v3 is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 156 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560443 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module id_queue id_queue.sv(278) " "Verilog HDL warning at id_queue.sv(278): overwriting previous definition of id_queue module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/id_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/id_queue.sv" 278 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560444 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "id_queue id_queue.sv(419) " "Verilog HDL info at id_queue.sv(419): previous definition of module id_queue is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/id_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/id_queue.sv" 419 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560444 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "stream_mux stream_mux.sv(46) " "Verilog HDL warning at stream_mux.sv(46): module stream_mux is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_mux.sv" 46 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560444 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "stream_mux stream_mux.sv(46) " "Verilog HDL info at stream_mux.sv(46): previous definition of module stream_mux is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_mux.sv" 46 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560444 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "rr_arb_tree rr_arb_tree.sv(347) " "Verilog HDL warning at rr_arb_tree.sv(347): module rr_arb_tree is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rr_arb_tree.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/rr_arb_tree.sv" 347 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560445 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "rr_arb_tree rr_arb_tree.sv(348) " "Verilog HDL info at rr_arb_tree.sv(348): previous definition of module rr_arb_tree is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv" 348 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560582 ""}
{ "Warning" "WVRFX2_VERI_2171_UNCONVERTED" "stream_fork stream_fork.sv(133) " "Verilog HDL warning at stream_fork.sv(133): module stream_fork is previously defined, ignoring this definition" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fork.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/stream_fork.sv" 133 0 0 0 } }  } 0 18455 "Verilog HDL warning at %2!s!: module %1!s! is previously defined, ignoring this definition" 1 0 "Design Software" 0 -1 1725941560582 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "stream_fork stream_fork.sv(133) " "Verilog HDL info at stream_fork.sv(133): previous definition of module stream_fork is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_fork.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/stream_fork.sv" 133 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560582 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module spill_register spill_register.sv(95) " "Verilog HDL warning at spill_register.sv(95): overwriting previous definition of spill_register module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/src/spill_register.sv" 95 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560582 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "spill_register spill_register.sv(46) " "Verilog HDL info at spill_register.sv(46): previous definition of module spill_register is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/spill_register.sv" 46 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560582 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "rand_verif_pkg fifo_tb.sv(27) " "Verilog HDL error at fifo_tb.sv(27): object \"rand_verif_pkg\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/fifo_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/fifo_tb.sv" 27 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560584 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module fifo_inst_tb fifo_tb.sv(157) " "Verilog HDL error at fifo_tb.sv(157): module \"fifo_inst_tb\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/fifo_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/fifo_tb.sv" 157 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560584 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module fifo_tb fifo_tb.sv(231) " "Verilog HDL error at fifo_tb.sv(231): module \"fifo_tb\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/fifo_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/fifo_tb.sv" 231 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560585 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std cb_filter_tb.sv(273) " "Verilog HDL error at cb_filter_tb.sv(273): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" 273 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560585 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std cb_filter_tb.sv(276) " "Verilog HDL error at cb_filter_tb.sv(276): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" 276 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560585 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "cb_filter_tb.sv(276) " "Verilog HDL error at cb_filter_tb.sv(276): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" 276 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560585 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module cb_filter_tb cb_filter_tb.sv(309) " "Verilog HDL error at cb_filter_tb.sv(309): module \"cb_filter_tb\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cb_filter_tb.sv" 309 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560585 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "rand_id_queue_pkg id_queue_tb.sv(146) " "Verilog HDL error at id_queue_tb.sv(146): object \"rand_id_queue_pkg\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" 146 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560587 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std id_queue_tb.sv(221) " "Verilog HDL error at id_queue_tb.sv(221): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" 221 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560587 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "std id_queue_tb.sv(232) " "Verilog HDL error at id_queue_tb.sv(232): object \"std\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" 232 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560587 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module id_queue_tb id_queue_tb.sv(262) " "Verilog HDL error at id_queue_tb.sv(262): module \"id_queue_tb\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_tb.sv" 262 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560587 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_queue_synth.sv(56) " "Verilog HDL warning at id_queue_synth.sv(56): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_synth.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_synth.sv" 56 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_queue_synth.sv(57) " "Verilog HDL warning at id_queue_synth.sv(57): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_synth.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_synth.sv" 57 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_queue_synth.sv(58) " "Verilog HDL warning at id_queue_synth.sv(58): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_synth.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/id_queue_synth.sv" 58 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module synth_bench synth_bench.sv(54) " "Verilog HDL warning at synth_bench.sv(54): overwriting previous definition of synth_bench module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/synth_bench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/synth_bench.sv" 54 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "synth_bench synth_bench.sv(42) " "Verilog HDL info at synth_bench.sv(42): previous definition of module synth_bench is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/synth_bench.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/test/synth_bench.sv" 42 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "popcount_tb.sv(87) " "Verilog HDL error at popcount_tb.sv(87): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" 87 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "popcount_tb.sv(104) " "Verilog HDL error at popcount_tb.sv(104): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" 104 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "popcount_tb.sv(121) " "Verilog HDL error at popcount_tb.sv(121): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" 121 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "popcount_tb.sv(138) " "Verilog HDL error at popcount_tb.sv(138): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" 138 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Error" "EVRFX2_VERI_1992_UNCONVERTED" "popcount_tb.sv(155) " "Verilog HDL error at popcount_tb.sv(155): invalid randomize method" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" 155 0 0 0 } }  } 0 17482 "Verilog HDL error at %1!s!: invalid randomize method" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module popcount_tb popcount_tb.sv(163) " "Verilog HDL error at popcount_tb.sv(163): module \"popcount_tb\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/popcount_tb.sv" 163 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560588 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cdc_2phase_tb.sv(231) " "Verilog HDL warning at cdc_2phase_tb.sv(231): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cdc_2phase_tb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/cdc_2phase_tb.sv" 231 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560589 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ecc_synth.sv(25) " "Verilog HDL warning at ecc_synth.sv(25): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/ecc_synth.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/common_cells/test/ecc_synth.sv" 25 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1725941560589 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "CVA6ConfigTechnoCut cv64a6_imafdch_sv39_wb_config_pkg.sv(80) " "Verilog HDL error at cv64a6_imafdch_sv39_wb_config_pkg.sv(80): object \"CVA6ConfigTechnoCut\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv" 80 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "package cva6_config_pkg cv64a6_imafdch_sv39_wb_config_pkg.sv(155) " "Verilog HDL error at cv64a6_imafdch_sv39_wb_config_pkg.sv(155): package \"cva6_config_pkg\" ignored due to previous errors" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv" 155 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a6_ima_sv32_fpga_config_pkg.sv(155) " "Verilog HDL warning at cv32a6_ima_sv32_fpga_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imafdc_sv39_config_pkg.sv(155) " "Verilog HDL info at cv64a6_imafdc_sv39_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package ariane_axi package cva6_config_pkg ariane_axi_pkg.sv(18) " "Verilog HDL warning at ariane_axi_pkg.sv(18): re-analyze package ariane_axi since package cva6_config_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_axi_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_axi_pkg.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package ariane_axi_soc package ariane_axi ariane_axi_soc_pkg.sv(18) " "Verilog HDL warning at ariane_axi_soc_pkg.sv(18): re-analyze package ariane_axi_soc since package ariane_axi is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_axi_soc_pkg.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module ariane module ariane_axi ariane.sv(16) " "Verilog HDL warning at ariane.sv(16): re-analyze module ariane since module ariane_axi is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/ariane.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/ariane.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module axi_lite_interface module ariane_axi axi_lite_interface.sv(16) " "Verilog HDL warning at axi_lite_interface.sv(16): re-analyze module axi_lite_interface since module ariane_axi is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/clint/axi_lite_interface.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/clint/axi_lite_interface.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module clint module ariane_axi clint.sv(19) " "Verilog HDL warning at clint.sv(19): re-analyze module clint since module ariane_axi is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/clint/clint.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/clint/clint.sv" 19 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package riscv package cva6_config_pkg riscv_pkg.sv(18) " "Verilog HDL warning at riscv_pkg.sv(18): re-analyze package riscv since package cva6_config_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/riscv_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/riscv_pkg.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package ariane_pkg package riscv ariane_pkg.sv(29) " "Verilog HDL warning at ariane_pkg.sv(29): re-analyze package ariane_pkg since package riscv is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/ariane_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/ariane_pkg.sv" 29 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package std_cache_pkg package ariane_pkg std_cache_pkg.sv(18) " "Verilog HDL warning at std_cache_pkg.sv(18): re-analyze package std_cache_pkg since package ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/std_cache_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/std_cache_pkg.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module miss_handler module std_cache_pkg miss_handler.sv(19) " "Verilog HDL warning at miss_handler.sv(19): re-analyze module miss_handler since module std_cache_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" 19 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560591 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module axi_adapter_arbiter module std_cache_pkg miss_handler.sv(705) " "Verilog HDL warning at miss_handler.sv(705): re-analyze module axi_adapter_arbiter since module std_cache_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" 705 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cache_ctrl module std_cache_pkg cache_ctrl.sv(21) " "Verilog HDL warning at cache_ctrl.sv(21): re-analyze module cache_ctrl since module std_cache_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cache_ctrl.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cache_ctrl.sv" 21 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module std_cache_subsystem module std_cache_pkg std_cache_subsystem.sv(18) " "Verilog HDL warning at std_cache_subsystem.sv(18): re-analyze module std_cache_subsystem since module std_cache_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_cache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_cache_subsystem.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module std_nbdcache module std_cache_pkg std_nbdcache.sv(16) " "Verilog HDL warning at std_nbdcache.sv(16): re-analyze module std_nbdcache since module std_cache_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package build_config_pkg package ariane_pkg build_config_pkg.sv(1) " "Verilog HDL warning at build_config_pkg.sv(1): re-analyze package build_config_pkg since package ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/build_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/build_config_pkg.sv" 1 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6 module build_config_pkg cva6.sv(17) " "Verilog HDL warning at cva6.sv(17): re-analyze module cva6 since module build_config_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package cvxif_pkg package ariane_pkg cvxif_pkg.sv(12) " "Verilog HDL warning at cvxif_pkg.sv(12): re-analyze package cvxif_pkg since package ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cvxif_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cvxif_pkg.sv" 12 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "package cvxif_instr_pkg package cvxif_pkg cvxif_instr_pkg.sv(10) " "Verilog HDL warning at cvxif_instr_pkg.sv(10): re-analyze package cvxif_instr_pkg since package cvxif_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 10 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cvxif_example_coprocessor module cvxif_instr_pkg cvxif_example_coprocessor.sv(12) " "Verilog HDL warning at cvxif_example_coprocessor.sv(12): re-analyze module cvxif_example_coprocessor since module cvxif_instr_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/cvxif_example_coprocessor.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/cvxif_example_coprocessor.sv" 12 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module instr_decoder module cvxif_instr_pkg instr_decoder.sv(10) " "Verilog HDL warning at instr_decoder.sv(10): re-analyze module instr_decoder since module cvxif_instr_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/instr_decoder.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/instr_decoder.sv" 10 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cvxif_fu module cvxif_pkg cvxif_fu.sv(13) " "Verilog HDL warning at cvxif_fu.sv(13): re-analyze module cvxif_fu since module cvxif_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_fu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_fu.sv" 13 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module ex_stage module cvxif_pkg ex_stage.sv(17) " "Verilog HDL warning at ex_stage.sv(17): re-analyze module ex_stage since module cvxif_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ex_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ex_stage.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_rvfi_probes module ariane_pkg cva6_rvfi_probes.sv(12) " "Verilog HDL warning at cva6_rvfi_probes.sv(12): re-analyze module cva6_rvfi_probes since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi_probes.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi_probes.sv" 12 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module alu module ariane_pkg alu.sv(21) " "Verilog HDL warning at alu.sv(21): re-analyze module alu since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 21 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module fpu_wrap module ariane_pkg fpu_wrap.sv(16) " "Verilog HDL warning at fpu_wrap.sv(16): re-analyze module fpu_wrap since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/fpu_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/fpu_wrap.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module branch_unit module ariane_pkg branch_unit.sv(15) " "Verilog HDL warning at branch_unit.sv(15): re-analyze module branch_unit since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/branch_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/branch_unit.sv" 15 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module controller module ariane_pkg controller.sv(16) " "Verilog HDL warning at controller.sv(16): re-analyze module controller since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/controller.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/controller.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module csr_buffer module ariane_pkg csr_buffer.sv(17) " "Verilog HDL warning at csr_buffer.sv(17): re-analyze module csr_buffer since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_buffer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_buffer.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module csr_regfile module ariane_pkg csr_regfile.sv(16) " "Verilog HDL warning at csr_regfile.sv(16): re-analyze module csr_regfile since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_regfile.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_regfile.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560592 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module decoder module ariane_pkg decoder.sv(22) " "Verilog HDL warning at decoder.sv(22): re-analyze module decoder since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/decoder.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/decoder.sv" 22 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560593 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module instr_realign module ariane_pkg instr_realign.sv(22) " "Verilog HDL warning at instr_realign.sv(22): re-analyze module instr_realign since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" 22 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560593 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module id_stage module ariane_pkg id_stage.sv(16) " "Verilog HDL warning at id_stage.sv(16): re-analyze module id_stage since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560593 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module issue_read_operands module ariane_pkg issue_read_operands.sv(17) " "Verilog HDL warning at issue_read_operands.sv(17): re-analyze module issue_read_operands since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560593 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module issue_stage module ariane_pkg issue_stage.sv(17) " "Verilog HDL warning at issue_stage.sv(17): re-analyze module issue_stage since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560593 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module load_unit module ariane_pkg load_unit.sv(21) " "Verilog HDL warning at load_unit.sv(21): re-analyze module load_unit since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_unit.sv" 21 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560593 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module load_store_unit module ariane_pkg load_store_unit.sv(16) " "Verilog HDL warning at load_store_unit.sv(16): re-analyze module load_store_unit since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module lsu_bypass module ariane_pkg lsu_bypass.sv(26) " "Verilog HDL warning at lsu_bypass.sv(26): re-analyze module lsu_bypass since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/lsu_bypass.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/lsu_bypass.sv" 26 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module mult module ariane_pkg mult.sv(3) " "Verilog HDL warning at mult.sv(3): re-analyze module mult since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/mult.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/mult.sv" 3 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module multiplier module ariane_pkg multiplier.sv(18) " "Verilog HDL warning at multiplier.sv(18): re-analyze module multiplier since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module serdiv module ariane_pkg serdiv.sv(18) " "Verilog HDL warning at serdiv.sv(18): re-analyze module serdiv since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/serdiv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/serdiv.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module perf_counters module ariane_pkg perf_counters.sv(16) " "Verilog HDL warning at perf_counters.sv(16): re-analyze module perf_counters since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/perf_counters.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/perf_counters.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module scoreboard module ariane_pkg scoreboard.sv(15) " "Verilog HDL warning at scoreboard.sv(15): re-analyze module scoreboard since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 15 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module store_buffer module ariane_pkg store_buffer.sv(17) " "Verilog HDL warning at store_buffer.sv(17): re-analyze module store_buffer since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/store_buffer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/store_buffer.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module amo_buffer module ariane_pkg amo_buffer.sv(17) " "Verilog HDL warning at amo_buffer.sv(17): re-analyze module amo_buffer since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/amo_buffer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/amo_buffer.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module store_unit module ariane_pkg store_unit.sv(16) " "Verilog HDL warning at store_unit.sv(16): re-analyze module store_unit since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/store_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/store_unit.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module commit_stage module ariane_pkg commit_stage.sv(16) " "Verilog HDL warning at commit_stage.sv(16): re-analyze module commit_stage since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/commit_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/commit_stage.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_accel_first_pass_decoder module ariane_pkg cva6_accel_first_pass_decoder_stub.sv(10) " "Verilog HDL warning at cva6_accel_first_pass_decoder_stub.sv(10): re-analyze module cva6_accel_first_pass_decoder since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_accel_first_pass_decoder_stub.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_accel_first_pass_decoder_stub.sv" 10 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module acc_dispatcher module ariane_pkg acc_dispatcher.sv(16) " "Verilog HDL warning at acc_dispatcher.sv(16): re-analyze module acc_dispatcher since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module bht module ariane_pkg bht.sv(21) " "Verilog HDL warning at bht.sv(21): re-analyze module bht since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 21 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module instr_queue module ariane_pkg instr_queue.sv(46) " "Verilog HDL warning at instr_queue.sv(46): re-analyze module instr_queue since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 46 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module frontend module ariane_pkg frontend.sv(18) " "Verilog HDL warning at frontend.sv(18): re-analyze module frontend since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560594 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_dcache_ctrl module ariane_pkg wt_dcache_ctrl.sv(16) " "Verilog HDL warning at wt_dcache_ctrl.sv(16): re-analyze module wt_dcache_ctrl since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_ctrl.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_ctrl.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_dcache_mem module ariane_pkg wt_dcache_mem.sv(29) " "Verilog HDL warning at wt_dcache_mem.sv(29): re-analyze module wt_dcache_mem since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_mem.sv" 29 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_dcache_missunit module ariane_pkg wt_dcache_missunit.sv(17) " "Verilog HDL warning at wt_dcache_missunit.sv(17): re-analyze module wt_dcache_missunit since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_dcache_wbuffer module ariane_pkg wt_dcache_wbuffer.sv(52) " "Verilog HDL warning at wt_dcache_wbuffer.sv(52): re-analyze module wt_dcache_wbuffer since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv" 52 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_dcache module ariane_pkg wt_dcache.sv(16) " "Verilog HDL warning at wt_dcache.sv(16): re-analyze module wt_dcache since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_icache module ariane_pkg cva6_icache.sv(28) " "Verilog HDL warning at cva6_icache.sv(28): re-analyze module cva6_icache since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv" 28 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_cache_subsystem module ariane_pkg wt_cache_subsystem.sv(22) " "Verilog HDL warning at wt_cache_subsystem.sv(22): re-analyze module wt_cache_subsystem since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_cache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_cache_subsystem.sv" 22 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module wt_axi_adapter module ariane_pkg wt_axi_adapter.sv(17) " "Verilog HDL warning at wt_axi_adapter.sv(17): re-analyze module wt_axi_adapter since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_axi_adapter.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module axi_adapter module ariane_pkg axi_adapter.sv(19) " "Verilog HDL warning at axi_adapter.sv(19): re-analyze module axi_adapter since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 19 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_icache_axi_wrapper module ariane_pkg cva6_icache_axi_wrapper.sv(16) " "Verilog HDL warning at cva6_icache_axi_wrapper.sv(16): re-analyze module cva6_icache_axi_wrapper since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache_axi_wrapper.sv" 16 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_hpdcache_subsystem module ariane_pkg cva6_hpdcache_subsystem.sv(15) " "Verilog HDL warning at cva6_hpdcache_subsystem.sv(15): re-analyze module cva6_hpdcache_subsystem since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 15 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_hpdcache_if_adapter module ariane_pkg cva6_hpdcache_if_adapter.sv(12) " "Verilog HDL warning at cva6_hpdcache_if_adapter.sv(12): re-analyze module cva6_hpdcache_if_adapter since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_if_adapter.sv" 12 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_hpdcache_wrapper module ariane_pkg cva6_hpdcache_wrapper.sv(17) " "Verilog HDL warning at cva6_hpdcache_wrapper.sv(17): re-analyze module cva6_hpdcache_wrapper since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560595 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_mmu module ariane_pkg cva6_mmu.sv(25) " "Verilog HDL warning at cva6_mmu.sv(25): re-analyze module cva6_mmu since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_mmu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_mmu.sv" 25 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_ptw module ariane_pkg cva6_ptw.sv(23) " "Verilog HDL warning at cva6_ptw.sv(23): re-analyze module cva6_ptw since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 23 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_tlb module ariane_pkg cva6_tlb.sv(24) " "Verilog HDL warning at cva6_tlb.sv(24): re-analyze module cva6_tlb since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 24 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module cva6_rvfi module ariane_pkg cva6_rvfi.sv(12) " "Verilog HDL warning at cva6_rvfi.sv(12): re-analyze module cva6_rvfi since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" 12 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module amo_alu module ariane_pkg amo_alu.sv(14) " "Verilog HDL warning at amo_alu.sv(14): re-analyze module amo_alu since module ariane_pkg is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/amo_alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/amo_alu.sv" 14 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module compressed_decoder module riscv compressed_decoder.sv(22) " "Verilog HDL warning at compressed_decoder.sv(22): re-analyze module compressed_decoder since module riscv is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/compressed_decoder.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/compressed_decoder.sv" 22 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module macro_decoder module riscv macro_decoder.sv(17) " "Verilog HDL warning at macro_decoder.sv(17): re-analyze module macro_decoder since module riscv is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/macro_decoder.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/macro_decoder.sv" 17 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module instr_scan module riscv instr_scan.sv(18) " "Verilog HDL warning at instr_scan.sv(18): re-analyze module instr_scan since module riscv is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_scan.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_scan.sv" 18 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module pmp module riscv pmp.sv(15) " "Verilog HDL warning at pmp.sv(15): re-analyze module pmp since module riscv is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" 15 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560596 ""}
{ "Warning" "WVRFX2_VERI_1233_UNCONVERTED" "module pmp_entry module riscv pmp_entry.sv(15) " "Verilog HDL warning at pmp_entry.sv(15): re-analyze module pmp_entry since module riscv is overwritten or removed" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp_entry.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp_entry.sv" 15 0 0 0 } }  } 0 16823 "Verilog HDL warning at %5!s!: re-analyze %1!s! %2!s! since %3!s! %4!s! is overwritten or removed" 0 0 "Design Software" 0 -1 1725941560597 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_imafdcv_sv39_config_pkg.sv(154) " "Verilog HDL warning at cv64a6_imafdcv_sv39_config_pkg.sv(154): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdcv_sv39_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdcv_sv39_config_pkg.sv" 154 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560597 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a6_ima_sv32_fpga_config_pkg.sv(155) " "Verilog HDL info at cv32a6_ima_sv32_fpga_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_ima_sv32_fpga_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560597 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_imadfcv_sv39_polara_config_pkg.sv(155) " "Verilog HDL warning at cv64a6_imadfcv_sv39_polara_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imadfcv_sv39_polara_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imadfcv_sv39_polara_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560597 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imafdcv_sv39_config_pkg.sv(154) " "Verilog HDL info at cv64a6_imafdcv_sv39_config_pkg.sv(154): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdcv_sv39_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdcv_sv39_config_pkg.sv" 154 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560597 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a6_embedded_config_pkg_deprecated.sv(154) " "Verilog HDL warning at cv32a6_embedded_config_pkg_deprecated.sv(154): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_embedded_config_pkg_deprecated.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_embedded_config_pkg_deprecated.sv" 154 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560598 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imadfcv_sv39_polara_config_pkg.sv(155) " "Verilog HDL info at cv64a6_imadfcv_sv39_polara_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imadfcv_sv39_polara_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imadfcv_sv39_polara_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560598 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a6_imac_sv0_config_pkg.sv(154) " "Verilog HDL warning at cv32a6_imac_sv0_config_pkg.sv(154): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv" 154 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560598 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a6_embedded_config_pkg_deprecated.sv(154) " "Verilog HDL info at cv32a6_embedded_config_pkg_deprecated.sv(154): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_embedded_config_pkg_deprecated.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_embedded_config_pkg_deprecated.sv" 154 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560598 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_imafdc_sv39_hpdcache_config_pkg.sv(162) " "Verilog HDL warning at cv64a6_imafdc_sv39_hpdcache_config_pkg.sv(162): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_hpdcache_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_hpdcache_config_pkg.sv" 162 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a6_imac_sv0_config_pkg.sv(154) " "Verilog HDL info at cv32a6_imac_sv0_config_pkg.sv(154): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv0_config_pkg.sv" 154 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_imafdc_sv39_openpiton_config_pkg.sv(155) " "Verilog HDL warning at cv64a6_imafdc_sv39_openpiton_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imafdc_sv39_hpdcache_config_pkg.sv(162) " "Verilog HDL info at cv64a6_imafdc_sv39_hpdcache_config_pkg.sv(162): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_hpdcache_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_hpdcache_config_pkg.sv" 162 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(20) " "Verilog HDL error at instr_tracer_pkg.sv(20): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 20 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(21) " "Verilog HDL error at instr_tracer_pkg.sv(21): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 21 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(22) " "Verilog HDL error at instr_tracer_pkg.sv(22): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 22 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560599 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(23) " "Verilog HDL error at instr_tracer_pkg.sv(23): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 23 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(25) " "Verilog HDL error at instr_tracer_pkg.sv(25): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 25 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(26) " "Verilog HDL error at instr_tracer_pkg.sv(26): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 26 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(27) " "Verilog HDL error at instr_tracer_pkg.sv(27): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 27 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(28) " "Verilog HDL error at instr_tracer_pkg.sv(28): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 28 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(29) " "Verilog HDL error at instr_tracer_pkg.sv(29): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 29 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(30) " "Verilog HDL error at instr_tracer_pkg.sv(30): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 30 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560600 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(31) " "Verilog HDL error at instr_tracer_pkg.sv(31): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 31 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(32) " "Verilog HDL error at instr_tracer_pkg.sv(32): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 32 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(33) " "Verilog HDL error at instr_tracer_pkg.sv(33): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 33 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(34) " "Verilog HDL error at instr_tracer_pkg.sv(34): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 34 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(37) " "Verilog HDL error at instr_tracer_pkg.sv(37): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 37 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(38) " "Verilog HDL error at instr_tracer_pkg.sv(38): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 38 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(39) " "Verilog HDL error at instr_tracer_pkg.sv(39): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 39 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(40) " "Verilog HDL error at instr_tracer_pkg.sv(40): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 40 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560601 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "riscv instr_tracer_pkg.sv(41) " "Verilog HDL error at instr_tracer_pkg.sv(41): object \"riscv\" is not declared" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/instr_tracer_pkg.sv" 41 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1725941560602 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a65x_config_pkg.sv(103) " "Verilog HDL warning at cv32a65x_config_pkg.sv(103): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a65x_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a65x_config_pkg.sv" 103 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560618 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imafdc_sv39_openpiton_config_pkg.sv(155) " "Verilog HDL info at cv64a6_imafdc_sv39_openpiton_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_openpiton_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560618 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a60x_config_pkg_deprecated.sv(155) " "Verilog HDL warning at cv32a60x_config_pkg_deprecated.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a60x_config_pkg_deprecated.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a60x_config_pkg_deprecated.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560618 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a65x_config_pkg.sv(103) " "Verilog HDL info at cv32a65x_config_pkg.sv(103): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a65x_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a65x_config_pkg.sv" 103 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560618 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_imafdc_sv39_wb_config_pkg.sv(155) " "Verilog HDL warning at cv64a6_imafdc_sv39_wb_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560618 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a60x_config_pkg_deprecated.sv(155) " "Verilog HDL info at cv32a60x_config_pkg_deprecated.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a60x_config_pkg_deprecated.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a60x_config_pkg_deprecated.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560618 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a6_imac_sv32_config_pkg.sv(155) " "Verilog HDL warning at cv32a6_imac_sv32_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv32_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv32_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560619 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imafdc_sv39_wb_config_pkg.sv(155) " "Verilog HDL info at cv64a6_imafdc_sv39_wb_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560619 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_imafdch_sv39_config_pkg.sv(155) " "Verilog HDL warning at cv64a6_imafdch_sv39_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560619 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a6_imac_sv32_config_pkg.sv(155) " "Verilog HDL info at cv32a6_imac_sv32_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv32_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imac_sv32_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560619 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv32a6_imafc_sv32_config_pkg.sv(155) " "Verilog HDL warning at cv32a6_imafc_sv32_config_pkg.sv(155): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imafc_sv32_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imafc_sv32_config_pkg.sv" 155 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560619 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv64a6_imafdch_sv39_config_pkg.sv(155) " "Verilog HDL info at cv64a6_imafdch_sv39_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_imafdch_sv39_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560619 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "package cva6_config_pkg cv64a6_mmu_config_pkg.sv(107) " "Verilog HDL warning at cv64a6_mmu_config_pkg.sv(107): overwriting previous definition of cva6_config_pkg package" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_mmu_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv64a6_mmu_config_pkg.sv" 107 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1725941560620 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "cva6_config_pkg cv32a6_imafc_sv32_config_pkg.sv(155) " "Verilog HDL info at cv32a6_imafc_sv32_config_pkg.sv(155): previous definition of module cva6_config_pkg is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imafc_sv32_config_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/include/cv32a6_imafc_sv32_config_pkg.sv" 155 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1725941560620 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1725941560676 ""}
