
H7-LQFP100-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016ef0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08017190  08017190  00027190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080175d4  080175d4  000275d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080175dc  080175dc  000275dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080175e0  080175e0  000275e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000108  24000000  080175e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005950  24000120  080176ec  00030120  2**5
                  ALLOC
  8 ._user_heap_stack 00000600  24005a70  080176ec  00035a70  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030108  2**0
                  CONTENTS, READONLY
 10 .debug_info   000339e2  00000000  00000000  00030136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000056d6  00000000  00000000  00063b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002768  00000000  00000000  000691f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00002550  00000000  00000000  0006b958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00040106  00000000  00000000  0006dea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000322f5  00000000  00000000  000adfae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00194b18  00000000  00000000  000e02a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00274dbb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b07c  00000000  00000000  00274e0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000120 	.word	0x24000120
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08017178 	.word	0x08017178

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000124 	.word	0x24000124
 80002dc:	08017178 	.word	0x08017178

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <vApplicationTickHook>:
/* Hook prototypes */
void vApplicationTickHook(void);

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
	UptimeMillis++;
 80005e8:	4b04      	ldr	r3, [pc, #16]	; (80005fc <vApplicationTickHook+0x18>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	3301      	adds	r3, #1
 80005ee:	4a03      	ldr	r2, [pc, #12]	; (80005fc <vApplicationTickHook+0x18>)
 80005f0:	6013      	str	r3, [r2, #0]
}
 80005f2:	bf00      	nop
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	24000c38 	.word	0x24000c38

08000600 <HAL_TIM_OC_DelayElapsedCallback>:
 * specific actions based on the timer instance.
 *
 * @param htim Pointer to the timer handle structure.
 *             Supported timer instances are htim1, htim2, and htim3.
 */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4a19      	ldr	r2, [pc, #100]	; (8000670 <HAL_TIM_OC_DelayElapsedCallback+0x70>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d106      	bne.n	800061e <HAL_TIM_OC_DelayElapsedCallback+0x1e>
		osEventFlagsSet(event_flags, PMT_FLAG_ID);
 8000610:	4b18      	ldr	r3, [pc, #96]	; (8000674 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2101      	movs	r1, #1
 8000616:	4618      	mov	r0, r3
 8000618:	f012 fcbc 	bl	8012f94 <osEventFlagsSet>
	} else if (htim == &htim4) {
		osEventFlagsSet(event_flags, VOLTAGE_MONITOR_FLAG_ID);
	} else {
		printf("Unknown Timer Interrupt\n");
	}
}
 800061c:	e023      	b.n	8000666 <HAL_TIM_OC_DelayElapsedCallback+0x66>
	} else if (htim == &htim2) {
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a15      	ldr	r2, [pc, #84]	; (8000678 <HAL_TIM_OC_DelayElapsedCallback+0x78>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d106      	bne.n	8000634 <HAL_TIM_OC_DelayElapsedCallback+0x34>
		osEventFlagsSet(event_flags, ERPA_FLAG_ID);
 8000626:	4b13      	ldr	r3, [pc, #76]	; (8000674 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2102      	movs	r1, #2
 800062c:	4618      	mov	r0, r3
 800062e:	f012 fcb1 	bl	8012f94 <osEventFlagsSet>
}
 8000632:	e018      	b.n	8000666 <HAL_TIM_OC_DelayElapsedCallback+0x66>
	} else if (htim == &htim3) {
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a11      	ldr	r2, [pc, #68]	; (800067c <HAL_TIM_OC_DelayElapsedCallback+0x7c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d106      	bne.n	800064a <HAL_TIM_OC_DelayElapsedCallback+0x4a>
		osEventFlagsSet(event_flags, HK_FLAG_ID);
 800063c:	4b0d      	ldr	r3, [pc, #52]	; (8000674 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	2104      	movs	r1, #4
 8000642:	4618      	mov	r0, r3
 8000644:	f012 fca6 	bl	8012f94 <osEventFlagsSet>
}
 8000648:	e00d      	b.n	8000666 <HAL_TIM_OC_DelayElapsedCallback+0x66>
	} else if (htim == &htim4) {
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4a0c      	ldr	r2, [pc, #48]	; (8000680 <HAL_TIM_OC_DelayElapsedCallback+0x80>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d106      	bne.n	8000660 <HAL_TIM_OC_DelayElapsedCallback+0x60>
		osEventFlagsSet(event_flags, VOLTAGE_MONITOR_FLAG_ID);
 8000652:	4b08      	ldr	r3, [pc, #32]	; (8000674 <HAL_TIM_OC_DelayElapsedCallback+0x74>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2108      	movs	r1, #8
 8000658:	4618      	mov	r0, r3
 800065a:	f012 fc9b 	bl	8012f94 <osEventFlagsSet>
}
 800065e:	e002      	b.n	8000666 <HAL_TIM_OC_DelayElapsedCallback+0x66>
		printf("Unknown Timer Interrupt\n");
 8000660:	4808      	ldr	r0, [pc, #32]	; (8000684 <HAL_TIM_OC_DelayElapsedCallback+0x84>)
 8000662:	f016 f9d9 	bl	8016a18 <puts>
}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	24000508 	.word	0x24000508
 8000674:	24000c58 	.word	0x24000c58
 8000678:	24000554 	.word	0x24000554
 800067c:	240005a0 	.word	0x240005a0
 8000680:	240005ec 	.word	0x240005ec
 8000684:	080171fc 	.word	0x080171fc

08000688 <HAL_UART_RxCpltCallback>:
 * toggling GPIO pins, starting or stopping timers, and other operations.
 *
 * @param huart Pointer to a UART_HandleTypeDef structure that contains
 *              the configuration information for the specified UART module.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8000690:	2201      	movs	r2, #1
 8000692:	49f2      	ldr	r1, [pc, #968]	; (8000a5c <HAL_UART_RxCpltCallback+0x3d4>)
 8000694:	48f2      	ldr	r0, [pc, #968]	; (8000a60 <HAL_UART_RxCpltCallback+0x3d8>)
 8000696:	f00f fcf3 	bl	8010080 <HAL_UART_Receive_IT>
	unsigned char key = UART_RX_BUFFER[0];
 800069a:	4bf0      	ldr	r3, [pc, #960]	; (8000a5c <HAL_UART_RxCpltCallback+0x3d4>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	73fb      	strb	r3, [r7, #15]

	switch (key) {
 80006a0:	7bfb      	ldrb	r3, [r7, #15]
 80006a2:	2be0      	cmp	r3, #224	; 0xe0
 80006a4:	f200 83f1 	bhi.w	8000e8a <HAL_UART_RxCpltCallback+0x802>
 80006a8:	a201      	add	r2, pc, #4	; (adr r2, 80006b0 <HAL_UART_RxCpltCallback+0x28>)
 80006aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ae:	bf00      	nop
 80006b0:	08000a49 	.word	0x08000a49
 80006b4:	08000a85 	.word	0x08000a85
 80006b8:	08000b0b 	.word	0x08000b0b
 80006bc:	08000b35 	.word	0x08000b35
 80006c0:	08000b5d 	.word	0x08000b5d
 80006c4:	08000b87 	.word	0x08000b87
 80006c8:	08000bb3 	.word	0x08000bb3
 80006cc:	08000bdf 	.word	0x08000bdf
 80006d0:	08000c09 	.word	0x08000c09
 80006d4:	08000c35 	.word	0x08000c35
 80006d8:	08000c61 	.word	0x08000c61
 80006dc:	08000c93 	.word	0x08000c93
 80006e0:	08000cc5 	.word	0x08000cc5
 80006e4:	08000d17 	.word	0x08000d17
 80006e8:	08000e1d 	.word	0x08000e1d
 80006ec:	08000e4d 	.word	0x08000e4d
 80006f0:	08000a35 	.word	0x08000a35
 80006f4:	08000a71 	.word	0x08000a71
 80006f8:	08000af5 	.word	0x08000af5
 80006fc:	08000b21 	.word	0x08000b21
 8000700:	08000b49 	.word	0x08000b49
 8000704:	08000b71 	.word	0x08000b71
 8000708:	08000b9d 	.word	0x08000b9d
 800070c:	08000bc9 	.word	0x08000bc9
 8000710:	08000bf5 	.word	0x08000bf5
 8000714:	08000c1d 	.word	0x08000c1d
 8000718:	08000c45 	.word	0x08000c45
 800071c:	08000c77 	.word	0x08000c77
 8000720:	08000ca9 	.word	0x08000ca9
 8000724:	08000cdb 	.word	0x08000cdb
 8000728:	08000df5 	.word	0x08000df5
 800072c:	08000e45 	.word	0x08000e45
 8000730:	08000e8b 	.word	0x08000e8b
 8000734:	08000e8b 	.word	0x08000e8b
 8000738:	08000e8b 	.word	0x08000e8b
 800073c:	08000e8b 	.word	0x08000e8b
 8000740:	08000e8b 	.word	0x08000e8b
 8000744:	08000e8b 	.word	0x08000e8b
 8000748:	08000e8b 	.word	0x08000e8b
 800074c:	08000e8b 	.word	0x08000e8b
 8000750:	08000e8b 	.word	0x08000e8b
 8000754:	08000e8b 	.word	0x08000e8b
 8000758:	08000e8b 	.word	0x08000e8b
 800075c:	08000e8b 	.word	0x08000e8b
 8000760:	08000e8b 	.word	0x08000e8b
 8000764:	08000e8b 	.word	0x08000e8b
 8000768:	08000e8b 	.word	0x08000e8b
 800076c:	08000e8b 	.word	0x08000e8b
 8000770:	08000e8b 	.word	0x08000e8b
 8000774:	08000e8b 	.word	0x08000e8b
 8000778:	08000e8b 	.word	0x08000e8b
 800077c:	08000e8b 	.word	0x08000e8b
 8000780:	08000e8b 	.word	0x08000e8b
 8000784:	08000e8b 	.word	0x08000e8b
 8000788:	08000e8b 	.word	0x08000e8b
 800078c:	08000e8b 	.word	0x08000e8b
 8000790:	08000e8b 	.word	0x08000e8b
 8000794:	08000e8b 	.word	0x08000e8b
 8000798:	08000e8b 	.word	0x08000e8b
 800079c:	08000e8b 	.word	0x08000e8b
 80007a0:	08000e8b 	.word	0x08000e8b
 80007a4:	08000e8b 	.word	0x08000e8b
 80007a8:	08000e8b 	.word	0x08000e8b
 80007ac:	08000e8b 	.word	0x08000e8b
 80007b0:	08000e8b 	.word	0x08000e8b
 80007b4:	08000e8b 	.word	0x08000e8b
 80007b8:	08000e8b 	.word	0x08000e8b
 80007bc:	08000e8b 	.word	0x08000e8b
 80007c0:	08000e8b 	.word	0x08000e8b
 80007c4:	08000e8b 	.word	0x08000e8b
 80007c8:	08000e8b 	.word	0x08000e8b
 80007cc:	08000e8b 	.word	0x08000e8b
 80007d0:	08000e8b 	.word	0x08000e8b
 80007d4:	08000e8b 	.word	0x08000e8b
 80007d8:	08000e8b 	.word	0x08000e8b
 80007dc:	08000e8b 	.word	0x08000e8b
 80007e0:	08000e8b 	.word	0x08000e8b
 80007e4:	08000e8b 	.word	0x08000e8b
 80007e8:	08000e8b 	.word	0x08000e8b
 80007ec:	08000e8b 	.word	0x08000e8b
 80007f0:	08000e8b 	.word	0x08000e8b
 80007f4:	08000e8b 	.word	0x08000e8b
 80007f8:	08000e8b 	.word	0x08000e8b
 80007fc:	08000e8b 	.word	0x08000e8b
 8000800:	08000e8b 	.word	0x08000e8b
 8000804:	08000e8b 	.word	0x08000e8b
 8000808:	08000e8b 	.word	0x08000e8b
 800080c:	08000e8b 	.word	0x08000e8b
 8000810:	08000e8b 	.word	0x08000e8b
 8000814:	08000e8b 	.word	0x08000e8b
 8000818:	08000e8b 	.word	0x08000e8b
 800081c:	08000e8b 	.word	0x08000e8b
 8000820:	08000e8b 	.word	0x08000e8b
 8000824:	08000e8b 	.word	0x08000e8b
 8000828:	08000e8b 	.word	0x08000e8b
 800082c:	08000e8b 	.word	0x08000e8b
 8000830:	08000e8b 	.word	0x08000e8b
 8000834:	08000e8b 	.word	0x08000e8b
 8000838:	08000e8b 	.word	0x08000e8b
 800083c:	08000e8b 	.word	0x08000e8b
 8000840:	08000e8b 	.word	0x08000e8b
 8000844:	08000e8b 	.word	0x08000e8b
 8000848:	08000e8b 	.word	0x08000e8b
 800084c:	08000e8b 	.word	0x08000e8b
 8000850:	08000e8b 	.word	0x08000e8b
 8000854:	08000e8b 	.word	0x08000e8b
 8000858:	08000e8b 	.word	0x08000e8b
 800085c:	08000e8b 	.word	0x08000e8b
 8000860:	08000e8b 	.word	0x08000e8b
 8000864:	08000e8b 	.word	0x08000e8b
 8000868:	08000e8b 	.word	0x08000e8b
 800086c:	08000e8b 	.word	0x08000e8b
 8000870:	08000e8b 	.word	0x08000e8b
 8000874:	08000e8b 	.word	0x08000e8b
 8000878:	08000e8b 	.word	0x08000e8b
 800087c:	08000e8b 	.word	0x08000e8b
 8000880:	08000e8b 	.word	0x08000e8b
 8000884:	08000e8b 	.word	0x08000e8b
 8000888:	08000e8b 	.word	0x08000e8b
 800088c:	08000e8b 	.word	0x08000e8b
 8000890:	08000e8b 	.word	0x08000e8b
 8000894:	08000e8b 	.word	0x08000e8b
 8000898:	08000e8b 	.word	0x08000e8b
 800089c:	08000e8b 	.word	0x08000e8b
 80008a0:	08000e8b 	.word	0x08000e8b
 80008a4:	08000e8b 	.word	0x08000e8b
 80008a8:	08000e8b 	.word	0x08000e8b
 80008ac:	08000e8b 	.word	0x08000e8b
 80008b0:	08000e8b 	.word	0x08000e8b
 80008b4:	08000e8b 	.word	0x08000e8b
 80008b8:	08000e8b 	.word	0x08000e8b
 80008bc:	08000e8b 	.word	0x08000e8b
 80008c0:	08000e8b 	.word	0x08000e8b
 80008c4:	08000e8b 	.word	0x08000e8b
 80008c8:	08000e8b 	.word	0x08000e8b
 80008cc:	08000e8b 	.word	0x08000e8b
 80008d0:	08000e8b 	.word	0x08000e8b
 80008d4:	08000e8b 	.word	0x08000e8b
 80008d8:	08000e8b 	.word	0x08000e8b
 80008dc:	08000e8b 	.word	0x08000e8b
 80008e0:	08000e8b 	.word	0x08000e8b
 80008e4:	08000e8b 	.word	0x08000e8b
 80008e8:	08000e8b 	.word	0x08000e8b
 80008ec:	08000e8b 	.word	0x08000e8b
 80008f0:	08000e8b 	.word	0x08000e8b
 80008f4:	08000e8b 	.word	0x08000e8b
 80008f8:	08000e8b 	.word	0x08000e8b
 80008fc:	08000e8b 	.word	0x08000e8b
 8000900:	08000e8b 	.word	0x08000e8b
 8000904:	08000e8b 	.word	0x08000e8b
 8000908:	08000e8b 	.word	0x08000e8b
 800090c:	08000e8b 	.word	0x08000e8b
 8000910:	08000e8b 	.word	0x08000e8b
 8000914:	08000e8b 	.word	0x08000e8b
 8000918:	08000e8b 	.word	0x08000e8b
 800091c:	08000e8b 	.word	0x08000e8b
 8000920:	08000e8b 	.word	0x08000e8b
 8000924:	08000e8b 	.word	0x08000e8b
 8000928:	08000e8b 	.word	0x08000e8b
 800092c:	08000e8b 	.word	0x08000e8b
 8000930:	08000e8b 	.word	0x08000e8b
 8000934:	08000e8b 	.word	0x08000e8b
 8000938:	08000e8b 	.word	0x08000e8b
 800093c:	08000e8b 	.word	0x08000e8b
 8000940:	08000e8b 	.word	0x08000e8b
 8000944:	08000e8b 	.word	0x08000e8b
 8000948:	08000e8b 	.word	0x08000e8b
 800094c:	08000e8b 	.word	0x08000e8b
 8000950:	08000e8b 	.word	0x08000e8b
 8000954:	08000e8b 	.word	0x08000e8b
 8000958:	08000e8b 	.word	0x08000e8b
 800095c:	08000e8b 	.word	0x08000e8b
 8000960:	08000e8b 	.word	0x08000e8b
 8000964:	08000e8b 	.word	0x08000e8b
 8000968:	08000e8b 	.word	0x08000e8b
 800096c:	08000e61 	.word	0x08000e61
 8000970:	08000e8b 	.word	0x08000e8b
 8000974:	08000e8b 	.word	0x08000e8b
 8000978:	08000e8b 	.word	0x08000e8b
 800097c:	08000e8b 	.word	0x08000e8b
 8000980:	08000e8b 	.word	0x08000e8b
 8000984:	08000e8b 	.word	0x08000e8b
 8000988:	08000e8b 	.word	0x08000e8b
 800098c:	08000e8b 	.word	0x08000e8b
 8000990:	08000e8b 	.word	0x08000e8b
 8000994:	08000e8b 	.word	0x08000e8b
 8000998:	08000e8b 	.word	0x08000e8b
 800099c:	08000e8b 	.word	0x08000e8b
 80009a0:	08000e8b 	.word	0x08000e8b
 80009a4:	08000e8b 	.word	0x08000e8b
 80009a8:	08000e8b 	.word	0x08000e8b
 80009ac:	08000e8b 	.word	0x08000e8b
 80009b0:	08000e8b 	.word	0x08000e8b
 80009b4:	08000e8b 	.word	0x08000e8b
 80009b8:	08000e8b 	.word	0x08000e8b
 80009bc:	08000e8b 	.word	0x08000e8b
 80009c0:	08000e8b 	.word	0x08000e8b
 80009c4:	08000e8b 	.word	0x08000e8b
 80009c8:	08000e8b 	.word	0x08000e8b
 80009cc:	08000e8b 	.word	0x08000e8b
 80009d0:	08000e8b 	.word	0x08000e8b
 80009d4:	08000e8b 	.word	0x08000e8b
 80009d8:	08000e8b 	.word	0x08000e8b
 80009dc:	08000e8b 	.word	0x08000e8b
 80009e0:	08000e8b 	.word	0x08000e8b
 80009e4:	08000e8b 	.word	0x08000e8b
 80009e8:	08000e8b 	.word	0x08000e8b
 80009ec:	08000e8b 	.word	0x08000e8b
 80009f0:	08000e79 	.word	0x08000e79
 80009f4:	08000e8b 	.word	0x08000e8b
 80009f8:	08000e8b 	.word	0x08000e8b
 80009fc:	08000e8b 	.word	0x08000e8b
 8000a00:	08000e8b 	.word	0x08000e8b
 8000a04:	08000e8b 	.word	0x08000e8b
 8000a08:	08000e8b 	.word	0x08000e8b
 8000a0c:	08000e8b 	.word	0x08000e8b
 8000a10:	08000e8b 	.word	0x08000e8b
 8000a14:	08000e8b 	.word	0x08000e8b
 8000a18:	08000e8b 	.word	0x08000e8b
 8000a1c:	08000e8b 	.word	0x08000e8b
 8000a20:	08000e8b 	.word	0x08000e8b
 8000a24:	08000e8b 	.word	0x08000e8b
 8000a28:	08000e8b 	.word	0x08000e8b
 8000a2c:	08000e8b 	.word	0x08000e8b
 8000a30:	08000e67 	.word	0x08000e67
	case 0x10: {
		printf("SDN1 ON\n");
 8000a34:	480b      	ldr	r0, [pc, #44]	; (8000a64 <HAL_UART_RxCpltCallback+0x3dc>)
 8000a36:	f015 ffef 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <HAL_UART_RxCpltCallback+0x3e0>)
 8000a3c:	2104      	movs	r1, #4
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4618      	mov	r0, r3
 8000a42:	f008 fa39 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000a46:	e22b      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x00: {
		printf("SDN1 OFF\n");
 8000a48:	4808      	ldr	r0, [pc, #32]	; (8000a6c <HAL_UART_RxCpltCallback+0x3e4>)
 8000a4a:	f015 ffe5 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000a4e:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <HAL_UART_RxCpltCallback+0x3e0>)
 8000a50:	2104      	movs	r1, #4
 8000a52:	2200      	movs	r2, #0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f008 fa2f 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000a5a:	e221      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
 8000a5c:	24000c5c 	.word	0x24000c5c
 8000a60:	24000638 	.word	0x24000638
 8000a64:	08017214 	.word	0x08017214
 8000a68:	58020400 	.word	0x58020400
 8000a6c:	0801721c 	.word	0x0801721c
	}
	case 0x11: {
		printf("SYS ON PB5\n");
 8000a70:	48b8      	ldr	r0, [pc, #736]	; (8000d54 <HAL_UART_RxCpltCallback+0x6cc>)
 8000a72:	f015 ffd1 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000a76:	4bb8      	ldr	r3, [pc, #736]	; (8000d58 <HAL_UART_RxCpltCallback+0x6d0>)
 8000a78:	2120      	movs	r1, #32
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f008 fa1b 	bl	8008eb8 <HAL_GPIO_WritePin>

		break;
 8000a82:	e20d      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x01: {
		printf("SYS OFF PB5\n");
 8000a84:	48b5      	ldr	r0, [pc, #724]	; (8000d5c <HAL_UART_RxCpltCallback+0x6d4>)
 8000a86:	f015 ffc7 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET); // turning off PB5 & ensuring all other enables are off
 8000a8a:	4bb3      	ldr	r3, [pc, #716]	; (8000d58 <HAL_UART_RxCpltCallback+0x6d0>)
 8000a8c:	2120      	movs	r1, #32
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f008 fa11 	bl	8008eb8 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000a96:	4bb0      	ldr	r3, [pc, #704]	; (8000d58 <HAL_UART_RxCpltCallback+0x6d0>)
 8000a98:	2140      	movs	r1, #64	; 0x40
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f008 fa0b 	bl	8008eb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000aa2:	4baf      	ldr	r3, [pc, #700]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000aa4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f008 fa04 	bl	8008eb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000ab0:	4bab      	ldr	r3, [pc, #684]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000ab2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f008 f9fd 	bl	8008eb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000abe:	4ba8      	ldr	r3, [pc, #672]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000ac0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f008 f9f6 	bl	8008eb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000acc:	4ba4      	ldr	r3, [pc, #656]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000ace:	2140      	movs	r1, #64	; 0x40
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f008 f9f0 	bl	8008eb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000ad8:	4ba1      	ldr	r3, [pc, #644]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000ada:	2180      	movs	r1, #128	; 0x80
 8000adc:	2200      	movs	r2, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f008 f9ea 	bl	8008eb8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000ae4:	4b9e      	ldr	r3, [pc, #632]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000ae6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aea:	2200      	movs	r2, #0
 8000aec:	4618      	mov	r0, r3
 8000aee:	f008 f9e3 	bl	8008eb8 <HAL_GPIO_WritePin>

		break;
 8000af2:	e1d5      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x12: {
		printf("3v3 ON PC10\n");
 8000af4:	489b      	ldr	r0, [pc, #620]	; (8000d64 <HAL_UART_RxCpltCallback+0x6dc>)
 8000af6:	f015 ff8f 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000afa:	4b99      	ldr	r3, [pc, #612]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000afc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b00:	2201      	movs	r2, #1
 8000b02:	4618      	mov	r0, r3
 8000b04:	f008 f9d8 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b08:	e1ca      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x02: {
		printf("3v3 OFF PC10\n");
 8000b0a:	4897      	ldr	r0, [pc, #604]	; (8000d68 <HAL_UART_RxCpltCallback+0x6e0>)
 8000b0c:	f015 ff84 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000b10:	4b93      	ldr	r3, [pc, #588]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b16:	2200      	movs	r2, #0
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f008 f9cd 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b1e:	e1bf      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x13: {
		printf("5v ON PC7\n");
 8000b20:	4892      	ldr	r0, [pc, #584]	; (8000d6c <HAL_UART_RxCpltCallback+0x6e4>)
 8000b22:	f015 ff79 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000b26:	4b8e      	ldr	r3, [pc, #568]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b28:	2180      	movs	r1, #128	; 0x80
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f008 f9c3 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b32:	e1b5      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x03: {
		printf("5v OFF PC7\n");
 8000b34:	488e      	ldr	r0, [pc, #568]	; (8000d70 <HAL_UART_RxCpltCallback+0x6e8>)
 8000b36:	f015 ff6f 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000b3a:	4b89      	ldr	r3, [pc, #548]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b3c:	2180      	movs	r1, #128	; 0x80
 8000b3e:	2200      	movs	r2, #0
 8000b40:	4618      	mov	r0, r3
 8000b42:	f008 f9b9 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b46:	e1ab      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x14: {
		printf("n3v3 ON PC6\n");
 8000b48:	488a      	ldr	r0, [pc, #552]	; (8000d74 <HAL_UART_RxCpltCallback+0x6ec>)
 8000b4a:	f015 ff65 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000b4e:	4b84      	ldr	r3, [pc, #528]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b50:	2140      	movs	r1, #64	; 0x40
 8000b52:	2201      	movs	r2, #1
 8000b54:	4618      	mov	r0, r3
 8000b56:	f008 f9af 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b5a:	e1a1      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x04: {
		printf("n3v3 OFF PC6\n");
 8000b5c:	4886      	ldr	r0, [pc, #536]	; (8000d78 <HAL_UART_RxCpltCallback+0x6f0>)
 8000b5e:	f015 ff5b 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000b62:	4b7f      	ldr	r3, [pc, #508]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b64:	2140      	movs	r1, #64	; 0x40
 8000b66:	2200      	movs	r2, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f008 f9a5 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b6e:	e197      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x15: {
		printf("n5v ON PC8\n");
 8000b70:	4882      	ldr	r0, [pc, #520]	; (8000d7c <HAL_UART_RxCpltCallback+0x6f4>)
 8000b72:	f015 ff51 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000b76:	4b7a      	ldr	r3, [pc, #488]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f008 f99a 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b84:	e18c      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x05: {
		printf("n5v OFF PC8\n");
 8000b86:	487e      	ldr	r0, [pc, #504]	; (8000d80 <HAL_UART_RxCpltCallback+0x6f8>)
 8000b88:	f015 ff46 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000b8c:	4b74      	ldr	r3, [pc, #464]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000b8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b92:	2200      	movs	r2, #0
 8000b94:	4618      	mov	r0, r3
 8000b96:	f008 f98f 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000b9a:	e181      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x16: {
		printf("15v ON PC9\n");
 8000b9c:	4879      	ldr	r0, [pc, #484]	; (8000d84 <HAL_UART_RxCpltCallback+0x6fc>)
 8000b9e:	f015 ff3b 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000ba2:	4b6f      	ldr	r3, [pc, #444]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000ba4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba8:	2201      	movs	r2, #1
 8000baa:	4618      	mov	r0, r3
 8000bac:	f008 f984 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000bb0:	e176      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x06: {
		printf("15v OFF PC9\n");
 8000bb2:	4875      	ldr	r0, [pc, #468]	; (8000d88 <HAL_UART_RxCpltCallback+0x700>)
 8000bb4:	f015 ff30 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000bb8:	4b69      	ldr	r3, [pc, #420]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000bba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f008 f979 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000bc6:	e16b      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x17: {
		printf("n200v ON PC13\n");
 8000bc8:	4870      	ldr	r0, [pc, #448]	; (8000d8c <HAL_UART_RxCpltCallback+0x704>)
 8000bca:	f015 ff25 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000bce:	4b64      	ldr	r3, [pc, #400]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f008 f96e 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000bdc:	e160      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x07: {
		printf("n200v OFF PC13\n");
 8000bde:	486c      	ldr	r0, [pc, #432]	; (8000d90 <HAL_UART_RxCpltCallback+0x708>)
 8000be0:	f015 ff1a 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000be4:	4b5e      	ldr	r3, [pc, #376]	; (8000d60 <HAL_UART_RxCpltCallback+0x6d8>)
 8000be6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bea:	2200      	movs	r2, #0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f008 f963 	bl	8008eb8 <HAL_GPIO_WritePin>

		break;
 8000bf2:	e155      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x18: {
		printf("800v ON PB6\n");
 8000bf4:	4867      	ldr	r0, [pc, #412]	; (8000d94 <HAL_UART_RxCpltCallback+0x70c>)
 8000bf6:	f015 ff0f 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000bfa:	4b57      	ldr	r3, [pc, #348]	; (8000d58 <HAL_UART_RxCpltCallback+0x6d0>)
 8000bfc:	2140      	movs	r1, #64	; 0x40
 8000bfe:	2201      	movs	r2, #1
 8000c00:	4618      	mov	r0, r3
 8000c02:	f008 f959 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000c06:	e14b      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x08: {
		printf("800v OFF PB6\n");
 8000c08:	4863      	ldr	r0, [pc, #396]	; (8000d98 <HAL_UART_RxCpltCallback+0x710>)
 8000c0a:	f015 ff05 	bl	8016a18 <puts>
		HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000c0e:	4b52      	ldr	r3, [pc, #328]	; (8000d58 <HAL_UART_RxCpltCallback+0x6d0>)
 8000c10:	2140      	movs	r1, #64	; 0x40
 8000c12:	2200      	movs	r2, #0
 8000c14:	4618      	mov	r0, r3
 8000c16:	f008 f94f 	bl	8008eb8 <HAL_GPIO_WritePin>
		break;
 8000c1a:	e141      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x19: {
		printf("AUTOSWEEP ON\n");
 8000c1c:	485f      	ldr	r0, [pc, #380]	; (8000d9c <HAL_UART_RxCpltCallback+0x714>)
 8000c1e:	f015 fefb 	bl	8016a18 <puts>
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, DAC_OUT, 32, DAC_ALIGN_12B_R);
 8000c22:	2300      	movs	r3, #0
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	2320      	movs	r3, #32
 8000c28:	4a5d      	ldr	r2, [pc, #372]	; (8000da0 <HAL_UART_RxCpltCallback+0x718>)
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	485d      	ldr	r0, [pc, #372]	; (8000da4 <HAL_UART_RxCpltCallback+0x71c>)
 8000c2e:	f004 fda7 	bl	8005780 <HAL_DAC_Start_DMA>
		break;
 8000c32:	e135      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x09: {
		printf("AUTOSWEEP OFF\n");
 8000c34:	485c      	ldr	r0, [pc, #368]	; (8000da8 <HAL_UART_RxCpltCallback+0x720>)
 8000c36:	f015 feef 	bl	8016a18 <puts>
		HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	4859      	ldr	r0, [pc, #356]	; (8000da4 <HAL_UART_RxCpltCallback+0x71c>)
 8000c3e:	f004 fe5f 	bl	8005900 <HAL_DAC_Stop_DMA>
		break;
 8000c42:	e12d      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x1A: {
		printf("ERPA ON\n");
 8000c44:	4859      	ldr	r0, [pc, #356]	; (8000dac <HAL_UART_RxCpltCallback+0x724>)
 8000c46:	f015 fee7 	bl	8016a18 <puts>
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000c4a:	210c      	movs	r1, #12
 8000c4c:	4858      	ldr	r0, [pc, #352]	; (8000db0 <HAL_UART_RxCpltCallback+0x728>)
 8000c4e:	f00d fd37 	bl	800e6c0 <HAL_TIM_OC_Start_IT>
		ERPA_ON = 1;
 8000c52:	4b58      	ldr	r3, [pc, #352]	; (8000db4 <HAL_UART_RxCpltCallback+0x72c>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	701a      	strb	r2, [r3, #0]
		erpa_seq = 0;
 8000c58:	4b57      	ldr	r3, [pc, #348]	; (8000db8 <HAL_UART_RxCpltCallback+0x730>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	801a      	strh	r2, [r3, #0]
		break;
 8000c5e:	e11f      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x0A: {
		printf("ERPA OFF\n");
 8000c60:	4856      	ldr	r0, [pc, #344]	; (8000dbc <HAL_UART_RxCpltCallback+0x734>)
 8000c62:	f015 fed9 	bl	8016a18 <puts>
		HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_4);
 8000c66:	210c      	movs	r1, #12
 8000c68:	4851      	ldr	r0, [pc, #324]	; (8000db0 <HAL_UART_RxCpltCallback+0x728>)
 8000c6a:	f00d fe83 	bl	800e974 <HAL_TIM_OC_Stop_IT>
		ERPA_ON = 0;
 8000c6e:	4b51      	ldr	r3, [pc, #324]	; (8000db4 <HAL_UART_RxCpltCallback+0x72c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]
		break;
 8000c74:	e114      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x1B: {
		printf("PMT ON\n");
 8000c76:	4852      	ldr	r0, [pc, #328]	; (8000dc0 <HAL_UART_RxCpltCallback+0x738>)
 8000c78:	f015 fece 	bl	8016a18 <puts>
		HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4851      	ldr	r0, [pc, #324]	; (8000dc4 <HAL_UART_RxCpltCallback+0x73c>)
 8000c80:	f00d fd1e 	bl	800e6c0 <HAL_TIM_OC_Start_IT>
		PMT_ON = 1;
 8000c84:	4b50      	ldr	r3, [pc, #320]	; (8000dc8 <HAL_UART_RxCpltCallback+0x740>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	701a      	strb	r2, [r3, #0]
		pmt_seq = 0;
 8000c8a:	4b50      	ldr	r3, [pc, #320]	; (8000dcc <HAL_UART_RxCpltCallback+0x744>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	801a      	strh	r2, [r3, #0]
		break;
 8000c90:	e106      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x0B: {
		printf("PMT OFF\n");
 8000c92:	484f      	ldr	r0, [pc, #316]	; (8000dd0 <HAL_UART_RxCpltCallback+0x748>)
 8000c94:	f015 fec0 	bl	8016a18 <puts>
		HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 8000c98:	2100      	movs	r1, #0
 8000c9a:	484a      	ldr	r0, [pc, #296]	; (8000dc4 <HAL_UART_RxCpltCallback+0x73c>)
 8000c9c:	f00d fe6a 	bl	800e974 <HAL_TIM_OC_Stop_IT>
		PMT_ON = 0;
 8000ca0:	4b49      	ldr	r3, [pc, #292]	; (8000dc8 <HAL_UART_RxCpltCallback+0x740>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	701a      	strb	r2, [r3, #0]
		break;
 8000ca6:	e0fb      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x1C: {
		printf("HK ON \n");
 8000ca8:	484a      	ldr	r0, [pc, #296]	; (8000dd4 <HAL_UART_RxCpltCallback+0x74c>)
 8000caa:	f015 feb5 	bl	8016a18 <puts>
		HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4849      	ldr	r0, [pc, #292]	; (8000dd8 <HAL_UART_RxCpltCallback+0x750>)
 8000cb2:	f00d fd05 	bl	800e6c0 <HAL_TIM_OC_Start_IT>
		HK_ON = 1;
 8000cb6:	4b49      	ldr	r3, [pc, #292]	; (8000ddc <HAL_UART_RxCpltCallback+0x754>)
 8000cb8:	2201      	movs	r2, #1
 8000cba:	701a      	strb	r2, [r3, #0]
		hk_seq = 0;
 8000cbc:	4b48      	ldr	r3, [pc, #288]	; (8000de0 <HAL_UART_RxCpltCallback+0x758>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	801a      	strh	r2, [r3, #0]
		break;
 8000cc2:	e0ed      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x0C: {
		printf("HK OFF\n");
 8000cc4:	4847      	ldr	r0, [pc, #284]	; (8000de4 <HAL_UART_RxCpltCallback+0x75c>)
 8000cc6:	f015 fea7 	bl	8016a18 <puts>
		HAL_TIM_OC_Stop_IT(&htim3, TIM_CHANNEL_1);
 8000cca:	2100      	movs	r1, #0
 8000ccc:	4842      	ldr	r0, [pc, #264]	; (8000dd8 <HAL_UART_RxCpltCallback+0x750>)
 8000cce:	f00d fe51 	bl	800e974 <HAL_TIM_OC_Stop_IT>
		HK_ON = 0;
 8000cd2:	4b42      	ldr	r3, [pc, #264]	; (8000ddc <HAL_UART_RxCpltCallback+0x754>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]
		break;
 8000cd8:	e0e2      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x1D: {
		printf("Step Up\n");
 8000cda:	4843      	ldr	r0, [pc, #268]	; (8000de8 <HAL_UART_RxCpltCallback+0x760>)
 8000cdc:	f015 fe9c 	bl	8016a18 <puts>
		if (step < 17) {
 8000ce0:	4b42      	ldr	r3, [pc, #264]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	2b10      	cmp	r3, #16
 8000ce6:	f200 80d4 	bhi.w	8000e92 <HAL_UART_RxCpltCallback+0x80a>
			step += 2;
 8000cea:	4b40      	ldr	r3, [pc, #256]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	3302      	adds	r3, #2
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4b3e      	ldr	r3, [pc, #248]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000cf4:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 8000cf6:	4b3d      	ldr	r3, [pc, #244]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	4b28      	ldr	r3, [pc, #160]	; (8000da0 <HAL_UART_RxCpltCallback+0x718>)
 8000cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d02:	2200      	movs	r2, #0
 8000d04:	2100      	movs	r1, #0
 8000d06:	4827      	ldr	r0, [pc, #156]	; (8000da4 <HAL_UART_RxCpltCallback+0x71c>)
 8000d08:	f004 fe9d 	bl	8005a46 <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4825      	ldr	r0, [pc, #148]	; (8000da4 <HAL_UART_RxCpltCallback+0x71c>)
 8000d10:	f004 fcde 	bl	80056d0 <HAL_DAC_Start>
		}
		break;
 8000d14:	e0bd      	b.n	8000e92 <HAL_UART_RxCpltCallback+0x80a>
	}
	case 0x0D: {
		printf("Step Down\n");
 8000d16:	4836      	ldr	r0, [pc, #216]	; (8000df0 <HAL_UART_RxCpltCallback+0x768>)
 8000d18:	f015 fe7e 	bl	8016a18 <puts>
		if (step > 3) {
 8000d1c:	4b33      	ldr	r3, [pc, #204]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b03      	cmp	r3, #3
 8000d22:	f240 80b8 	bls.w	8000e96 <HAL_UART_RxCpltCallback+0x80e>
			step -= 2;
 8000d26:	4b31      	ldr	r3, [pc, #196]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	3b02      	subs	r3, #2
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4b2f      	ldr	r3, [pc, #188]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000d30:	701a      	strb	r2, [r3, #0]
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 8000d32:	4b2e      	ldr	r3, [pc, #184]	; (8000dec <HAL_UART_RxCpltCallback+0x764>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	461a      	mov	r2, r3
 8000d38:	4b19      	ldr	r3, [pc, #100]	; (8000da0 <HAL_UART_RxCpltCallback+0x718>)
 8000d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	4818      	ldr	r0, [pc, #96]	; (8000da4 <HAL_UART_RxCpltCallback+0x71c>)
 8000d44:	f004 fe7f 	bl	8005a46 <HAL_DAC_SetValue>
					DAC_OUT[step]);
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4816      	ldr	r0, [pc, #88]	; (8000da4 <HAL_UART_RxCpltCallback+0x71c>)
 8000d4c:	f004 fcc0 	bl	80056d0 <HAL_DAC_Start>
		}
		break;
 8000d50:	e0a1      	b.n	8000e96 <HAL_UART_RxCpltCallback+0x80e>
 8000d52:	bf00      	nop
 8000d54:	08017228 	.word	0x08017228
 8000d58:	58020400 	.word	0x58020400
 8000d5c:	08017234 	.word	0x08017234
 8000d60:	58020800 	.word	0x58020800
 8000d64:	08017240 	.word	0x08017240
 8000d68:	0801724c 	.word	0x0801724c
 8000d6c:	0801725c 	.word	0x0801725c
 8000d70:	08017268 	.word	0x08017268
 8000d74:	08017274 	.word	0x08017274
 8000d78:	08017280 	.word	0x08017280
 8000d7c:	08017290 	.word	0x08017290
 8000d80:	0801729c 	.word	0x0801729c
 8000d84:	080172a8 	.word	0x080172a8
 8000d88:	080172b4 	.word	0x080172b4
 8000d8c:	080172c0 	.word	0x080172c0
 8000d90:	080172d0 	.word	0x080172d0
 8000d94:	080172e0 	.word	0x080172e0
 8000d98:	080172ec 	.word	0x080172ec
 8000d9c:	080172fc 	.word	0x080172fc
 8000da0:	24000010 	.word	0x24000010
 8000da4:	240002f4 	.word	0x240002f4
 8000da8:	0801730c 	.word	0x0801730c
 8000dac:	0801731c 	.word	0x0801731c
 8000db0:	24000554 	.word	0x24000554
 8000db4:	24000c53 	.word	0x24000c53
 8000db8:	24000c4e 	.word	0x24000c4e
 8000dbc:	08017324 	.word	0x08017324
 8000dc0:	08017330 	.word	0x08017330
 8000dc4:	24000508 	.word	0x24000508
 8000dc8:	24000c52 	.word	0x24000c52
 8000dcc:	24000c4c 	.word	0x24000c4c
 8000dd0:	08017338 	.word	0x08017338
 8000dd4:	08017340 	.word	0x08017340
 8000dd8:	240005a0 	.word	0x240005a0
 8000ddc:	24000c54 	.word	0x24000c54
 8000de0:	24000c50 	.word	0x24000c50
 8000de4:	08017348 	.word	0x08017348
 8000de8:	08017350 	.word	0x08017350
 8000dec:	2400000c 	.word	0x2400000c
 8000df0:	08017358 	.word	0x08017358
	}
	case 0x1E: {
		printf("Factor Up\n");
 8000df4:	482c      	ldr	r0, [pc, #176]	; (8000ea8 <HAL_UART_RxCpltCallback+0x820>)
 8000df6:	f015 fe0f 	bl	8016a18 <puts>
		if (cadence <= 50000) {
 8000dfa:	4b2c      	ldr	r3, [pc, #176]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d849      	bhi.n	8000e9a <HAL_UART_RxCpltCallback+0x812>
			cadence *= 2;
 8000e06:	4b29      	ldr	r3, [pc, #164]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	4a27      	ldr	r2, [pc, #156]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e0e:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8000e10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e14:	4b25      	ldr	r3, [pc, #148]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8000e1a:	e03e      	b.n	8000e9a <HAL_UART_RxCpltCallback+0x812>
	}
	case 0x0E: {
		printf("Factor Down\n");
 8000e1c:	4824      	ldr	r0, [pc, #144]	; (8000eb0 <HAL_UART_RxCpltCallback+0x828>)
 8000e1e:	f015 fdfb 	bl	8016a18 <puts>
		if (cadence >= 6250) {
 8000e22:	4b22      	ldr	r3, [pc, #136]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f641 0269 	movw	r2, #6249	; 0x1869
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d937      	bls.n	8000e9e <HAL_UART_RxCpltCallback+0x816>
			cadence /= 2;
 8000e2e:	4b1f      	ldr	r3, [pc, #124]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	085b      	lsrs	r3, r3, #1
 8000e34:	4a1d      	ldr	r2, [pc, #116]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e36:	6013      	str	r3, [r2, #0]
			TIM2->ARR = cadence;
 8000e38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <HAL_UART_RxCpltCallback+0x824>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	62d3      	str	r3, [r2, #44]	; 0x2c
		}
		break;
 8000e42:	e02c      	b.n	8000e9e <HAL_UART_RxCpltCallback+0x816>
	}
	case 0x1F: {
		printf("Exit STOP mode\n");
 8000e44:	481b      	ldr	r0, [pc, #108]	; (8000eb4 <HAL_UART_RxCpltCallback+0x82c>)
 8000e46:	f015 fde7 	bl	8016a18 <puts>
		// TODO: Exit stop mode
		break;
 8000e4a:	e029      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0x0F: {
		printf("Enter STOP mode\n");
 8000e4c:	481a      	ldr	r0, [pc, #104]	; (8000eb8 <HAL_UART_RxCpltCallback+0x830>)
 8000e4e:	f015 fde3 	bl	8016a18 <puts>
		osEventFlagsSet(event_flags, STOP_FLAG);
 8000e52:	4b1a      	ldr	r3, [pc, #104]	; (8000ebc <HAL_UART_RxCpltCallback+0x834>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2116      	movs	r1, #22
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f012 f89b 	bl	8012f94 <osEventFlagsSet>
		break;
 8000e5e:	e01f      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0xAF: {
		sync();
 8000e60:	f001 f902 	bl	8002068 <sync>
		break;
 8000e64:	e01c      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0xE0: {
		printf("Auto Init\n");
 8000e66:	4816      	ldr	r0, [pc, #88]	; (8000ec0 <HAL_UART_RxCpltCallback+0x838>)
 8000e68:	f015 fdd6 	bl	8016a18 <puts>
		xTaskResumeFromISR(GPIO_on_taskHandle);
 8000e6c:	4b15      	ldr	r3, [pc, #84]	; (8000ec4 <HAL_UART_RxCpltCallback+0x83c>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f013 fe35 	bl	8014ae0 <xTaskResumeFromISR>
		break;
 8000e76:	e013      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	case 0xD0: {
		printf("Auto Deinit\n");
 8000e78:	4813      	ldr	r0, [pc, #76]	; (8000ec8 <HAL_UART_RxCpltCallback+0x840>)
 8000e7a:	f015 fdcd 	bl	8016a18 <puts>
		xTaskResumeFromISR(GPIO_off_taskHandle);
 8000e7e:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <HAL_UART_RxCpltCallback+0x844>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4618      	mov	r0, r3
 8000e84:	f013 fe2c 	bl	8014ae0 <xTaskResumeFromISR>
		break;
 8000e88:	e00a      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
	}
	default: {
		printf("Unknown Command\n");
 8000e8a:	4811      	ldr	r0, [pc, #68]	; (8000ed0 <HAL_UART_RxCpltCallback+0x848>)
 8000e8c:	f015 fdc4 	bl	8016a18 <puts>
		break;
 8000e90:	e006      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
		break;
 8000e92:	bf00      	nop
 8000e94:	e004      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
		break;
 8000e96:	bf00      	nop
 8000e98:	e002      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
		break;
 8000e9a:	bf00      	nop
 8000e9c:	e000      	b.n	8000ea0 <HAL_UART_RxCpltCallback+0x818>
		break;
 8000e9e:	bf00      	nop
	}
	}
}
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	08017364 	.word	0x08017364
 8000eac:	24000008 	.word	0x24000008
 8000eb0:	08017370 	.word	0x08017370
 8000eb4:	0801737c 	.word	0x0801737c
 8000eb8:	0801738c 	.word	0x0801738c
 8000ebc:	24000c58 	.word	0x24000c58
 8000ec0:	0801739c 	.word	0x0801739c
 8000ec4:	24000750 	.word	0x24000750
 8000ec8:	080173a8 	.word	0x080173a8
 8000ecc:	240009b0 	.word	0x240009b0
 8000ed0:	080173b4 	.word	0x080173b4

08000ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed8:	f002 fe66 	bl	8003ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000edc:	f000 f8ac 	bl	8001038 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ee0:	f000 f92a 	bl	8001138 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee4:	f000 feee 	bl	8001cc4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ee8:	f000 feb4 	bl	8001c54 <MX_DMA_Init>
  MX_TIM3_Init();
 8000eec:	f000 fdac 	bl	8001a48 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000ef0:	f000 fe48 	bl	8001b84 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000ef4:	f000 fb36 	bl	8001564 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000ef8:	f000 fc2c 	bl	8001754 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000efc:	f000 fd2e 	bl	800195c <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f00:	f000 fc80 	bl	8001804 <MX_TIM1_Init>
  MX_ADC3_Init();
 8000f04:	f000 fa6a 	bl	80013dc <MX_ADC3_Init>
  MX_ADC1_Init();
 8000f08:	f000 f946 	bl	8001198 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000f0c:	f000 faf8 	bl	8001500 <MX_DAC1_Init>
  MX_SPI1_Init();
 8000f10:	f000 fbc8 	bl	80016a4 <MX_SPI1_Init>
  MX_RTC_Init();
 8000f14:	f000 fb68 	bl	80015e8 <MX_RTC_Init>
  MX_TIM4_Init();
 8000f18:	f000 fde6 	bl	8001ae8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f1c:	f011 fec2 	bl	8012ca4 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	mid_MsgQueue = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(packet_t), NULL);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2108      	movs	r1, #8
 8000f24:	2080      	movs	r0, #128	; 0x80
 8000f26:	f012 f932 	bl	801318e <osMessageQueueNew>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4a27      	ldr	r2, [pc, #156]	; (8000fcc <main+0xf8>)
 8000f2e:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PMT_task */
  PMT_taskHandle = osThreadNew(PMT_init, NULL, &PMT_task_attributes);
 8000f30:	4a27      	ldr	r2, [pc, #156]	; (8000fd0 <main+0xfc>)
 8000f32:	2100      	movs	r1, #0
 8000f34:	4827      	ldr	r0, [pc, #156]	; (8000fd4 <main+0x100>)
 8000f36:	f011 feff 	bl	8012d38 <osThreadNew>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4a26      	ldr	r2, [pc, #152]	; (8000fd8 <main+0x104>)
 8000f3e:	6013      	str	r3, [r2, #0]

  /* creation of ERPA_task */
  ERPA_taskHandle = osThreadNew(ERPA_init, NULL, &ERPA_task_attributes);
 8000f40:	4a26      	ldr	r2, [pc, #152]	; (8000fdc <main+0x108>)
 8000f42:	2100      	movs	r1, #0
 8000f44:	4826      	ldr	r0, [pc, #152]	; (8000fe0 <main+0x10c>)
 8000f46:	f011 fef7 	bl	8012d38 <osThreadNew>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a25      	ldr	r2, [pc, #148]	; (8000fe4 <main+0x110>)
 8000f4e:	6013      	str	r3, [r2, #0]

  /* creation of HK_task */
  HK_taskHandle = osThreadNew(HK_init, NULL, &HK_task_attributes);
 8000f50:	4a25      	ldr	r2, [pc, #148]	; (8000fe8 <main+0x114>)
 8000f52:	2100      	movs	r1, #0
 8000f54:	4825      	ldr	r0, [pc, #148]	; (8000fec <main+0x118>)
 8000f56:	f011 feef 	bl	8012d38 <osThreadNew>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4a24      	ldr	r2, [pc, #144]	; (8000ff0 <main+0x11c>)
 8000f5e:	6013      	str	r3, [r2, #0]

  /* creation of GPIO_on_task */
  GPIO_on_taskHandle = osThreadNew(GPIO_on_init, NULL, &GPIO_on_task_attributes);
 8000f60:	4a24      	ldr	r2, [pc, #144]	; (8000ff4 <main+0x120>)
 8000f62:	2100      	movs	r1, #0
 8000f64:	4824      	ldr	r0, [pc, #144]	; (8000ff8 <main+0x124>)
 8000f66:	f011 fee7 	bl	8012d38 <osThreadNew>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a23      	ldr	r2, [pc, #140]	; (8000ffc <main+0x128>)
 8000f6e:	6013      	str	r3, [r2, #0]

  /* creation of GPIO_off_task */
  GPIO_off_taskHandle = osThreadNew(GPIO_off_init, NULL, &GPIO_off_task_attributes);
 8000f70:	4a23      	ldr	r2, [pc, #140]	; (8001000 <main+0x12c>)
 8000f72:	2100      	movs	r1, #0
 8000f74:	4823      	ldr	r0, [pc, #140]	; (8001004 <main+0x130>)
 8000f76:	f011 fedf 	bl	8012d38 <osThreadNew>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a22      	ldr	r2, [pc, #136]	; (8001008 <main+0x134>)
 8000f7e:	6013      	str	r3, [r2, #0]

  /* creation of UART_TX_task */
  UART_TX_taskHandle = osThreadNew(UART_TX_init, NULL, &UART_TX_task_attributes);
 8000f80:	4a22      	ldr	r2, [pc, #136]	; (800100c <main+0x138>)
 8000f82:	2100      	movs	r1, #0
 8000f84:	4822      	ldr	r0, [pc, #136]	; (8001010 <main+0x13c>)
 8000f86:	f011 fed7 	bl	8012d38 <osThreadNew>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a21      	ldr	r2, [pc, #132]	; (8001014 <main+0x140>)
 8000f8e:	6013      	str	r3, [r2, #0]

  /* creation of Voltage_Monitor */
  Voltage_MonitorHandle = osThreadNew(Voltage_Monitor_init, NULL, &Voltage_Monitor_attributes);
 8000f90:	4a21      	ldr	r2, [pc, #132]	; (8001018 <main+0x144>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	4821      	ldr	r0, [pc, #132]	; (800101c <main+0x148>)
 8000f96:	f011 fecf 	bl	8012d38 <osThreadNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a20      	ldr	r2, [pc, #128]	; (8001020 <main+0x14c>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of FLAG_task */
  FLAG_taskHandle = osThreadNew(FLAG_init, NULL, &FLAG_task_attributes);
 8000fa0:	4a20      	ldr	r2, [pc, #128]	; (8001024 <main+0x150>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	4820      	ldr	r0, [pc, #128]	; (8001028 <main+0x154>)
 8000fa6:	f011 fec7 	bl	8012d38 <osThreadNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a1f      	ldr	r2, [pc, #124]	; (800102c <main+0x158>)
 8000fae:	6013      	str	r3, [r2, #0]
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	event_flags = osEventFlagsNew(NULL);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f011 ffaf 	bl	8012f14 <osEventFlagsNew>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	4a1d      	ldr	r2, [pc, #116]	; (8001030 <main+0x15c>)
 8000fba:	6013      	str	r3, [r2, #0]
	system_setup();
 8000fbc:	f001 f8bc 	bl	8002138 <system_setup>
	printf("Starting kernal...\n");
 8000fc0:	481c      	ldr	r0, [pc, #112]	; (8001034 <main+0x160>)
 8000fc2:	f015 fd29 	bl	8016a18 <puts>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fc6:	f011 fe91 	bl	8012cec <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000fca:	e7fe      	b.n	8000fca <main+0xf6>
 8000fcc:	24000c3c 	.word	0x24000c3c
 8000fd0:	08017410 	.word	0x08017410
 8000fd4:	08002905 	.word	0x08002905
 8000fd8:	24000744 	.word	0x24000744
 8000fdc:	08017434 	.word	0x08017434
 8000fe0:	08002949 	.word	0x08002949
 8000fe4:	24000748 	.word	0x24000748
 8000fe8:	08017458 	.word	0x08017458
 8000fec:	0800298d 	.word	0x0800298d
 8000ff0:	2400074c 	.word	0x2400074c
 8000ff4:	0801747c 	.word	0x0801747c
 8000ff8:	080029d1 	.word	0x080029d1
 8000ffc:	24000750 	.word	0x24000750
 8001000:	080174a0 	.word	0x080174a0
 8001004:	08002a79 	.word	0x08002a79
 8001008:	240009b0 	.word	0x240009b0
 800100c:	080174c4 	.word	0x080174c4
 8001010:	08002b21 	.word	0x08002b21
 8001014:	24000c10 	.word	0x24000c10
 8001018:	080174e8 	.word	0x080174e8
 800101c:	08002bd9 	.word	0x08002bd9
 8001020:	24000c14 	.word	0x24000c14
 8001024:	0801750c 	.word	0x0801750c
 8001028:	08002cc5 	.word	0x08002cc5
 800102c:	24000c18 	.word	0x24000c18
 8001030:	24000c58 	.word	0x24000c58
 8001034:	080173c4 	.word	0x080173c4

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b09c      	sub	sp, #112	; 0x70
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001042:	224c      	movs	r2, #76	; 0x4c
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f015 fb90 	bl	801676c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	1d3b      	adds	r3, r7, #4
 800104e:	2220      	movs	r2, #32
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f015 fb8a 	bl	801676c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001058:	2002      	movs	r0, #2
 800105a:	f008 fd8f 	bl	8009b7c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800105e:	2300      	movs	r3, #0
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	4b33      	ldr	r3, [pc, #204]	; (8001130 <SystemClock_Config+0xf8>)
 8001064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001066:	4a32      	ldr	r2, [pc, #200]	; (8001130 <SystemClock_Config+0xf8>)
 8001068:	f023 0301 	bic.w	r3, r3, #1
 800106c:	62d3      	str	r3, [r2, #44]	; 0x2c
 800106e:	4b30      	ldr	r3, [pc, #192]	; (8001130 <SystemClock_Config+0xf8>)
 8001070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	4b2e      	ldr	r3, [pc, #184]	; (8001134 <SystemClock_Config+0xfc>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001080:	4a2c      	ldr	r2, [pc, #176]	; (8001134 <SystemClock_Config+0xfc>)
 8001082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001086:	6193      	str	r3, [r2, #24]
 8001088:	4b2a      	ldr	r3, [pc, #168]	; (8001134 <SystemClock_Config+0xfc>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001094:	bf00      	nop
 8001096:	4b27      	ldr	r3, [pc, #156]	; (8001134 <SystemClock_Config+0xfc>)
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800109e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010a2:	d1f8      	bne.n	8001096 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80010a4:	2303      	movs	r3, #3
 80010a6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 80010ae:	2309      	movs	r3, #9
 80010b0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010b2:	2340      	movs	r3, #64	; 0x40
 80010b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b6:	2302      	movs	r3, #2
 80010b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ba:	2302      	movs	r3, #2
 80010bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010be:	2304      	movs	r3, #4
 80010c0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 80010c2:	2320      	movs	r3, #32
 80010c4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 4;
 80010c6:	2304      	movs	r3, #4
 80010c8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010ca:	2304      	movs	r3, #4
 80010cc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80010d2:	2308      	movs	r3, #8
 80010d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e2:	4618      	mov	r0, r3
 80010e4:	f008 fd84 	bl	8009bf0 <HAL_RCC_OscConfig>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80010ee:	f001 fe19 	bl	8002d24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f2:	233f      	movs	r3, #63	; 0x3f
 80010f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f6:	2303      	movs	r3, #3
 80010f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80010fe:	2300      	movs	r3, #0
 8001100:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2101      	movs	r1, #1
 8001116:	4618      	mov	r0, r3
 8001118:	f009 f9c4 	bl	800a4a4 <HAL_RCC_ClockConfig>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8001122:	f001 fdff 	bl	8002d24 <Error_Handler>
  }
}
 8001126:	bf00      	nop
 8001128:	3770      	adds	r7, #112	; 0x70
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	58000400 	.word	0x58000400
 8001134:	58024800 	.word	0x58024800

08001138 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b0b0      	sub	sp, #192	; 0xc0
 800113c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800113e:	463b      	mov	r3, r7
 8001140:	22c0      	movs	r2, #192	; 0xc0
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f015 fb11 	bl	801676c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800114a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800114e:	f04f 0300 	mov.w	r3, #0
 8001152:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001156:	2304      	movs	r3, #4
 8001158:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32;
 800115a:	2320      	movs	r3, #32
 800115c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 800115e:	2308      	movs	r3, #8
 8001160:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8001162:	2304      	movs	r3, #4
 8001164:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001166:	2302      	movs	r3, #2
 8001168:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800116a:	2380      	movs	r3, #128	; 0x80
 800116c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800116e:	2300      	movs	r3, #0
 8001170:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001176:	2300      	movs	r3, #0
 8001178:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	4618      	mov	r0, r3
 8001180:	f009 fd5e 	bl	800ac40 <HAL_RCCEx_PeriphCLKConfig>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d001      	beq.n	800118e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800118a:	f001 fdcb 	bl	8002d24 <Error_Handler>
  }
}
 800118e:	bf00      	nop
 8001190:	37c0      	adds	r7, #192	; 0xc0
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800119e:	f107 031c 	add.w	r3, r7, #28
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80011aa:	463b      	mov	r3, r7
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
 80011b8:	615a      	str	r2, [r3, #20]
 80011ba:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011bc:	4b7a      	ldr	r3, [pc, #488]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011be:	4a7b      	ldr	r2, [pc, #492]	; (80013ac <MX_ADC1_Init+0x214>)
 80011c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80011c2:	4b79      	ldr	r3, [pc, #484]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011c4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80011c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ca:	4b77      	ldr	r3, [pc, #476]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011cc:	2208      	movs	r2, #8
 80011ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011d0:	4b75      	ldr	r3, [pc, #468]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011d6:	4b74      	ldr	r3, [pc, #464]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011d8:	2204      	movs	r2, #4
 80011da:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011dc:	4b72      	ldr	r3, [pc, #456]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011de:	2200      	movs	r2, #0
 80011e0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011e2:	4b71      	ldr	r3, [pc, #452]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 11;
 80011e8:	4b6f      	ldr	r3, [pc, #444]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011ea:	220b      	movs	r2, #11
 80011ec:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ee:	4b6e      	ldr	r3, [pc, #440]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f4:	4b6c      	ldr	r3, [pc, #432]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011fa:	4b6b      	ldr	r3, [pc, #428]	; (80013a8 <MX_ADC1_Init+0x210>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001200:	4b69      	ldr	r3, [pc, #420]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001202:	2203      	movs	r2, #3
 8001204:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001206:	4b68      	ldr	r3, [pc, #416]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001208:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800120c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800120e:	4b66      	ldr	r3, [pc, #408]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001210:	2200      	movs	r2, #0
 8001212:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001214:	4b64      	ldr	r3, [pc, #400]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001216:	2200      	movs	r2, #0
 8001218:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800121c:	4862      	ldr	r0, [pc, #392]	; (80013a8 <MX_ADC1_Init+0x210>)
 800121e:	f002 ff4f 	bl	80040c0 <HAL_ADC_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001228:	f001 fd7c 	bl	8002d24 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001230:	f107 031c 	add.w	r3, r7, #28
 8001234:	4619      	mov	r1, r3
 8001236:	485c      	ldr	r0, [pc, #368]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001238:	f004 f86a 	bl	8005310 <HAL_ADCEx_MultiModeConfigChannel>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001242:	f001 fd6f 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001246:	4b5a      	ldr	r3, [pc, #360]	; (80013b0 <MX_ADC1_Init+0x218>)
 8001248:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800124a:	2306      	movs	r3, #6
 800124c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 800124e:	2307      	movs	r3, #7
 8001250:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001252:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001256:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001258:	2304      	movs	r3, #4
 800125a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001264:	463b      	mov	r3, r7
 8001266:	4619      	mov	r1, r3
 8001268:	484f      	ldr	r0, [pc, #316]	; (80013a8 <MX_ADC1_Init+0x210>)
 800126a:	f003 f9ad 	bl	80045c8 <HAL_ADC_ConfigChannel>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001274:	f001 fd56 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001278:	4b4e      	ldr	r3, [pc, #312]	; (80013b4 <MX_ADC1_Init+0x21c>)
 800127a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800127c:	230c      	movs	r3, #12
 800127e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	4619      	mov	r1, r3
 8001284:	4848      	ldr	r0, [pc, #288]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001286:	f003 f99f 	bl	80045c8 <HAL_ADC_ConfigChannel>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8001290:	f001 fd48 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001294:	4b48      	ldr	r3, [pc, #288]	; (80013b8 <MX_ADC1_Init+0x220>)
 8001296:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001298:	2312      	movs	r3, #18
 800129a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129c:	463b      	mov	r3, r7
 800129e:	4619      	mov	r1, r3
 80012a0:	4841      	ldr	r0, [pc, #260]	; (80013a8 <MX_ADC1_Init+0x210>)
 80012a2:	f003 f991 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 80012ac:	f001 fd3a 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80012b0:	4b42      	ldr	r3, [pc, #264]	; (80013bc <MX_ADC1_Init+0x224>)
 80012b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80012b4:	2318      	movs	r3, #24
 80012b6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	483a      	ldr	r0, [pc, #232]	; (80013a8 <MX_ADC1_Init+0x210>)
 80012be:	f003 f983 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 80012c8:	f001 fd2c 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80012cc:	4b3c      	ldr	r3, [pc, #240]	; (80013c0 <MX_ADC1_Init+0x228>)
 80012ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80012d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012d6:	463b      	mov	r3, r7
 80012d8:	4619      	mov	r1, r3
 80012da:	4833      	ldr	r0, [pc, #204]	; (80013a8 <MX_ADC1_Init+0x210>)
 80012dc:	f003 f974 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 80012e6:	f001 fd1d 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80012ea:	4b36      	ldr	r3, [pc, #216]	; (80013c4 <MX_ADC1_Init+0x22c>)
 80012ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80012ee:	f44f 7383 	mov.w	r3, #262	; 0x106
 80012f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f4:	463b      	mov	r3, r7
 80012f6:	4619      	mov	r1, r3
 80012f8:	482b      	ldr	r0, [pc, #172]	; (80013a8 <MX_ADC1_Init+0x210>)
 80012fa:	f003 f965 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001304:	f001 fd0e 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001308:	4b2f      	ldr	r3, [pc, #188]	; (80013c8 <MX_ADC1_Init+0x230>)
 800130a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800130c:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8001310:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4824      	ldr	r0, [pc, #144]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001318:	f003 f956 	bl	80045c8 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 8001322:	f001 fcff 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <MX_ADC1_Init+0x234>)
 8001328:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800132a:	f44f 7389 	mov.w	r3, #274	; 0x112
 800132e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001330:	463b      	mov	r3, r7
 8001332:	4619      	mov	r1, r3
 8001334:	481c      	ldr	r0, [pc, #112]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001336:	f003 f947 	bl	80045c8 <HAL_ADC_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 8001340:	f001 fcf0 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <MX_ADC1_Init+0x238>)
 8001346:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001348:	f44f 738c 	mov.w	r3, #280	; 0x118
 800134c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134e:	463b      	mov	r3, r7
 8001350:	4619      	mov	r1, r3
 8001352:	4815      	ldr	r0, [pc, #84]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001354:	f003 f938 	bl	80045c8 <HAL_ADC_ConfigChannel>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 800135e:	f001 fce1 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <MX_ADC1_Init+0x23c>)
 8001364:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8001366:	f44f 7300 	mov.w	r3, #512	; 0x200
 800136a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800136c:	463b      	mov	r3, r7
 800136e:	4619      	mov	r1, r3
 8001370:	480d      	ldr	r0, [pc, #52]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001372:	f003 f929 	bl	80045c8 <HAL_ADC_ConfigChannel>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 800137c:	f001 fcd2 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <MX_ADC1_Init+0x240>)
 8001382:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001384:	f240 2306 	movw	r3, #518	; 0x206
 8001388:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800138a:	463b      	mov	r3, r7
 800138c:	4619      	mov	r1, r3
 800138e:	4806      	ldr	r0, [pc, #24]	; (80013a8 <MX_ADC1_Init+0x210>)
 8001390:	f003 f91a 	bl	80045c8 <HAL_ADC_ConfigChannel>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_ADC1_Init+0x206>
  {
    Error_Handler();
 800139a:	f001 fcc3 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	3728      	adds	r7, #40	; 0x28
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2400013c 	.word	0x2400013c
 80013ac:	40022000 	.word	0x40022000
 80013b0:	0c900008 	.word	0x0c900008
 80013b4:	10c00010 	.word	0x10c00010
 80013b8:	14f00020 	.word	0x14f00020
 80013bc:	1d500080 	.word	0x1d500080
 80013c0:	21800100 	.word	0x21800100
 80013c4:	25b00200 	.word	0x25b00200
 80013c8:	2a000400 	.word	0x2a000400
 80013cc:	2e300800 	.word	0x2e300800
 80013d0:	3ac04000 	.word	0x3ac04000
 80013d4:	3ef08000 	.word	0x3ef08000
 80013d8:	47520000 	.word	0x47520000

080013dc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b088      	sub	sp, #32
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]
 80013f0:	615a      	str	r2, [r3, #20]
 80013f2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80013f4:	4b3d      	ldr	r3, [pc, #244]	; (80014ec <MX_ADC3_Init+0x110>)
 80013f6:	4a3e      	ldr	r2, [pc, #248]	; (80014f0 <MX_ADC3_Init+0x114>)
 80013f8:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80013fa:	4b3c      	ldr	r3, [pc, #240]	; (80014ec <MX_ADC3_Init+0x110>)
 80013fc:	2208      	movs	r2, #8
 80013fe:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001400:	4b3a      	ldr	r3, [pc, #232]	; (80014ec <MX_ADC3_Init+0x110>)
 8001402:	2201      	movs	r2, #1
 8001404:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001406:	4b39      	ldr	r3, [pc, #228]	; (80014ec <MX_ADC3_Init+0x110>)
 8001408:	2204      	movs	r2, #4
 800140a:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800140c:	4b37      	ldr	r3, [pc, #220]	; (80014ec <MX_ADC3_Init+0x110>)
 800140e:	2200      	movs	r2, #0
 8001410:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001412:	4b36      	ldr	r3, [pc, #216]	; (80014ec <MX_ADC3_Init+0x110>)
 8001414:	2201      	movs	r2, #1
 8001416:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 4;
 8001418:	4b34      	ldr	r3, [pc, #208]	; (80014ec <MX_ADC3_Init+0x110>)
 800141a:	2204      	movs	r2, #4
 800141c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800141e:	4b33      	ldr	r3, [pc, #204]	; (80014ec <MX_ADC3_Init+0x110>)
 8001420:	2200      	movs	r2, #0
 8001422:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001424:	4b31      	ldr	r3, [pc, #196]	; (80014ec <MX_ADC3_Init+0x110>)
 8001426:	2200      	movs	r2, #0
 8001428:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800142a:	4b30      	ldr	r3, [pc, #192]	; (80014ec <MX_ADC3_Init+0x110>)
 800142c:	2200      	movs	r2, #0
 800142e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8001430:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <MX_ADC3_Init+0x110>)
 8001432:	2203      	movs	r2, #3
 8001434:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001436:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <MX_ADC3_Init+0x110>)
 8001438:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800143c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800143e:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <MX_ADC3_Init+0x110>)
 8001440:	2200      	movs	r2, #0
 8001442:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8001444:	4b29      	ldr	r3, [pc, #164]	; (80014ec <MX_ADC3_Init+0x110>)
 8001446:	2200      	movs	r2, #0
 8001448:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800144c:	4827      	ldr	r0, [pc, #156]	; (80014ec <MX_ADC3_Init+0x110>)
 800144e:	f002 fe37 	bl	80040c0 <HAL_ADC_Init>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_ADC3_Init+0x80>
  {
    Error_Handler();
 8001458:	f001 fc64 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800145c:	4b25      	ldr	r3, [pc, #148]	; (80014f4 <MX_ADC3_Init+0x118>)
 800145e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001460:	2306      	movs	r3, #6
 8001462:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8001464:	2307      	movs	r3, #7
 8001466:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001468:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800146c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800146e:	2304      	movs	r3, #4
 8001470:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	4619      	mov	r1, r3
 800147e:	481b      	ldr	r0, [pc, #108]	; (80014ec <MX_ADC3_Init+0x110>)
 8001480:	f003 f8a2 	bl	80045c8 <HAL_ADC_ConfigChannel>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 800148a:	f001 fc4b 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800148e:	4b1a      	ldr	r3, [pc, #104]	; (80014f8 <MX_ADC3_Init+0x11c>)
 8001490:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001492:	230c      	movs	r3, #12
 8001494:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	4619      	mov	r1, r3
 800149a:	4814      	ldr	r0, [pc, #80]	; (80014ec <MX_ADC3_Init+0x110>)
 800149c:	f003 f894 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_ADC3_Init+0xce>
  {
    Error_Handler();
 80014a6:	f001 fc3d 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014aa:	2301      	movs	r3, #1
 80014ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014ae:	2312      	movs	r3, #18
 80014b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	4619      	mov	r1, r3
 80014b6:	480d      	ldr	r0, [pc, #52]	; (80014ec <MX_ADC3_Init+0x110>)
 80014b8:	f003 f886 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 80014c2:	f001 fc2f 	bl	8002d24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014c6:	4b0d      	ldr	r3, [pc, #52]	; (80014fc <MX_ADC3_Init+0x120>)
 80014c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80014ca:	2318      	movs	r3, #24
 80014cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80014ce:	1d3b      	adds	r3, r7, #4
 80014d0:	4619      	mov	r1, r3
 80014d2:	4806      	ldr	r0, [pc, #24]	; (80014ec <MX_ADC3_Init+0x110>)
 80014d4:	f003 f878 	bl	80045c8 <HAL_ADC_ConfigChannel>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_ADC3_Init+0x106>
  {
    Error_Handler();
 80014de:	f001 fc21 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	240001a0 	.word	0x240001a0
 80014f0:	58026000 	.word	0x58026000
 80014f4:	cb840000 	.word	0xcb840000
 80014f8:	cfb80000 	.word	0xcfb80000
 80014fc:	04300002 	.word	0x04300002

08001500 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	; 0x28
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	2224      	movs	r2, #36	; 0x24
 800150a:	2100      	movs	r1, #0
 800150c:	4618      	mov	r0, r3
 800150e:	f015 f92d 	bl	801676c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <MX_DAC1_Init+0x5c>)
 8001514:	4a12      	ldr	r2, [pc, #72]	; (8001560 <MX_DAC1_Init+0x60>)
 8001516:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001518:	4810      	ldr	r0, [pc, #64]	; (800155c <MX_DAC1_Init+0x5c>)
 800151a:	f004 f8b7 	bl	800568c <HAL_DAC_Init>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001524:	f001 fbfe 	bl	8002d24 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800152c:	230a      	movs	r3, #10
 800152e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001534:	2301      	movs	r3, #1
 8001536:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	2200      	movs	r2, #0
 8001540:	4619      	mov	r1, r3
 8001542:	4806      	ldr	r0, [pc, #24]	; (800155c <MX_DAC1_Init+0x5c>)
 8001544:	f004 fad2 	bl	8005aec <HAL_DAC_ConfigChannel>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800154e:	f001 fbe9 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	3728      	adds	r7, #40	; 0x28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	240002f4 	.word	0x240002f4
 8001560:	40007400 	.word	0x40007400

08001564 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001568:	4b1c      	ldr	r3, [pc, #112]	; (80015dc <MX_I2C1_Init+0x78>)
 800156a:	4a1d      	ldr	r2, [pc, #116]	; (80015e0 <MX_I2C1_Init+0x7c>)
 800156c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0020081F;
 800156e:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <MX_I2C1_Init+0x78>)
 8001570:	4a1c      	ldr	r2, [pc, #112]	; (80015e4 <MX_I2C1_Init+0x80>)
 8001572:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001574:	4b19      	ldr	r3, [pc, #100]	; (80015dc <MX_I2C1_Init+0x78>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800157a:	4b18      	ldr	r3, [pc, #96]	; (80015dc <MX_I2C1_Init+0x78>)
 800157c:	2201      	movs	r2, #1
 800157e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001580:	4b16      	ldr	r3, [pc, #88]	; (80015dc <MX_I2C1_Init+0x78>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001586:	4b15      	ldr	r3, [pc, #84]	; (80015dc <MX_I2C1_Init+0x78>)
 8001588:	2200      	movs	r2, #0
 800158a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800158c:	4b13      	ldr	r3, [pc, #76]	; (80015dc <MX_I2C1_Init+0x78>)
 800158e:	2200      	movs	r2, #0
 8001590:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001592:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_I2C1_Init+0x78>)
 8001594:	2200      	movs	r2, #0
 8001596:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <MX_I2C1_Init+0x78>)
 800159a:	2200      	movs	r2, #0
 800159c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800159e:	480f      	ldr	r0, [pc, #60]	; (80015dc <MX_I2C1_Init+0x78>)
 80015a0:	f007 fca4 	bl	8008eec <HAL_I2C_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80015aa:	f001 fbbb 	bl	8002d24 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015ae:	2100      	movs	r1, #0
 80015b0:	480a      	ldr	r0, [pc, #40]	; (80015dc <MX_I2C1_Init+0x78>)
 80015b2:	f008 f9eb 	bl	800998c <HAL_I2CEx_ConfigAnalogFilter>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80015bc:	f001 fbb2 	bl	8002d24 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015c0:	2100      	movs	r1, #0
 80015c2:	4806      	ldr	r0, [pc, #24]	; (80015dc <MX_I2C1_Init+0x78>)
 80015c4:	f008 fa2d 	bl	8009a22 <HAL_I2CEx_ConfigDigitalFilter>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80015ce:	f001 fba9 	bl	8002d24 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 80015d2:	2001      	movs	r0, #1
 80015d4:	f008 fa72 	bl	8009abc <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	24000380 	.word	0x24000380
 80015e0:	40005400 	.word	0x40005400
 80015e4:	0020081f 	.word	0x0020081f

080015e8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80015fc:	2300      	movs	r3, #0
 80015fe:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001600:	4b26      	ldr	r3, [pc, #152]	; (800169c <MX_RTC_Init+0xb4>)
 8001602:	4a27      	ldr	r2, [pc, #156]	; (80016a0 <MX_RTC_Init+0xb8>)
 8001604:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001606:	4b25      	ldr	r3, [pc, #148]	; (800169c <MX_RTC_Init+0xb4>)
 8001608:	2200      	movs	r2, #0
 800160a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 100-1;
 800160c:	4b23      	ldr	r3, [pc, #140]	; (800169c <MX_RTC_Init+0xb4>)
 800160e:	2263      	movs	r2, #99	; 0x63
 8001610:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 10000-1;
 8001612:	4b22      	ldr	r3, [pc, #136]	; (800169c <MX_RTC_Init+0xb4>)
 8001614:	f242 720f 	movw	r2, #9999	; 0x270f
 8001618:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800161a:	4b20      	ldr	r3, [pc, #128]	; (800169c <MX_RTC_Init+0xb4>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001620:	4b1e      	ldr	r3, [pc, #120]	; (800169c <MX_RTC_Init+0xb4>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001626:	4b1d      	ldr	r3, [pc, #116]	; (800169c <MX_RTC_Init+0xb4>)
 8001628:	2200      	movs	r2, #0
 800162a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <MX_RTC_Init+0xb4>)
 800162e:	2200      	movs	r2, #0
 8001630:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001632:	481a      	ldr	r0, [pc, #104]	; (800169c <MX_RTC_Init+0xb4>)
 8001634:	f00c f802 	bl	800d63c <HAL_RTC_Init>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800163e:	f001 fb71 	bl	8002d24 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001642:	2300      	movs	r3, #0
 8001644:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001646:	2300      	movs	r3, #0
 8001648:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800164a:	2300      	movs	r3, #0
 800164c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001652:	2300      	movs	r3, #0
 8001654:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	2201      	movs	r2, #1
 800165a:	4619      	mov	r1, r3
 800165c:	480f      	ldr	r0, [pc, #60]	; (800169c <MX_RTC_Init+0xb4>)
 800165e:	f00c f86f 	bl	800d740 <HAL_RTC_SetTime>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8001668:	f001 fb5c 	bl	8002d24 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800166c:	2301      	movs	r3, #1
 800166e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001670:	2301      	movs	r3, #1
 8001672:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001674:	2301      	movs	r3, #1
 8001676:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001678:	2300      	movs	r3, #0
 800167a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800167c:	463b      	mov	r3, r7
 800167e:	2201      	movs	r2, #1
 8001680:	4619      	mov	r1, r3
 8001682:	4806      	ldr	r0, [pc, #24]	; (800169c <MX_RTC_Init+0xb4>)
 8001684:	f00c f956 	bl	800d934 <HAL_RTC_SetDate>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 800168e:	f001 fb49 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001692:	bf00      	nop
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	240003d4 	.word	0x240003d4
 80016a0:	58004000 	.word	0x58004000

080016a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016a8:	4b28      	ldr	r3, [pc, #160]	; (800174c <MX_SPI1_Init+0xa8>)
 80016aa:	4a29      	ldr	r2, [pc, #164]	; (8001750 <MX_SPI1_Init+0xac>)
 80016ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016ae:	4b27      	ldr	r3, [pc, #156]	; (800174c <MX_SPI1_Init+0xa8>)
 80016b0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80016b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80016b6:	4b25      	ldr	r3, [pc, #148]	; (800174c <MX_SPI1_Init+0xa8>)
 80016b8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80016bc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80016be:	4b23      	ldr	r3, [pc, #140]	; (800174c <MX_SPI1_Init+0xa8>)
 80016c0:	220f      	movs	r2, #15
 80016c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016c4:	4b21      	ldr	r3, [pc, #132]	; (800174c <MX_SPI1_Init+0xa8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ca:	4b20      	ldr	r3, [pc, #128]	; (800174c <MX_SPI1_Init+0xa8>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016d0:	4b1e      	ldr	r3, [pc, #120]	; (800174c <MX_SPI1_Init+0xa8>)
 80016d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80016d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80016d8:	4b1c      	ldr	r3, [pc, #112]	; (800174c <MX_SPI1_Init+0xa8>)
 80016da:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80016de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016e0:	4b1a      	ldr	r3, [pc, #104]	; (800174c <MX_SPI1_Init+0xa8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016e6:	4b19      	ldr	r3, [pc, #100]	; (800174c <MX_SPI1_Init+0xa8>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ec:	4b17      	ldr	r3, [pc, #92]	; (800174c <MX_SPI1_Init+0xa8>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80016f2:	4b16      	ldr	r3, [pc, #88]	; (800174c <MX_SPI1_Init+0xa8>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80016f8:	4b14      	ldr	r3, [pc, #80]	; (800174c <MX_SPI1_Init+0xa8>)
 80016fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016fe:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001700:	4b12      	ldr	r3, [pc, #72]	; (800174c <MX_SPI1_Init+0xa8>)
 8001702:	2200      	movs	r2, #0
 8001704:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001706:	4b11      	ldr	r3, [pc, #68]	; (800174c <MX_SPI1_Init+0xa8>)
 8001708:	2200      	movs	r2, #0
 800170a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800170c:	4b0f      	ldr	r3, [pc, #60]	; (800174c <MX_SPI1_Init+0xa8>)
 800170e:	2200      	movs	r2, #0
 8001710:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001712:	4b0e      	ldr	r3, [pc, #56]	; (800174c <MX_SPI1_Init+0xa8>)
 8001714:	2200      	movs	r2, #0
 8001716:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001718:	4b0c      	ldr	r3, [pc, #48]	; (800174c <MX_SPI1_Init+0xa8>)
 800171a:	2200      	movs	r2, #0
 800171c:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800171e:	4b0b      	ldr	r3, [pc, #44]	; (800174c <MX_SPI1_Init+0xa8>)
 8001720:	2200      	movs	r2, #0
 8001722:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001724:	4b09      	ldr	r3, [pc, #36]	; (800174c <MX_SPI1_Init+0xa8>)
 8001726:	2200      	movs	r2, #0
 8001728:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800172a:	4b08      	ldr	r3, [pc, #32]	; (800174c <MX_SPI1_Init+0xa8>)
 800172c:	2200      	movs	r2, #0
 800172e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <MX_SPI1_Init+0xa8>)
 8001732:	2200      	movs	r2, #0
 8001734:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001736:	4805      	ldr	r0, [pc, #20]	; (800174c <MX_SPI1_Init+0xa8>)
 8001738:	f00c faa2 	bl	800dc80 <HAL_SPI_Init>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8001742:	f001 faef 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	240003f8 	.word	0x240003f8
 8001750:	40013000 	.word	0x40013000

08001754 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001758:	4b28      	ldr	r3, [pc, #160]	; (80017fc <MX_SPI2_Init+0xa8>)
 800175a:	4a29      	ldr	r2, [pc, #164]	; (8001800 <MX_SPI2_Init+0xac>)
 800175c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800175e:	4b27      	ldr	r3, [pc, #156]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001760:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001764:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001766:	4b25      	ldr	r3, [pc, #148]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001768:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800176c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800176e:	4b23      	ldr	r3, [pc, #140]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001770:	220f      	movs	r2, #15
 8001772:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001774:	4b21      	ldr	r3, [pc, #132]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001776:	2200      	movs	r2, #0
 8001778:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800177a:	4b20      	ldr	r3, [pc, #128]	; (80017fc <MX_SPI2_Init+0xa8>)
 800177c:	2200      	movs	r2, #0
 800177e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001780:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001782:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001786:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001788:	4b1c      	ldr	r3, [pc, #112]	; (80017fc <MX_SPI2_Init+0xa8>)
 800178a:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 800178e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001790:	4b1a      	ldr	r3, [pc, #104]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001792:	2200      	movs	r2, #0
 8001794:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001796:	4b19      	ldr	r3, [pc, #100]	; (80017fc <MX_SPI2_Init+0xa8>)
 8001798:	2200      	movs	r2, #0
 800179a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800179c:	4b17      	ldr	r3, [pc, #92]	; (80017fc <MX_SPI2_Init+0xa8>)
 800179e:	2200      	movs	r2, #0
 80017a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80017a2:	4b16      	ldr	r3, [pc, #88]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017ae:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017b0:	4b12      	ldr	r3, [pc, #72]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017be:	2200      	movs	r2, #0
 80017c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017dc:	2200      	movs	r2, #0
 80017de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <MX_SPI2_Init+0xa8>)
 80017e8:	f00c fa4a 	bl	800dc80 <HAL_SPI_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 80017f2:	f001 fa97 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	24000480 	.word	0x24000480
 8001800:	40003800 	.word	0x40003800

08001804 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b09a      	sub	sp, #104	; 0x68
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800180a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	609a      	str	r2, [r3, #8]
 8001816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001818:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001824:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
 8001834:	615a      	str	r2, [r3, #20]
 8001836:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	222c      	movs	r2, #44	; 0x2c
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f014 ff94 	bl	801676c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001844:	4b43      	ldr	r3, [pc, #268]	; (8001954 <MX_TIM1_Init+0x150>)
 8001846:	4a44      	ldr	r2, [pc, #272]	; (8001958 <MX_TIM1_Init+0x154>)
 8001848:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 800184a:	4b42      	ldr	r3, [pc, #264]	; (8001954 <MX_TIM1_Init+0x150>)
 800184c:	2231      	movs	r2, #49	; 0x31
 800184e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001850:	4b40      	ldr	r3, [pc, #256]	; (8001954 <MX_TIM1_Init+0x150>)
 8001852:	2200      	movs	r2, #0
 8001854:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62500-1;
 8001856:	4b3f      	ldr	r3, [pc, #252]	; (8001954 <MX_TIM1_Init+0x150>)
 8001858:	f24f 4223 	movw	r2, #62499	; 0xf423
 800185c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800185e:	4b3d      	ldr	r3, [pc, #244]	; (8001954 <MX_TIM1_Init+0x150>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001864:	4b3b      	ldr	r3, [pc, #236]	; (8001954 <MX_TIM1_Init+0x150>)
 8001866:	2200      	movs	r2, #0
 8001868:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800186a:	4b3a      	ldr	r3, [pc, #232]	; (8001954 <MX_TIM1_Init+0x150>)
 800186c:	2200      	movs	r2, #0
 800186e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001870:	4838      	ldr	r0, [pc, #224]	; (8001954 <MX_TIM1_Init+0x150>)
 8001872:	f00c fe56 	bl	800e522 <HAL_TIM_Base_Init>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800187c:	f001 fa52 	bl	8002d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001880:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001884:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001886:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800188a:	4619      	mov	r1, r3
 800188c:	4831      	ldr	r0, [pc, #196]	; (8001954 <MX_TIM1_Init+0x150>)
 800188e:	f00d fbd1 	bl	800f034 <HAL_TIM_ConfigClockSource>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001898:	f001 fa44 	bl	8002d24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800189c:	482d      	ldr	r0, [pc, #180]	; (8001954 <MX_TIM1_Init+0x150>)
 800189e:	f00d f94d 	bl	800eb3c <HAL_TIM_PWM_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80018a8:	f001 fa3c 	bl	8002d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ac:	2300      	movs	r3, #0
 80018ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80018b0:	2300      	movs	r3, #0
 80018b2:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018bc:	4619      	mov	r1, r3
 80018be:	4825      	ldr	r0, [pc, #148]	; (8001954 <MX_TIM1_Init+0x150>)
 80018c0:	f00e f90e 	bl	800fae0 <HAL_TIMEx_MasterConfigSynchronization>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80018ca:	f001 fa2b 	bl	8002d24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ce:	2360      	movs	r3, #96	; 0x60
 80018d0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018d6:	2300      	movs	r3, #0
 80018d8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018da:	2300      	movs	r3, #0
 80018dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018e6:	2300      	movs	r3, #0
 80018e8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018ee:	2200      	movs	r2, #0
 80018f0:	4619      	mov	r1, r3
 80018f2:	4818      	ldr	r0, [pc, #96]	; (8001954 <MX_TIM1_Init+0x150>)
 80018f4:	f00d fa8a 	bl	800ee0c <HAL_TIM_PWM_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80018fe:	f001 fa11 	bl	8002d24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001916:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800191a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800191c:	2300      	movs	r3, #0
 800191e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001920:	2300      	movs	r3, #0
 8001922:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001924:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001928:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	4619      	mov	r1, r3
 8001936:	4807      	ldr	r0, [pc, #28]	; (8001954 <MX_TIM1_Init+0x150>)
 8001938:	f00e f960 	bl	800fbfc <HAL_TIMEx_ConfigBreakDeadTime>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001942:	f001 f9ef 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001946:	4803      	ldr	r0, [pc, #12]	; (8001954 <MX_TIM1_Init+0x150>)
 8001948:	f001 fd9c 	bl	8003484 <HAL_TIM_MspPostInit>

}
 800194c:	bf00      	nop
 800194e:	3768      	adds	r7, #104	; 0x68
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	24000508 	.word	0x24000508
 8001958:	40010000 	.word	0x40010000

0800195c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b08e      	sub	sp, #56	; 0x38
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001962:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001970:	f107 031c 	add.w	r3, r7, #28
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800197c:	463b      	mov	r3, r7
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	609a      	str	r2, [r3, #8]
 8001986:	60da      	str	r2, [r3, #12]
 8001988:	611a      	str	r2, [r3, #16]
 800198a:	615a      	str	r2, [r3, #20]
 800198c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800198e:	4b2d      	ldr	r3, [pc, #180]	; (8001a44 <MX_TIM2_Init+0xe8>)
 8001990:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001994:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8001996:	4b2b      	ldr	r3, [pc, #172]	; (8001a44 <MX_TIM2_Init+0xe8>)
 8001998:	2231      	movs	r2, #49	; 0x31
 800199a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800199c:	4b29      	ldr	r3, [pc, #164]	; (8001a44 <MX_TIM2_Init+0xe8>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3125-1;
 80019a2:	4b28      	ldr	r3, [pc, #160]	; (8001a44 <MX_TIM2_Init+0xe8>)
 80019a4:	f640 4234 	movw	r2, #3124	; 0xc34
 80019a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019aa:	4b26      	ldr	r3, [pc, #152]	; (8001a44 <MX_TIM2_Init+0xe8>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019b0:	4b24      	ldr	r3, [pc, #144]	; (8001a44 <MX_TIM2_Init+0xe8>)
 80019b2:	2280      	movs	r2, #128	; 0x80
 80019b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019b6:	4823      	ldr	r0, [pc, #140]	; (8001a44 <MX_TIM2_Init+0xe8>)
 80019b8:	f00c fdb3 	bl	800e522 <HAL_TIM_Base_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80019c2:	f001 f9af 	bl	8002d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d0:	4619      	mov	r1, r3
 80019d2:	481c      	ldr	r0, [pc, #112]	; (8001a44 <MX_TIM2_Init+0xe8>)
 80019d4:	f00d fb2e 	bl	800f034 <HAL_TIM_ConfigClockSource>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80019de:	f001 f9a1 	bl	8002d24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019e2:	4818      	ldr	r0, [pc, #96]	; (8001a44 <MX_TIM2_Init+0xe8>)
 80019e4:	f00d f8aa 	bl	800eb3c <HAL_TIM_PWM_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80019ee:	f001 f999 	bl	8002d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019f2:	2320      	movs	r3, #32
 80019f4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f6:	2300      	movs	r3, #0
 80019f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019fa:	f107 031c 	add.w	r3, r7, #28
 80019fe:	4619      	mov	r1, r3
 8001a00:	4810      	ldr	r0, [pc, #64]	; (8001a44 <MX_TIM2_Init+0xe8>)
 8001a02:	f00e f86d 	bl	800fae0 <HAL_TIMEx_MasterConfigSynchronization>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001a0c:	f001 f98a 	bl	8002d24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a10:	2360      	movs	r3, #96	; 0x60
 8001a12:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a20:	463b      	mov	r3, r7
 8001a22:	220c      	movs	r2, #12
 8001a24:	4619      	mov	r1, r3
 8001a26:	4807      	ldr	r0, [pc, #28]	; (8001a44 <MX_TIM2_Init+0xe8>)
 8001a28:	f00d f9f0 	bl	800ee0c <HAL_TIM_PWM_ConfigChannel>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001a32:	f001 f977 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a36:	4803      	ldr	r0, [pc, #12]	; (8001a44 <MX_TIM2_Init+0xe8>)
 8001a38:	f001 fd24 	bl	8003484 <HAL_TIM_MspPostInit>

}
 8001a3c:	bf00      	nop
 8001a3e:	3738      	adds	r7, #56	; 0x38
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	24000554 	.word	0x24000554

08001a48 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b088      	sub	sp, #32
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a4e:	f107 0310 	add.w	r3, r7, #16
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a66:	4b1e      	ldr	r3, [pc, #120]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a68:	4a1e      	ldr	r2, [pc, #120]	; (8001ae4 <MX_TIM3_Init+0x9c>)
 8001a6a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000-1;
 8001a6c:	4b1c      	ldr	r3, [pc, #112]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a6e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001a72:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a74:	4b1a      	ldr	r3, [pc, #104]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 8001a7a:	4b19      	ldr	r3, [pc, #100]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a7c:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001a80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a82:	4b17      	ldr	r3, [pc, #92]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a88:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a8e:	4814      	ldr	r0, [pc, #80]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001a90:	f00c fd47 	bl	800e522 <HAL_TIM_Base_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001a9a:	f001 f943 	bl	8002d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aa2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001aa4:	f107 0310 	add.w	r3, r7, #16
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	480d      	ldr	r0, [pc, #52]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001aac:	f00d fac2 	bl	800f034 <HAL_TIM_ConfigClockSource>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001ab6:	f001 f935 	bl	8002d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aba:	2300      	movs	r3, #0
 8001abc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4806      	ldr	r0, [pc, #24]	; (8001ae0 <MX_TIM3_Init+0x98>)
 8001ac8:	f00e f80a 	bl	800fae0 <HAL_TIMEx_MasterConfigSynchronization>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001ad2:	f001 f927 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ad6:	bf00      	nop
 8001ad8:	3720      	adds	r7, #32
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	240005a0 	.word	0x240005a0
 8001ae4:	40000400 	.word	0x40000400

08001ae8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aee:	f107 0310 	add.w	r3, r7, #16
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	605a      	str	r2, [r3, #4]
 8001af8:	609a      	str	r2, [r3, #8]
 8001afa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b06:	4b1d      	ldr	r3, [pc, #116]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b08:	4a1d      	ldr	r2, [pc, #116]	; (8001b80 <MX_TIM4_Init+0x98>)
 8001b0a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100-1;
 8001b0c:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b0e:	2263      	movs	r2, #99	; 0x63
 8001b10:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b12:	4b1a      	ldr	r3, [pc, #104]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000-1;
 8001b18:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b1a:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001b1e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b20:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b2c:	4813      	ldr	r0, [pc, #76]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b2e:	f00c fcf8 	bl	800e522 <HAL_TIM_Base_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001b38:	f001 f8f4 	bl	8002d24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b42:	f107 0310 	add.w	r3, r7, #16
 8001b46:	4619      	mov	r1, r3
 8001b48:	480c      	ldr	r0, [pc, #48]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b4a:	f00d fa73 	bl	800f034 <HAL_TIM_ConfigClockSource>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001b54:	f001 f8e6 	bl	8002d24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	; (8001b7c <MX_TIM4_Init+0x94>)
 8001b66:	f00d ffbb 	bl	800fae0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001b70:	f001 f8d8 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b74:	bf00      	nop
 8001b76:	3720      	adds	r7, #32
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	240005ec 	.word	0x240005ec
 8001b80:	40000800 	.word	0x40000800

08001b84 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b88:	4b30      	ldr	r3, [pc, #192]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001b8a:	4a31      	ldr	r2, [pc, #196]	; (8001c50 <MX_USART1_UART_Init+0xcc>)
 8001b8c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 8001b8e:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001b90:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 8001b94:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b96:	4b2d      	ldr	r3, [pc, #180]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b9c:	4b2b      	ldr	r3, [pc, #172]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ba2:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ba8:	4b28      	ldr	r3, [pc, #160]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001baa:	220c      	movs	r2, #12
 8001bac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bae:	4b27      	ldr	r3, [pc, #156]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	4b25      	ldr	r3, [pc, #148]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bba:	4b24      	ldr	r3, [pc, #144]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001bc0:	4b22      	ldr	r3, [pc, #136]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc6:	4b21      	ldr	r3, [pc, #132]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bcc:	481f      	ldr	r0, [pc, #124]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bce:	f00e f8b1 	bl	800fd34 <HAL_UART_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001bd8:	f001 f8a4 	bl	8002d24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bdc:	2100      	movs	r1, #0
 8001bde:	481b      	ldr	r0, [pc, #108]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001be0:	f010 ff51 	bl	8012a86 <HAL_UARTEx_SetTxFifoThreshold>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001bea:	f001 f89b 	bl	8002d24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4816      	ldr	r0, [pc, #88]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001bf2:	f010 ff86 	bl	8012b02 <HAL_UARTEx_SetRxFifoThreshold>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001bfc:	f001 f892 	bl	8002d24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001c00:	4812      	ldr	r0, [pc, #72]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c02:	f010 ff07 	bl	8012a14 <HAL_UARTEx_DisableFifoMode>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001c0c:	f001 f88a 	bl	8002d24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
	/* Set the RXFIFO threshold */
	HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_4);
 8001c10:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c14:	480d      	ldr	r0, [pc, #52]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c16:	f010 ff74 	bl	8012b02 <HAL_UARTEx_SetRxFifoThreshold>

	/* Enable the FIFO mode */
	HAL_UARTEx_EnableFifoMode(&huart1);
 8001c1a:	480c      	ldr	r0, [pc, #48]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c1c:	f010 febf 	bl	801299e <HAL_UARTEx_EnableFifoMode>

	/* Enable MCU wakeup by UART */
	HAL_UARTEx_EnableStopMode(&huart1);
 8001c20:	480a      	ldr	r0, [pc, #40]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c22:	f010 fe89 	bl	8012938 <HAL_UARTEx_EnableStopMode>

	/* Enable the UART RX FIFO threshold interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXFT);
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c34:	609a      	str	r2, [r3, #8]

	/* Enable the UART wakeup from stop mode interrupt */
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8001c36:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689a      	ldr	r2, [r3, #8]
 8001c3c:	4b03      	ldr	r3, [pc, #12]	; (8001c4c <MX_USART1_UART_Init+0xc8>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001c44:	609a      	str	r2, [r3, #8]

	/* Put UART peripheral in reception process */
//	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
  /* USER CODE END USART1_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	24000638 	.word	0x24000638
 8001c50:	40011000 	.word	0x40011000

08001c54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c5a:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <MX_DMA_Init+0x6c>)
 8001c5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001c60:	4a17      	ldr	r2, [pc, #92]	; (8001cc0 <MX_DMA_Init+0x6c>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <MX_DMA_Init+0x6c>)
 8001c6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	2105      	movs	r1, #5
 8001c7c:	200b      	movs	r0, #11
 8001c7e:	f003 fcdd 	bl	800563c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001c82:	200b      	movs	r0, #11
 8001c84:	f003 fcf4 	bl	8005670 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2105      	movs	r1, #5
 8001c8c:	200c      	movs	r0, #12
 8001c8e:	f003 fcd5 	bl	800563c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c92:	200c      	movs	r0, #12
 8001c94:	f003 fcec 	bl	8005670 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2105      	movs	r1, #5
 8001c9c:	200d      	movs	r0, #13
 8001c9e:	f003 fccd 	bl	800563c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001ca2:	200d      	movs	r0, #13
 8001ca4:	f003 fce4 	bl	8005670 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	2105      	movs	r1, #5
 8001cac:	2010      	movs	r0, #16
 8001cae:	f003 fcc5 	bl	800563c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001cb2:	2010      	movs	r0, #16
 8001cb4:	f003 fcdc 	bl	8005670 <HAL_NVIC_EnableIRQ>

}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	58024400 	.word	0x58024400

08001cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	; 0x28
 8001cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
 8001cd8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	4b34      	ldr	r3, [pc, #208]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ce0:	4a32      	ldr	r2, [pc, #200]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001ce2:	f043 0304 	orr.w	r3, r3, #4
 8001ce6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cea:	4b30      	ldr	r3, [pc, #192]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	613b      	str	r3, [r7, #16]
 8001cf6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cf8:	4b2c      	ldr	r3, [pc, #176]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001cfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cfe:	4a2b      	ldr	r2, [pc, #172]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d08:	4b28      	ldr	r3, [pc, #160]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	4b25      	ldr	r3, [pc, #148]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d1c:	4a23      	ldr	r2, [pc, #140]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d1e:	f043 0301 	orr.w	r3, r3, #1
 8001d22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d26:	4b21      	ldr	r3, [pc, #132]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	60bb      	str	r3, [r7, #8]
 8001d32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d3a:	4a1c      	ldr	r2, [pc, #112]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <MX_GPIO_Init+0xe8>)
 8001d46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 511f 	mov.w	r1, #10176	; 0x27c0
 8001d58:	4815      	ldr	r0, [pc, #84]	; (8001db0 <MX_GPIO_Init+0xec>)
 8001d5a:	f007 f8ad 	bl	8008eb8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2164      	movs	r1, #100	; 0x64
 8001d62:	4814      	ldr	r0, [pc, #80]	; (8001db4 <MX_GPIO_Init+0xf0>)
 8001d64:	f007 f8a8 	bl	8008eb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001d68:	f44f 531f 	mov.w	r3, #10176	; 0x27c0
 8001d6c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7a:	f107 0314 	add.w	r3, r7, #20
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480b      	ldr	r0, [pc, #44]	; (8001db0 <MX_GPIO_Init+0xec>)
 8001d82:	f006 fed1 	bl	8008b28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001d86:	2364      	movs	r3, #100	; 0x64
 8001d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 0314 	add.w	r3, r7, #20
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_GPIO_Init+0xf0>)
 8001d9e:	f006 fec3 	bl	8008b28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001da2:	bf00      	nop
 8001da4:	3728      	adds	r7, #40	; 0x28
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	58024400 	.word	0x58024400
 8001db0:	58020800 	.word	0x58020800
 8001db4:	58020400 	.word	0x58020400

08001db8 <poll_i2c_sensor>:
 * and reads the temperature value.
 *
 * @param TEMP_ADDR The I2C address of the temperature sensor.
 * @return The temperature reading from the sensor, or an error code.
 */
int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af02      	add	r7, sp, #8
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	71fb      	strb	r3, [r7, #7]
	int16_t output;
	uint8_t buf[2];
	HAL_StatusTypeDef ret;
	buf[0] = REG_TEMP;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	723b      	strb	r3, [r7, #8]
	ret = HAL_I2C_Master_Transmit(&hi2c1, TEMP_ADDR, buf, 1, 1000);
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	b299      	uxth	r1, r3
 8001dca:	f107 0208 	add.w	r2, r7, #8
 8001dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	4817      	ldr	r0, [pc, #92]	; (8001e34 <poll_i2c_sensor+0x7c>)
 8001dd8:	f007 f924 	bl	8009024 <HAL_I2C_Master_Transmit>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	737b      	strb	r3, [r7, #13]
	if (ret != HAL_OK) {
 8001de0:	7b7b      	ldrb	r3, [r7, #13]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <poll_i2c_sensor+0x36>
		printf("I2C TX Error\n");
 8001de6:	4814      	ldr	r0, [pc, #80]	; (8001e38 <poll_i2c_sensor+0x80>)
 8001de8:	f014 fe16 	bl	8016a18 <puts>
 8001dec:	e01c      	b.n	8001e28 <poll_i2c_sensor+0x70>
	} else {
		/* Read 2 bytes from the temperature register */
		ret = HAL_I2C_Master_Receive(&hi2c1, TEMP_ADDR, buf, 2, 1000);
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	b299      	uxth	r1, r3
 8001df2:	f107 0208 	add.w	r2, r7, #8
 8001df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	480d      	ldr	r0, [pc, #52]	; (8001e34 <poll_i2c_sensor+0x7c>)
 8001e00:	f007 fa28 	bl	8009254 <HAL_I2C_Master_Receive>
 8001e04:	4603      	mov	r3, r0
 8001e06:	737b      	strb	r3, [r7, #13]
		if (ret != HAL_OK) {
 8001e08:	7b7b      	ldrb	r3, [r7, #13]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <poll_i2c_sensor+0x5e>
			printf("I2C RX Error\n");
 8001e0e:	480b      	ldr	r0, [pc, #44]	; (8001e3c <poll_i2c_sensor+0x84>)
 8001e10:	f014 fe02 	bl	8016a18 <puts>
 8001e14:	e008      	b.n	8001e28 <poll_i2c_sensor+0x70>
		} else {
			output = (int16_t) (buf[0] << 8);
 8001e16:	7a3b      	ldrb	r3, [r7, #8]
 8001e18:	021b      	lsls	r3, r3, #8
 8001e1a:	81fb      	strh	r3, [r7, #14]
			output = (output | buf[1]) >> 3;
 8001e1c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e20:	7a7a      	ldrb	r2, [r7, #9]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	10db      	asrs	r3, r3, #3
 8001e26:	81fb      	strh	r3, [r7, #14]
		}
	}
	return output;
 8001e28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	24000380 	.word	0x24000380
 8001e38:	080173d8 	.word	0x080173d8
 8001e3c:	080173e8 	.word	0x080173e8

08001e40 <receive_pmt_spi>:
 * in the provided buffer.
 *
 * @param spi_handle The handle to the SPI device.
 * @param buffer The buffer to store the received data.
 */
void receive_pmt_spi(uint8_t *buffer) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi1, (uint8_t*) spi_raw_data, 1, 1);
 8001e48:	f107 010c 	add.w	r1, r7, #12
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	2201      	movs	r2, #1
 8001e50:	480c      	ldr	r0, [pc, #48]	; (8001e84 <receive_pmt_spi+0x44>)
 8001e52:	f00c f839 	bl	800dec8 <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 8001e56:	2300      	movs	r3, #0
 8001e58:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8001e5a:	7b7b      	ldrb	r3, [r7, #13]
 8001e5c:	73bb      	strb	r3, [r7, #14]

	hspi1.Instance->CR1 |= 1 << 10;
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <receive_pmt_spi+0x44>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <receive_pmt_spi+0x44>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e6c:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	7bba      	ldrb	r2, [r7, #14]
 8001e72:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3301      	adds	r3, #1
 8001e78:	7bfa      	ldrb	r2, [r7, #15]
 8001e7a:	701a      	strb	r2, [r3, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	240003f8 	.word	0x240003f8

08001e88 <receive_erpa_spi>:
 * in the provided buffer.
 *
 * @param spi_handle The handle to the SPI device.
 * @param buffer The buffer to store the received data.
 */
void receive_erpa_spi(uint8_t *buffer) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
	uint8_t spi_raw_data[2];
	uint8_t spi_MSB;
	uint8_t spi_LSB;

	HAL_SPI_Receive(&hspi2, (uint8_t*) spi_raw_data, 1, 100);
 8001e90:	f107 010c 	add.w	r1, r7, #12
 8001e94:	2364      	movs	r3, #100	; 0x64
 8001e96:	2201      	movs	r2, #1
 8001e98:	480c      	ldr	r0, [pc, #48]	; (8001ecc <receive_erpa_spi+0x44>)
 8001e9a:	f00c f815 	bl	800dec8 <HAL_SPI_Receive>

	spi_LSB = ((spi_raw_data[0] & 0xFF00) >> 8);
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	73fb      	strb	r3, [r7, #15]
	spi_MSB = (spi_raw_data[1] & 0xFF);
 8001ea2:	7b7b      	ldrb	r3, [r7, #13]
 8001ea4:	73bb      	strb	r3, [r7, #14]

	hspi2.Instance->CR1 |= 1 << 10;
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <receive_erpa_spi+0x44>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <receive_erpa_spi+0x44>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001eb4:	601a      	str	r2, [r3, #0]

	buffer[0] = spi_MSB;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	7bba      	ldrb	r2, [r7, #14]
 8001eba:	701a      	strb	r2, [r3, #0]
	buffer[1] = spi_LSB;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	7bfa      	ldrb	r2, [r7, #15]
 8001ec2:	701a      	strb	r2, [r3, #0]
}
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	24000480 	.word	0x24000480

08001ed0 <receive_erpa_adc>:
 * This function retrieves data from specific ADC channels and stores the values
 * in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC data.
 */
void receive_erpa_adc(uint16_t *buffer) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
	uint16_t PC4 = ADC1_raw_data[1];
 8001ed8:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <receive_erpa_adc+0x30>)
 8001eda:	885b      	ldrh	r3, [r3, #2]
 8001edc:	81fb      	strh	r3, [r7, #14]
	uint16_t PB0 = ADC1_raw_data[5];
 8001ede:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <receive_erpa_adc+0x30>)
 8001ee0:	895b      	ldrh	r3, [r3, #10]
 8001ee2:	81bb      	strh	r3, [r7, #12]

	buffer[0] = PC4;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	89fa      	ldrh	r2, [r7, #14]
 8001ee8:	801a      	strh	r2, [r3, #0]
	buffer[1] = PB0;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3302      	adds	r3, #2
 8001eee:	89ba      	ldrh	r2, [r7, #12]
 8001ef0:	801a      	strh	r2, [r3, #0]
}
 8001ef2:	bf00      	nop
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	24000ca0 	.word	0x24000ca0

08001f04 <receive_hk_i2c>:
 *
 * This function polls multiple I2C sensors and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received I2C sensor data.
 */
void receive_hk_i2c(int16_t *buffer) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 8001f0c:	2390      	movs	r3, #144	; 0x90
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff ff52 	bl	8001db8 <poll_i2c_sensor>
 8001f14:	4603      	mov	r3, r0
 8001f16:	81fb      	strh	r3, [r7, #14]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 8001f18:	2394      	movs	r3, #148	; 0x94
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff ff4c 	bl	8001db8 <poll_i2c_sensor>
 8001f20:	4603      	mov	r3, r0
 8001f22:	81bb      	strh	r3, [r7, #12]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 8001f24:	2392      	movs	r3, #146	; 0x92
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff ff46 	bl	8001db8 <poll_i2c_sensor>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	817b      	strh	r3, [r7, #10]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 8001f30:	2396      	movs	r3, #150	; 0x96
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff ff40 	bl	8001db8 <poll_i2c_sensor>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	813b      	strh	r3, [r7, #8]

	buffer[0] = output1;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	89fa      	ldrh	r2, [r7, #14]
 8001f40:	801a      	strh	r2, [r3, #0]
	buffer[1] = output2;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3302      	adds	r3, #2
 8001f46:	89ba      	ldrh	r2, [r7, #12]
 8001f48:	801a      	strh	r2, [r3, #0]
	buffer[2] = output3;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	897a      	ldrh	r2, [r7, #10]
 8001f50:	801a      	strh	r2, [r3, #0]
	buffer[3] = output4;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3306      	adds	r3, #6
 8001f56:	893a      	ldrh	r2, [r7, #8]
 8001f58:	801a      	strh	r2, [r3, #0]
}
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <receive_hk_adc1>:
 *
 * This function retrieves multiple ADC1 sensor data and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC1 sensor data.
 */
void receive_hk_adc1(uint16_t *buffer) {
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	; 0x24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	uint16_t PA1 = ADC1_raw_data[10];
 8001f6c:	4b21      	ldr	r3, [pc, #132]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f6e:	8a9b      	ldrh	r3, [r3, #20]
 8001f70:	83fb      	strh	r3, [r7, #30]
	uint16_t PA2 = ADC1_raw_data[8];
 8001f72:	4b20      	ldr	r3, [pc, #128]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f74:	8a1b      	ldrh	r3, [r3, #16]
 8001f76:	83bb      	strh	r3, [r7, #28]
	uint16_t PC0 = ADC1_raw_data[6];
 8001f78:	4b1e      	ldr	r3, [pc, #120]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f7a:	899b      	ldrh	r3, [r3, #12]
 8001f7c:	837b      	strh	r3, [r7, #26]
	uint16_t PA3 = ADC1_raw_data[9];
 8001f7e:	4b1d      	ldr	r3, [pc, #116]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f80:	8a5b      	ldrh	r3, [r3, #18]
 8001f82:	833b      	strh	r3, [r7, #24]
	uint16_t PB1 = ADC1_raw_data[2];
 8001f84:	4b1b      	ldr	r3, [pc, #108]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f86:	889b      	ldrh	r3, [r3, #4]
 8001f88:	82fb      	strh	r3, [r7, #22]
	uint16_t PA7 = ADC1_raw_data[3];
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f8c:	88db      	ldrh	r3, [r3, #6]
 8001f8e:	82bb      	strh	r3, [r7, #20]
	uint16_t PC1 = ADC1_raw_data[7];
 8001f90:	4b18      	ldr	r3, [pc, #96]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f92:	89db      	ldrh	r3, [r3, #14]
 8001f94:	827b      	strh	r3, [r7, #18]
	uint16_t PC5 = ADC1_raw_data[4];
 8001f96:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f98:	891b      	ldrh	r3, [r3, #8]
 8001f9a:	823b      	strh	r3, [r7, #16]
	uint16_t PA6 = ADC1_raw_data[0];
 8001f9c:	4b15      	ldr	r3, [pc, #84]	; (8001ff4 <receive_hk_adc1+0x90>)
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	81fb      	strh	r3, [r7, #14]

	buffer[0] = PA1;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	8bfa      	ldrh	r2, [r7, #30]
 8001fa6:	801a      	strh	r2, [r3, #0]
	buffer[1] = PA2;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3302      	adds	r3, #2
 8001fac:	8bba      	ldrh	r2, [r7, #28]
 8001fae:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC0;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3304      	adds	r3, #4
 8001fb4:	8b7a      	ldrh	r2, [r7, #26]
 8001fb6:	801a      	strh	r2, [r3, #0]
	buffer[3] = PA3;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3306      	adds	r3, #6
 8001fbc:	8b3a      	ldrh	r2, [r7, #24]
 8001fbe:	801a      	strh	r2, [r3, #0]
	buffer[4] = PB1;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3308      	adds	r3, #8
 8001fc4:	8afa      	ldrh	r2, [r7, #22]
 8001fc6:	801a      	strh	r2, [r3, #0]
	buffer[5] = PA7;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	330a      	adds	r3, #10
 8001fcc:	8aba      	ldrh	r2, [r7, #20]
 8001fce:	801a      	strh	r2, [r3, #0]
	buffer[6] = PC1;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	330c      	adds	r3, #12
 8001fd4:	8a7a      	ldrh	r2, [r7, #18]
 8001fd6:	801a      	strh	r2, [r3, #0]
	buffer[7] = PC5;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	330e      	adds	r3, #14
 8001fdc:	8a3a      	ldrh	r2, [r7, #16]
 8001fde:	801a      	strh	r2, [r3, #0]
	buffer[8] = PA6;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3310      	adds	r3, #16
 8001fe4:	89fa      	ldrh	r2, [r7, #14]
 8001fe6:	801a      	strh	r2, [r3, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	3724      	adds	r7, #36	; 0x24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr
 8001ff4:	24000ca0 	.word	0x24000ca0

08001ff8 <receive_hk_adc3>:
 *
 * This function retrieves specific ADC3 sensor data and stores the results in the provided buffer.
 *
 * @param buffer The buffer to store the received ADC3 sensor data.
 */
void receive_hk_adc3(uint16_t *buffer) {
 8001ff8:	b480      	push	{r7}
 8001ffa:	b085      	sub	sp, #20
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
	uint16_t vrefint = ADC3_raw_data[0];
 8002000:	4b10      	ldr	r3, [pc, #64]	; (8002044 <receive_hk_adc3+0x4c>)
 8002002:	881b      	ldrh	r3, [r3, #0]
 8002004:	81fb      	strh	r3, [r7, #14]
	uint16_t vsense = ADC3_raw_data[1];
 8002006:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <receive_hk_adc3+0x4c>)
 8002008:	885b      	ldrh	r3, [r3, #2]
 800200a:	81bb      	strh	r3, [r7, #12]
	uint16_t PC2 = ADC3_raw_data[2];
 800200c:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <receive_hk_adc3+0x4c>)
 800200e:	889b      	ldrh	r3, [r3, #4]
 8002010:	817b      	strh	r3, [r7, #10]
	uint16_t PC3 = ADC3_raw_data[3];
 8002012:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <receive_hk_adc3+0x4c>)
 8002014:	88db      	ldrh	r3, [r3, #6]
 8002016:	813b      	strh	r3, [r7, #8]

	buffer[0] = vrefint;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	89fa      	ldrh	r2, [r7, #14]
 800201c:	801a      	strh	r2, [r3, #0]
	buffer[1] = vsense;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3302      	adds	r3, #2
 8002022:	89ba      	ldrh	r2, [r7, #12]
 8002024:	801a      	strh	r2, [r3, #0]
	buffer[2] = PC2;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	3304      	adds	r3, #4
 800202a:	897a      	ldrh	r2, [r7, #10]
 800202c:	801a      	strh	r2, [r3, #0]
	buffer[3] = PC3;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3306      	adds	r3, #6
 8002032:	893a      	ldrh	r2, [r7, #8]
 8002034:	801a      	strh	r2, [r3, #0]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	24000cc0 	.word	0x24000cc0

08002048 <enterStop>:

// *********************************************************************************************************** HELPER FUNCTIONS

void enterStop(){
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0

	//flushMessageQueue();
	sendACK();
 800204c:	f000 f830 	bl	80020b0 <sendACK>

	vTaskSuspendAll();
 8002050:	f012 fe1e 	bl	8014c90 <vTaskSuspendAll>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8002054:	2101      	movs	r1, #1
 8002056:	2001      	movs	r0, #1
 8002058:	f007 fd54 	bl	8009b04 <HAL_PWR_EnterSTOPMode>
	// When MCU is triggered to wake up, it resumes right here.
	// That's why it looks like we enter stop mode and then instantly
	// configure the clock and resume tasks, but in reality the MCU
	// just stops right here.

	xTaskResumeAll();
 800205c:	f012 fe26 	bl	8014cac <xTaskResumeAll>
	SystemClock_Config();
 8002060:	f7fe ffea 	bl	8001038 <SystemClock_Config>
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}

08002068 <sync>:
	if (status != HAL_OK) {
		Error_Handler();
	}
}

void sync() {
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
	// 1. Send acknowledgement (0xFF) (This tells OBC/GUI that we have woken up)
	// 2. Wait to receive RTC generated timestamp from OBC/GUI
	// 3. Calibrate our RTC from received timestamp
	// 4. Send acknowledgement (0xFF) (This tells OBC/GUI that we have calibrated our RTC, and are now in run mode)
	sendACK();
 800206e:	f000 f81f 	bl	80020b0 <sendACK>

	uint8_t key;

	// Wait for 0xFF to be received
	HAL_UART_AbortReceive(&huart1);
 8002072:	480d      	ldr	r0, [pc, #52]	; (80020a8 <sync+0x40>)
 8002074:	f00e f8d0 	bl	8010218 <HAL_UART_AbortReceive>
	do {
		HAL_UART_Receive(&huart1, UART_RX_BUFFER, 9, 100);
 8002078:	2364      	movs	r3, #100	; 0x64
 800207a:	2209      	movs	r2, #9
 800207c:	490b      	ldr	r1, [pc, #44]	; (80020ac <sync+0x44>)
 800207e:	480a      	ldr	r0, [pc, #40]	; (80020a8 <sync+0x40>)
 8002080:	f00d ff36 	bl	800fef0 <HAL_UART_Receive>
		key = UART_RX_BUFFER[0];
 8002084:	4b09      	ldr	r3, [pc, #36]	; (80020ac <sync+0x44>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	71fb      	strb	r3, [r7, #7]
	} while (key != 0xFF);
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	2bff      	cmp	r3, #255	; 0xff
 800208e:	d1f3      	bne.n	8002078 <sync+0x10>

	//calibrateRTC(UART_RX_BUFFER);
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 8002090:	2201      	movs	r2, #1
 8002092:	4906      	ldr	r1, [pc, #24]	; (80020ac <sync+0x44>)
 8002094:	4804      	ldr	r0, [pc, #16]	; (80020a8 <sync+0x40>)
 8002096:	f00d fff3 	bl	8010080 <HAL_UART_Receive_IT>

	sendACK();
 800209a:	f000 f809 	bl	80020b0 <sendACK>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	24000638 	.word	0x24000638
 80020ac:	24000c5c 	.word	0x24000c5c

080020b0 <sendACK>:


void sendACK() {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
	static uint8_t tx_buffer[1];

	tx_buffer[0] = ACK;
 80020b4:	4b05      	ldr	r3, [pc, #20]	; (80020cc <sendACK+0x1c>)
 80020b6:	22ff      	movs	r2, #255	; 0xff
 80020b8:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, tx_buffer, 1, 100);
 80020ba:	2364      	movs	r3, #100	; 0x64
 80020bc:	2201      	movs	r2, #1
 80020be:	4903      	ldr	r1, [pc, #12]	; (80020cc <sendACK+0x1c>)
 80020c0:	4803      	ldr	r0, [pc, #12]	; (80020d0 <sendACK+0x20>)
 80020c2:	f00d fe87 	bl	800fdd4 <HAL_UART_Transmit>
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	24000cc8 	.word	0x24000cc8
 80020d0:	24000638 	.word	0x24000638

080020d4 <HAL_UART_TxCpltCallback>:

/**
 * @brief UART transmit complete callback.
 * @param huart: UART handle.
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
	tx_flag = 1;
 80020dc:	4b04      	ldr	r3, [pc, #16]	; (80020f0 <HAL_UART_TxCpltCallback+0x1c>)
 80020de:	2201      	movs	r2, #1
 80020e0:	601a      	str	r2, [r3, #0]
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	24000000 	.word	0x24000000

080020f4 <create_packet>:
 * @brief Creates a packet with given data and size.
 * @param data: Pointer to data to be copied into the packet.
 * @param size: Size of the data.
 * @return Created packet.
 */
packet_t create_packet(const uint8_t *data, uint16_t size) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b086      	sub	sp, #24
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	4613      	mov	r3, r2
 8002100:	80fb      	strh	r3, [r7, #6]
	packet_t packet;
	packet.array = (uint8_t*) malloc(size * sizeof(uint8_t));
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	4618      	mov	r0, r3
 8002106:	f014 fb13 	bl	8016730 <malloc>
 800210a:	4603      	mov	r3, r0
 800210c:	613b      	str	r3, [r7, #16]
	if (packet.array == NULL) {
		// Packet array is null somehow, should probably do something about this edge case
	}
	memcpy(packet.array, data, size);
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	88fa      	ldrh	r2, [r7, #6]
 8002112:	68b9      	ldr	r1, [r7, #8]
 8002114:	4618      	mov	r0, r3
 8002116:	f014 fb1b 	bl	8016750 <memcpy>
	packet.size = size;
 800211a:	88fb      	ldrh	r3, [r7, #6]
 800211c:	82bb      	strh	r3, [r7, #20]
	return packet;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	461a      	mov	r2, r3
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	e893 0003 	ldmia.w	r3, {r0, r1}
 800212a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <system_setup>:
 *
 * This function initializes various system components including timers, ADC calibration, and DMA for ADC data acquisition.
 * It starts PWM for TIM2, performs ADC calibration for ADC1 and ADC3, and starts DMA for ADC data acquisition.
 * Any errors encountered during these initialization steps are handled by the Error_Handler function.
 */
void system_setup() {
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
	HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);
 800213c:	2100      	movs	r1, #0
 800213e:	481d      	ldr	r0, [pc, #116]	; (80021b4 <system_setup+0x7c>)
 8002140:	f00c fabe 	bl	800e6c0 <HAL_TIM_OC_Start_IT>

	TIM2->CCR4 = 312;
 8002144:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002148:	f44f 729c 	mov.w	r2, #312	; 0x138
 800214c:	641a      	str	r2, [r3, #64]	; 0x40
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,
 800214e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002152:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002156:	4818      	ldr	r0, [pc, #96]	; (80021b8 <system_setup+0x80>)
 8002158:	f003 f876 	bl	8005248 <HAL_ADCEx_Calibration_Start>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <system_setup+0x2e>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 8002162:	f000 fddf 	bl	8002d24 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_raw_data,
 8002166:	220b      	movs	r2, #11
 8002168:	4914      	ldr	r1, [pc, #80]	; (80021bc <system_setup+0x84>)
 800216a:	4813      	ldr	r0, [pc, #76]	; (80021b8 <system_setup+0x80>)
 800216c:	f002 f94a 	bl	8004404 <HAL_ADC_Start_DMA>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <system_setup+0x42>
	ADC1_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 8002176:	f000 fdd5 	bl	8002d24 <Error_Handler>
	}

	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY,
 800217a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800217e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002182:	480f      	ldr	r0, [pc, #60]	; (80021c0 <system_setup+0x88>)
 8002184:	f003 f860 	bl	8005248 <HAL_ADCEx_Calibration_Start>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <system_setup+0x5a>
	ADC_SINGLE_ENDED) != HAL_OK) {
		Error_Handler();
 800218e:	f000 fdc9 	bl	8002d24 <Error_Handler>
	}

	if (HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_raw_data,
 8002192:	2204      	movs	r2, #4
 8002194:	490b      	ldr	r1, [pc, #44]	; (80021c4 <system_setup+0x8c>)
 8002196:	480a      	ldr	r0, [pc, #40]	; (80021c0 <system_setup+0x88>)
 8002198:	f002 f934 	bl	8004404 <HAL_ADC_Start_DMA>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <system_setup+0x6e>
	ADC3_NUM_CHANNELS) != HAL_OK) {
		Error_Handler();
 80021a2:	f000 fdbf 	bl	8002d24 <Error_Handler>
	}
	HAL_UART_Receive_IT(&huart1, UART_RX_BUFFER, 1);
 80021a6:	2201      	movs	r2, #1
 80021a8:	4907      	ldr	r1, [pc, #28]	; (80021c8 <system_setup+0x90>)
 80021aa:	4808      	ldr	r0, [pc, #32]	; (80021cc <system_setup+0x94>)
 80021ac:	f00d ff68 	bl	8010080 <HAL_UART_Receive_IT>
}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	240005ec 	.word	0x240005ec
 80021b8:	2400013c 	.word	0x2400013c
 80021bc:	24000ca0 	.word	0x24000ca0
 80021c0:	240001a0 	.word	0x240001a0
 80021c4:	24000cc0 	.word	0x24000cc0
 80021c8:	24000c5c 	.word	0x24000c5c
 80021cc:	24000638 	.word	0x24000638

080021d0 <getUptime>:

void getUptime(uint8_t *buffer) {
 80021d0:	b480      	push	{r7}
 80021d2:	b087      	sub	sp, #28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
	uint32_t uptime = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]
	uint32_t ms = UptimeMillis;
 80021dc:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <getUptime+0x88>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	617b      	str	r3, [r7, #20]
	uint32_t st = SysTick->VAL;
 80021e2:	4b1e      	ldr	r3, [pc, #120]	; (800225c <getUptime+0x8c>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	613b      	str	r3, [r7, #16]

	// Did UptimeMillis rollover while reading SysTick->VAL?
	if (ms != UptimeMillis) {
 80021e8:	4b1b      	ldr	r3, [pc, #108]	; (8002258 <getUptime+0x88>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d005      	beq.n	80021fe <getUptime+0x2e>
		// Rollover occurred so read both again.
		// Must read both because we don't know whether the
		// rollover occurred before or after reading SysTick->VAL.
		// No need to check for another rollover because there is
		// no chance of another rollover occurring so quickly.
		ms = UptimeMillis;
 80021f2:	4b19      	ldr	r3, [pc, #100]	; (8002258 <getUptime+0x88>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	617b      	str	r3, [r7, #20]
		st = SysTick->VAL;
 80021f8:	4b18      	ldr	r3, [pc, #96]	; (800225c <getUptime+0x8c>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	613b      	str	r3, [r7, #16]
	}
	uptime = ms * 1000 - st / ((SysTick->LOAD + 1) / 1000);
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002204:	fb03 f202 	mul.w	r2, r3, r2
 8002208:	4b14      	ldr	r3, [pc, #80]	; (800225c <getUptime+0x8c>)
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	3301      	adds	r3, #1
 800220e:	4914      	ldr	r1, [pc, #80]	; (8002260 <getUptime+0x90>)
 8002210:	fba1 1303 	umull	r1, r3, r1, r3
 8002214:	099b      	lsrs	r3, r3, #6
 8002216:	6939      	ldr	r1, [r7, #16]
 8002218:	fbb1 f3f3 	udiv	r3, r1, r3
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	60fb      	str	r3, [r7, #12]

	buffer[0] = ((uptime >> 24) & 0xFF);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	0e1b      	lsrs	r3, r3, #24
 8002224:	b2da      	uxtb	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	701a      	strb	r2, [r3, #0]
	buffer[1] = ((uptime >> 16) & 0xFF);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	0c1a      	lsrs	r2, r3, #16
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3301      	adds	r3, #1
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((uptime >> 8) & 0xFF);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	0a1a      	lsrs	r2, r3, #8
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3302      	adds	r3, #2
 800223e:	b2d2      	uxtb	r2, r2
 8002240:	701a      	strb	r2, [r3, #0]
	buffer[3] = uptime & 0xFF;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	3303      	adds	r3, #3
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	701a      	strb	r2, [r3, #0]
}
 800224c:	bf00      	nop
 800224e:	371c      	adds	r7, #28
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	24000c38 	.word	0x24000c38
 800225c:	e000e010 	.word	0xe000e010
 8002260:	10624dd3 	.word	0x10624dd3

08002264 <getTimestamp>:

/**
 * @brief Gets the current timestamp and stores it in the provided buffer.
 * @param buffer: Pointer to the buffer where the timestamp will be stored.
 */
void getTimestamp(uint8_t *buffer) {
 8002264:	b580      	push	{r7, lr}
 8002266:	b08a      	sub	sp, #40	; 0x28
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef currentTime;
	RTC_DateTypeDef currentDate;

	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	2200      	movs	r2, #0
 8002272:	4619      	mov	r1, r3
 8002274:	4821      	ldr	r0, [pc, #132]	; (80022fc <getTimestamp+0x98>)
 8002276:	f00b fb01 	bl	800d87c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 800227a:	f107 030c 	add.w	r3, r7, #12
 800227e:	2200      	movs	r2, #0
 8002280:	4619      	mov	r1, r3
 8002282:	481e      	ldr	r0, [pc, #120]	; (80022fc <getTimestamp+0x98>)
 8002284:	f00b fbde 	bl	800da44 <HAL_RTC_GetDate>
	uint32_t milliseconds = 1000000 - (currentTime.SubSeconds * 100);
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	2264      	movs	r2, #100	; 0x64
 800228c:	fb03 f202 	mul.w	r2, r3, r2
 8002290:	4b1b      	ldr	r3, [pc, #108]	; (8002300 <getTimestamp+0x9c>)
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	627b      	str	r3, [r7, #36]	; 0x24

	buffer[0] = currentDate.Year;				// 0-99
 8002296:	7bfa      	ldrb	r2, [r7, #15]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	701a      	strb	r2, [r3, #0]
	buffer[1] = currentDate.Month;				// 1-12
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3301      	adds	r3, #1
 80022a0:	7b7a      	ldrb	r2, [r7, #13]
 80022a2:	701a      	strb	r2, [r3, #0]
	buffer[2] = currentDate.Date;				// 1-31
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3302      	adds	r3, #2
 80022a8:	7bba      	ldrb	r2, [r7, #14]
 80022aa:	701a      	strb	r2, [r3, #0]
	buffer[3] = currentTime.Hours;				// 0-23
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3303      	adds	r3, #3
 80022b0:	7c3a      	ldrb	r2, [r7, #16]
 80022b2:	701a      	strb	r2, [r3, #0]
	buffer[4] = currentTime.Minutes;			// 0-59
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	3304      	adds	r3, #4
 80022b8:	7c7a      	ldrb	r2, [r7, #17]
 80022ba:	701a      	strb	r2, [r3, #0]
	buffer[5] = currentTime.Seconds;			// 0-59
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3305      	adds	r3, #5
 80022c0:	7cba      	ldrb	r2, [r7, #18]
 80022c2:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((milliseconds >> 24) & 0xFF);
 80022c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c6:	0e1a      	lsrs	r2, r3, #24
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3306      	adds	r3, #6
 80022cc:	b2d2      	uxtb	r2, r2
 80022ce:	701a      	strb	r2, [r3, #0]
	buffer[7] = ((milliseconds >> 16) & 0xFF);
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	0c1a      	lsrs	r2, r3, #16
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	3307      	adds	r3, #7
 80022d8:	b2d2      	uxtb	r2, r2
 80022da:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((milliseconds >> 8) & 0xFF);
 80022dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022de:	0a1a      	lsrs	r2, r3, #8
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3308      	adds	r3, #8
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	701a      	strb	r2, [r3, #0]
	buffer[9] = milliseconds & 0xFF;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	3309      	adds	r3, #9
 80022ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022ee:	b2d2      	uxtb	r2, r2
 80022f0:	701a      	strb	r2, [r3, #0]
}
 80022f2:	bf00      	nop
 80022f4:	3728      	adds	r7, #40	; 0x28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	240003d4 	.word	0x240003d4
 8002300:	000f4240 	.word	0x000f4240

08002304 <sample_pmt>:
 * simulated data is used. Otherwise, SPI communication is used to receive actual data.
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_pmt() {
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) {
 800230a:	bf00      	nop
 800230c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002310:	4836      	ldr	r0, [pc, #216]	; (80023ec <sample_pmt+0xe8>)
 8002312:	f006 fdb9 	bl	8008e88 <HAL_GPIO_ReadPin>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d1f7      	bne.n	800230c <sample_pmt+0x8>
	}
	uint8_t *buffer = (uint8_t*) malloc(PMT_DATA_SIZE * sizeof(uint8_t));
 800231c:	200a      	movs	r0, #10
 800231e:	f014 fa07 	bl	8016730 <malloc>
 8002322:	4603      	mov	r3, r0
 8002324:	617b      	str	r3, [r7, #20]
	uint8_t *pmt_spi = (uint8_t*) malloc(2 * sizeof(uint8_t));
 8002326:	2002      	movs	r0, #2
 8002328:	f014 fa02 	bl	8016730 <malloc>
 800232c:	4603      	mov	r3, r0
 800232e:	613b      	str	r3, [r7, #16]
	uint8_t *uptime = (uint8_t*) malloc(UPTIME_SIZE * sizeof(uint8_t));
 8002330:	2004      	movs	r0, #4
 8002332:	f014 f9fd 	bl	8016730 <malloc>
 8002336:	4603      	mov	r3, r0
 8002338:	60fb      	str	r3, [r7, #12]

	getUptime(uptime);
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f7ff ff48 	bl	80021d0 <getUptime>

#ifdef SIMULATE
	pmt_spi[0] = 0xE;
	pmt_spi[1] = 0xD;
#else
	receive_pmt_spi(pmt_spi);
 8002340:	6938      	ldr	r0, [r7, #16]
 8002342:	f7ff fd7d 	bl	8001e40 <receive_pmt_spi>
#endif

	buffer[0] = PMT_SYNC;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	22bb      	movs	r2, #187	; 0xbb
 800234a:	701a      	strb	r2, [r3, #0]
	buffer[1] = PMT_SYNC;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	3301      	adds	r3, #1
 8002350:	22bb      	movs	r2, #187	; 0xbb
 8002352:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((pmt_seq & 0xFF00) >> 8);
 8002354:	4b26      	ldr	r3, [pc, #152]	; (80023f0 <sample_pmt+0xec>)
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	0a1b      	lsrs	r3, r3, #8
 800235a:	b29a      	uxth	r2, r3
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	3302      	adds	r3, #2
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	701a      	strb	r2, [r3, #0]
	buffer[3] = (pmt_seq & 0xFF);
 8002364:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <sample_pmt+0xec>)
 8002366:	881a      	ldrh	r2, [r3, #0]
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	3303      	adds	r3, #3
 800236c:	b2d2      	uxtb	r2, r2
 800236e:	701a      	strb	r2, [r3, #0]
	buffer[4] = pmt_spi[0];
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	3304      	adds	r3, #4
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	7812      	ldrb	r2, [r2, #0]
 8002378:	701a      	strb	r2, [r3, #0]
	buffer[5] = pmt_spi[1];
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	3305      	adds	r3, #5
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	7852      	ldrb	r2, [r2, #1]
 8002382:	701a      	strb	r2, [r3, #0]
	buffer[6] = uptime[0];
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	3306      	adds	r3, #6
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	7812      	ldrb	r2, [r2, #0]
 800238c:	701a      	strb	r2, [r3, #0]
	buffer[7] = uptime[1];
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	3307      	adds	r3, #7
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	7852      	ldrb	r2, [r2, #1]
 8002396:	701a      	strb	r2, [r3, #0]
	buffer[8] = uptime[2];
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	3308      	adds	r3, #8
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	7892      	ldrb	r2, [r2, #2]
 80023a0:	701a      	strb	r2, [r3, #0]
	buffer[9] = uptime[3];
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	3309      	adds	r3, #9
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	78d2      	ldrb	r2, [r2, #3]
 80023aa:	701a      	strb	r2, [r3, #0]

	packet_t pmt_packet = create_packet(buffer, PMT_DATA_SIZE);
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	220a      	movs	r2, #10
 80023b0:	6979      	ldr	r1, [r7, #20]
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fe9e 	bl	80020f4 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &pmt_packet, 0U, 0U);
 80023b8:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <sample_pmt+0xf0>)
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	1d39      	adds	r1, r7, #4
 80023be:	2300      	movs	r3, #0
 80023c0:	2200      	movs	r2, #0
 80023c2:	f010 ff57 	bl	8013274 <osMessageQueuePut>
	available_msgs++;
 80023c6:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <sample_pmt+0xf4>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3301      	adds	r3, #1
 80023cc:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <sample_pmt+0xf4>)
 80023ce:	6013      	str	r3, [r2, #0]
	free(buffer);
 80023d0:	6978      	ldr	r0, [r7, #20]
 80023d2:	f014 f9b5 	bl	8016740 <free>
	free(pmt_spi);
 80023d6:	6938      	ldr	r0, [r7, #16]
 80023d8:	f014 f9b2 	bl	8016740 <free>
	free(uptime);
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f014 f9af 	bl	8016740 <free>
}
 80023e2:	bf00      	nop
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	58020000 	.word	0x58020000
 80023f0:	24000c4c 	.word	0x24000c4c
 80023f4:	24000c3c 	.word	0x24000c3c
 80023f8:	24000c48 	.word	0x24000c48

080023fc <sample_erpa>:
 * simulated data is used. Otherwise, SPI communication and ADC readings are used to obtain actual data.
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_erpa() {
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af00      	add	r7, sp, #0
	while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8002402:	bf00      	nop
 8002404:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002408:	484a      	ldr	r0, [pc, #296]	; (8002534 <sample_erpa+0x138>)
 800240a:	f006 fd3d 	bl	8008e88 <HAL_GPIO_ReadPin>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1f7      	bne.n	8002404 <sample_erpa+0x8>
	}

	uint8_t *buffer = (uint8_t*) malloc(ERPA_DATA_SIZE * sizeof(uint8_t)); // Allocate memory for the buffer
 8002414:	200e      	movs	r0, #14
 8002416:	f014 f98b 	bl	8016730 <malloc>
 800241a:	4603      	mov	r3, r0
 800241c:	617b      	str	r3, [r7, #20]

	uint8_t *erpa_spi = (uint8_t*) malloc(2 * sizeof(uint8_t));
 800241e:	2002      	movs	r0, #2
 8002420:	f014 f986 	bl	8016730 <malloc>
 8002424:	4603      	mov	r3, r0
 8002426:	613b      	str	r3, [r7, #16]
	uint16_t *erpa_adc = (uint16_t*) malloc(2 * sizeof(uint16_t));
 8002428:	2004      	movs	r0, #4
 800242a:	f014 f981 	bl	8016730 <malloc>
 800242e:	4603      	mov	r3, r0
 8002430:	60fb      	str	r3, [r7, #12]
	uint8_t *uptime = (uint8_t*) malloc(UPTIME_SIZE * sizeof(uint8_t));
 8002432:	2004      	movs	r0, #4
 8002434:	f014 f97c 	bl	8016730 <malloc>
 8002438:	4603      	mov	r3, r0
 800243a:	60bb      	str	r3, [r7, #8]

	getUptime(uptime);
 800243c:	68b8      	ldr	r0, [r7, #8]
 800243e:	f7ff fec7 	bl	80021d0 <getUptime>
	erpa_spi[1] = 0xD;

	erpa_adc[0] = 0xEE;
	erpa_adc[1] = 0xDD;
#else
	receive_erpa_spi(erpa_spi);
 8002442:	6938      	ldr	r0, [r7, #16]
 8002444:	f7ff fd20 	bl	8001e88 <receive_erpa_spi>
	receive_erpa_adc(erpa_adc);
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f7ff fd41 	bl	8001ed0 <receive_erpa_adc>
#endif

	buffer[0] = ERPA_SYNC;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	22aa      	movs	r2, #170	; 0xaa
 8002452:	701a      	strb	r2, [r3, #0]
	buffer[1] = ERPA_SYNC;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	3301      	adds	r3, #1
 8002458:	22aa      	movs	r2, #170	; 0xaa
 800245a:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((erpa_seq & 0xFF00) >> 8);
 800245c:	4b36      	ldr	r3, [pc, #216]	; (8002538 <sample_erpa+0x13c>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	b29a      	uxth	r2, r3
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	3302      	adds	r3, #2
 8002468:	b2d2      	uxtb	r2, r2
 800246a:	701a      	strb	r2, [r3, #0]
	buffer[3] = (erpa_seq & 0xFF);
 800246c:	4b32      	ldr	r3, [pc, #200]	; (8002538 <sample_erpa+0x13c>)
 800246e:	881a      	ldrh	r2, [r3, #0]
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	3303      	adds	r3, #3
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((erpa_adc[0] & 0xFF00) >> 8);	// SWP Monitored MSB
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	0a1b      	lsrs	r3, r3, #8
 800247e:	b29a      	uxth	r2, r3
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	3304      	adds	r3, #4
 8002484:	b2d2      	uxtb	r2, r2
 8002486:	701a      	strb	r2, [r3, #0]
	buffer[5] = (erpa_adc[0] & 0xFF);           // SWP Monitored LSB
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	881a      	ldrh	r2, [r3, #0]
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	3305      	adds	r3, #5
 8002490:	b2d2      	uxtb	r2, r2
 8002492:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((erpa_adc[1] & 0xFF00) >> 8);  // TEMPURATURE 1 MSB
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3302      	adds	r3, #2
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	b29a      	uxth	r2, r3
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	3306      	adds	r3, #6
 80024a2:	b2d2      	uxtb	r2, r2
 80024a4:	701a      	strb	r2, [r3, #0]
	buffer[7] = (erpa_adc[1] & 0xFF);           // TEMPURATURE 1 LSB
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	3302      	adds	r3, #2
 80024aa:	881a      	ldrh	r2, [r3, #0]
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	3307      	adds	r3, #7
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	701a      	strb	r2, [r3, #0]
	buffer[8] = erpa_spi[0];					// ERPA eADC MSB
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	3308      	adds	r3, #8
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	7812      	ldrb	r2, [r2, #0]
 80024bc:	701a      	strb	r2, [r3, #0]
	buffer[9] = erpa_spi[1];					// ERPA eADC LSB
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	3309      	adds	r3, #9
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	7852      	ldrb	r2, [r2, #1]
 80024c6:	701a      	strb	r2, [r3, #0]
	buffer[10] = uptime[0];
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	330a      	adds	r3, #10
 80024cc:	68ba      	ldr	r2, [r7, #8]
 80024ce:	7812      	ldrb	r2, [r2, #0]
 80024d0:	701a      	strb	r2, [r3, #0]
	buffer[11] = uptime[1];
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	330b      	adds	r3, #11
 80024d6:	68ba      	ldr	r2, [r7, #8]
 80024d8:	7852      	ldrb	r2, [r2, #1]
 80024da:	701a      	strb	r2, [r3, #0]
	buffer[12] = uptime[2];
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	330c      	adds	r3, #12
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	7892      	ldrb	r2, [r2, #2]
 80024e4:	701a      	strb	r2, [r3, #0]
	buffer[13] = uptime[3];
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	330d      	adds	r3, #13
 80024ea:	68ba      	ldr	r2, [r7, #8]
 80024ec:	78d2      	ldrb	r2, [r2, #3]
 80024ee:	701a      	strb	r2, [r3, #0]

	packet_t erpa_packet = create_packet(buffer, ERPA_DATA_SIZE);
 80024f0:	463b      	mov	r3, r7
 80024f2:	220e      	movs	r2, #14
 80024f4:	6979      	ldr	r1, [r7, #20]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff fdfc 	bl	80020f4 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &erpa_packet, 0U, 0U);
 80024fc:	4b0f      	ldr	r3, [pc, #60]	; (800253c <sample_erpa+0x140>)
 80024fe:	6818      	ldr	r0, [r3, #0]
 8002500:	4639      	mov	r1, r7
 8002502:	2300      	movs	r3, #0
 8002504:	2200      	movs	r2, #0
 8002506:	f010 feb5 	bl	8013274 <osMessageQueuePut>
	available_msgs++;
 800250a:	4b0d      	ldr	r3, [pc, #52]	; (8002540 <sample_erpa+0x144>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	3301      	adds	r3, #1
 8002510:	4a0b      	ldr	r2, [pc, #44]	; (8002540 <sample_erpa+0x144>)
 8002512:	6013      	str	r3, [r2, #0]
	free(buffer);
 8002514:	6978      	ldr	r0, [r7, #20]
 8002516:	f014 f913 	bl	8016740 <free>
	free(erpa_spi);
 800251a:	6938      	ldr	r0, [r7, #16]
 800251c:	f014 f910 	bl	8016740 <free>
	free(erpa_adc);
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f014 f90d 	bl	8016740 <free>
	free(uptime);
 8002526:	68b8      	ldr	r0, [r7, #8]
 8002528:	f014 f90a 	bl	8016740 <free>
}
 800252c:	bf00      	nop
 800252e:	3718      	adds	r7, #24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	58020400 	.word	0x58020400
 8002538:	24000c4e 	.word	0x24000c4e
 800253c:	24000c3c 	.word	0x24000c3c
 8002540:	24000c48 	.word	0x24000c48

08002544 <sample_hk>:
 * simulated data is used. Otherwise, actual data is obtained through I2C communication and ADC readings.
 * The sampled data is stored in the provided buffer.
 *
 * @param buffer Pointer to the buffer where sampled data will be stored.
 */
void sample_hk() {
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
	uint8_t *buffer = (uint8_t*) malloc(HK_DATA_SIZE * sizeof(uint8_t));
 800254a:	2030      	movs	r0, #48	; 0x30
 800254c:	f014 f8f0 	bl	8016730 <malloc>
 8002550:	4603      	mov	r3, r0
 8002552:	617b      	str	r3, [r7, #20]

	static uint16_t last_i2c_reading[4];
	int16_t *hk_i2c = (int16_t*) malloc(4 * sizeof(int16_t));
 8002554:	2008      	movs	r0, #8
 8002556:	f014 f8eb 	bl	8016730 <malloc>
 800255a:	4603      	mov	r3, r0
 800255c:	613b      	str	r3, [r7, #16]
	uint8_t *timestamp = (uint8_t*) malloc(TIMESTAMP_SIZE * sizeof(uint8_t));
 800255e:	200a      	movs	r0, #10
 8002560:	f014 f8e6 	bl	8016730 <malloc>
 8002564:	4603      	mov	r3, r0
 8002566:	60fb      	str	r3, [r7, #12]

	getTimestamp(timestamp);
 8002568:	68f8      	ldr	r0, [r7, #12]
 800256a:	f7ff fe7b 	bl	8002264 <getTimestamp>
	hk_adc3[0] = 0xB0;
	hk_adc3[1] = 0xB1;
	hk_adc3[2] = 0xB2;
	hk_adc3[3] = 0xB3;
#else
	if (TEMPERATURE_COUNTER > 999) {
 800256e:	4b13      	ldr	r3, [pc, #76]	; (80025bc <sample_hk+0x78>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002576:	db25      	blt.n	80025c4 <sample_hk+0x80>
		receive_hk_i2c(hk_i2c);
 8002578:	6938      	ldr	r0, [r7, #16]
 800257a:	f7ff fcc3 	bl	8001f04 <receive_hk_i2c>
		last_i2c_reading[0] = hk_i2c[0];
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002584:	b29a      	uxth	r2, r3
 8002586:	4b0e      	ldr	r3, [pc, #56]	; (80025c0 <sample_hk+0x7c>)
 8002588:	801a      	strh	r2, [r3, #0]
		last_i2c_reading[1] = hk_i2c[1];
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	3302      	adds	r3, #2
 800258e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002592:	b29a      	uxth	r2, r3
 8002594:	4b0a      	ldr	r3, [pc, #40]	; (80025c0 <sample_hk+0x7c>)
 8002596:	805a      	strh	r2, [r3, #2]
		last_i2c_reading[2] = hk_i2c[2];
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	3304      	adds	r3, #4
 800259c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	4b07      	ldr	r3, [pc, #28]	; (80025c0 <sample_hk+0x7c>)
 80025a4:	809a      	strh	r2, [r3, #4]
		last_i2c_reading[3] = hk_i2c[3];
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	3306      	adds	r3, #6
 80025aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	4b03      	ldr	r3, [pc, #12]	; (80025c0 <sample_hk+0x7c>)
 80025b2:	80da      	strh	r2, [r3, #6]
		TEMPERATURE_COUNTER = 0;
 80025b4:	4b01      	ldr	r3, [pc, #4]	; (80025bc <sample_hk+0x78>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	e01f      	b.n	80025fc <sample_hk+0xb8>
 80025bc:	24000004 	.word	0x24000004
 80025c0:	24000ccc 	.word	0x24000ccc
	} else {
		TEMPERATURE_COUNTER++;
 80025c4:	4b9f      	ldr	r3, [pc, #636]	; (8002844 <sample_hk+0x300>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3301      	adds	r3, #1
 80025ca:	4a9e      	ldr	r2, [pc, #632]	; (8002844 <sample_hk+0x300>)
 80025cc:	6013      	str	r3, [r2, #0]
		hk_i2c[0] = last_i2c_reading[0];
 80025ce:	4b9e      	ldr	r3, [pc, #632]	; (8002848 <sample_hk+0x304>)
 80025d0:	881b      	ldrh	r3, [r3, #0]
 80025d2:	b21a      	sxth	r2, r3
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	801a      	strh	r2, [r3, #0]
		hk_i2c[1] = last_i2c_reading[1];
 80025d8:	4b9b      	ldr	r3, [pc, #620]	; (8002848 <sample_hk+0x304>)
 80025da:	885a      	ldrh	r2, [r3, #2]
 80025dc:	693b      	ldr	r3, [r7, #16]
 80025de:	3302      	adds	r3, #2
 80025e0:	b212      	sxth	r2, r2
 80025e2:	801a      	strh	r2, [r3, #0]
		hk_i2c[2] = last_i2c_reading[2];
 80025e4:	4b98      	ldr	r3, [pc, #608]	; (8002848 <sample_hk+0x304>)
 80025e6:	889a      	ldrh	r2, [r3, #4]
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	3304      	adds	r3, #4
 80025ec:	b212      	sxth	r2, r2
 80025ee:	801a      	strh	r2, [r3, #0]
		hk_i2c[3] = last_i2c_reading[3];
 80025f0:	4b95      	ldr	r3, [pc, #596]	; (8002848 <sample_hk+0x304>)
 80025f2:	88da      	ldrh	r2, [r3, #6]
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	3306      	adds	r3, #6
 80025f8:	b212      	sxth	r2, r2
 80025fa:	801a      	strh	r2, [r3, #0]
	}

#endif

	buffer[0] = HK_SYNC;                     	// HK SYNC 0xCC MSB
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	22cc      	movs	r2, #204	; 0xcc
 8002600:	701a      	strb	r2, [r3, #0]
	buffer[1] = HK_SYNC;                     	// HK SYNC 0xCC LSB
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3301      	adds	r3, #1
 8002606:	22cc      	movs	r2, #204	; 0xcc
 8002608:	701a      	strb	r2, [r3, #0]
	buffer[2] = ((hk_seq & 0xFF00) >> 8);    	// HK SEQ # MSB
 800260a:	4b90      	ldr	r3, [pc, #576]	; (800284c <sample_hk+0x308>)
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	0a1b      	lsrs	r3, r3, #8
 8002610:	b29a      	uxth	r2, r3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	3302      	adds	r3, #2
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	701a      	strb	r2, [r3, #0]
	buffer[3] = (hk_seq & 0xFF);             	// HK SEQ # LSB
 800261a:	4b8c      	ldr	r3, [pc, #560]	; (800284c <sample_hk+0x308>)
 800261c:	881a      	ldrh	r2, [r3, #0]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	3303      	adds	r3, #3
 8002622:	b2d2      	uxtb	r2, r2
 8002624:	701a      	strb	r2, [r3, #0]
	buffer[4] = ((_vsense & 0xFF00) >> 8);		// HK vsense MSB
 8002626:	4b8a      	ldr	r3, [pc, #552]	; (8002850 <sample_hk+0x30c>)
 8002628:	881b      	ldrh	r3, [r3, #0]
 800262a:	0a1b      	lsrs	r3, r3, #8
 800262c:	b29a      	uxth	r2, r3
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	3304      	adds	r3, #4
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	701a      	strb	r2, [r3, #0]
	buffer[5] = (_vsense & 0xFF);				// HK vsense LSB
 8002636:	4b86      	ldr	r3, [pc, #536]	; (8002850 <sample_hk+0x30c>)
 8002638:	881a      	ldrh	r2, [r3, #0]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	3305      	adds	r3, #5
 800263e:	b2d2      	uxtb	r2, r2
 8002640:	701a      	strb	r2, [r3, #0]
	buffer[6] = ((_vrefint & 0xFF00) >> 8);		// HK vrefint MSB
 8002642:	4b84      	ldr	r3, [pc, #528]	; (8002854 <sample_hk+0x310>)
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	0a1b      	lsrs	r3, r3, #8
 8002648:	b29a      	uxth	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	3306      	adds	r3, #6
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	701a      	strb	r2, [r3, #0]
	buffer[7] = (_vrefint & 0xFF);				// HK vrefint LSB
 8002652:	4b80      	ldr	r3, [pc, #512]	; (8002854 <sample_hk+0x310>)
 8002654:	881a      	ldrh	r2, [r3, #0]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	3307      	adds	r3, #7
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	701a      	strb	r2, [r3, #0]
	buffer[8] = ((hk_i2c[0] & 0xFF00) >> 8);	// HK TEMP1 MSB
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002664:	121a      	asrs	r2, r3, #8
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	3308      	adds	r3, #8
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	701a      	strb	r2, [r3, #0]
	buffer[9] = (hk_i2c[0] & 0xFF);				// HK TEMP1 LSB
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	3309      	adds	r3, #9
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	701a      	strb	r2, [r3, #0]
	buffer[10] = ((hk_i2c[1] & 0xFF00) >> 8);	// HK TEMP2 MSB
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	3302      	adds	r3, #2
 8002680:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002684:	121a      	asrs	r2, r3, #8
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	330a      	adds	r3, #10
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	701a      	strb	r2, [r3, #0]
	buffer[11] = (hk_i2c[1] & 0xFF);			// HK TEMP2 LSB
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	3302      	adds	r3, #2
 8002692:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	330b      	adds	r3, #11
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	701a      	strb	r2, [r3, #0]
	buffer[12] = ((hk_i2c[2] & 0xFF00) >> 8);	// HK TEMP3 MSB
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	3304      	adds	r3, #4
 80026a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026a6:	121a      	asrs	r2, r3, #8
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	330c      	adds	r3, #12
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	701a      	strb	r2, [r3, #0]
	buffer[13] = (hk_i2c[2] & 0xFF);			// HK TEMP3 LSB
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	3304      	adds	r3, #4
 80026b4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	330d      	adds	r3, #13
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
	buffer[14] = ((hk_i2c[3] & 0xFF00) >> 8);	// HK TEMP4 MSB
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	3306      	adds	r3, #6
 80026c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026c8:	121a      	asrs	r2, r3, #8
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	330e      	adds	r3, #14
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]
	buffer[15] = (hk_i2c[3] & 0xFF);			// HK TEMP4 LSB
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	3306      	adds	r3, #6
 80026d6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	330f      	adds	r3, #15
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	701a      	strb	r2, [r3, #0]
	buffer[16] = ((_busvmon & 0xFF00) >> 8);	// HK BUSvmon MSB
 80026e2:	4b5d      	ldr	r3, [pc, #372]	; (8002858 <sample_hk+0x314>)
 80026e4:	881b      	ldrh	r3, [r3, #0]
 80026e6:	0a1b      	lsrs	r3, r3, #8
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	3310      	adds	r3, #16
 80026ee:	b2d2      	uxtb	r2, r2
 80026f0:	701a      	strb	r2, [r3, #0]
	buffer[17] = (_busvmon & 0xFF);				// HK BUSvmon LSB
 80026f2:	4b59      	ldr	r3, [pc, #356]	; (8002858 <sample_hk+0x314>)
 80026f4:	881a      	ldrh	r2, [r3, #0]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	3311      	adds	r3, #17
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	701a      	strb	r2, [r3, #0]
	buffer[18] = ((_busimon & 0xFF00) >> 8);	// HK BUSimon MSB
 80026fe:	4b57      	ldr	r3, [pc, #348]	; (800285c <sample_hk+0x318>)
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	0a1b      	lsrs	r3, r3, #8
 8002704:	b29a      	uxth	r2, r3
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	3312      	adds	r3, #18
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	701a      	strb	r2, [r3, #0]
	buffer[19] = (_busimon & 0xFF);				// HK BUSimon LSB
 800270e:	4b53      	ldr	r3, [pc, #332]	; (800285c <sample_hk+0x318>)
 8002710:	881a      	ldrh	r2, [r3, #0]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	3313      	adds	r3, #19
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	701a      	strb	r2, [r3, #0]
	buffer[20] = ((_2v5 & 0xFF00) >> 8);		// HK 2v5mon MSB
 800271a:	4b51      	ldr	r3, [pc, #324]	; (8002860 <sample_hk+0x31c>)
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	0a1b      	lsrs	r3, r3, #8
 8002720:	b29a      	uxth	r2, r3
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	3314      	adds	r3, #20
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]
	buffer[21] = (_2v5 & 0xFF);					// HK 2v5mon LSB
 800272a:	4b4d      	ldr	r3, [pc, #308]	; (8002860 <sample_hk+0x31c>)
 800272c:	881a      	ldrh	r2, [r3, #0]
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3315      	adds	r3, #21
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	701a      	strb	r2, [r3, #0]
	buffer[22] = ((_3v3 & 0xFF00) >> 8);		// HK 3v3mon MSB
 8002736:	4b4b      	ldr	r3, [pc, #300]	; (8002864 <sample_hk+0x320>)
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	0a1b      	lsrs	r3, r3, #8
 800273c:	b29a      	uxth	r2, r3
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	3316      	adds	r3, #22
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	701a      	strb	r2, [r3, #0]
	buffer[23] = (_3v3 & 0xFF);					// HK 3v3mon LSB
 8002746:	4b47      	ldr	r3, [pc, #284]	; (8002864 <sample_hk+0x320>)
 8002748:	881a      	ldrh	r2, [r3, #0]
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	3317      	adds	r3, #23
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	701a      	strb	r2, [r3, #0]
	buffer[24] = ((_5v & 0xFF00) >> 8);			// HK 5vmon MSB
 8002752:	4b45      	ldr	r3, [pc, #276]	; (8002868 <sample_hk+0x324>)
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	0a1b      	lsrs	r3, r3, #8
 8002758:	b29a      	uxth	r2, r3
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	3318      	adds	r3, #24
 800275e:	b2d2      	uxtb	r2, r2
 8002760:	701a      	strb	r2, [r3, #0]
	buffer[25] = (_5v & 0xFF);					// HK 5vmon LSB
 8002762:	4b41      	ldr	r3, [pc, #260]	; (8002868 <sample_hk+0x324>)
 8002764:	881a      	ldrh	r2, [r3, #0]
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	3319      	adds	r3, #25
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	701a      	strb	r2, [r3, #0]
	buffer[26] = ((_n3v3 & 0xFF00) >> 8);		// HK n3v3mon MSB
 800276e:	4b3f      	ldr	r3, [pc, #252]	; (800286c <sample_hk+0x328>)
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	0a1b      	lsrs	r3, r3, #8
 8002774:	b29a      	uxth	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	331a      	adds	r3, #26
 800277a:	b2d2      	uxtb	r2, r2
 800277c:	701a      	strb	r2, [r3, #0]
	buffer[27] = (_n3v3 & 0xFF);				// HK n3v3mon LSB
 800277e:	4b3b      	ldr	r3, [pc, #236]	; (800286c <sample_hk+0x328>)
 8002780:	881a      	ldrh	r2, [r3, #0]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	331b      	adds	r3, #27
 8002786:	b2d2      	uxtb	r2, r2
 8002788:	701a      	strb	r2, [r3, #0]
	buffer[28] = ((_n5v & 0xFF00) >> 8);		// HK n5vmon MSB
 800278a:	4b39      	ldr	r3, [pc, #228]	; (8002870 <sample_hk+0x32c>)
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	0a1b      	lsrs	r3, r3, #8
 8002790:	b29a      	uxth	r2, r3
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	331c      	adds	r3, #28
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	701a      	strb	r2, [r3, #0]
	buffer[29] = (_n5v & 0xFF);					// HK n5vmon LSB
 800279a:	4b35      	ldr	r3, [pc, #212]	; (8002870 <sample_hk+0x32c>)
 800279c:	881a      	ldrh	r2, [r3, #0]
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	331d      	adds	r3, #29
 80027a2:	b2d2      	uxtb	r2, r2
 80027a4:	701a      	strb	r2, [r3, #0]
	buffer[30] = ((_15v & 0xFF00) >> 8);		// HK 15vmon MSB
 80027a6:	4b33      	ldr	r3, [pc, #204]	; (8002874 <sample_hk+0x330>)
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	0a1b      	lsrs	r3, r3, #8
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	331e      	adds	r3, #30
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	701a      	strb	r2, [r3, #0]
	buffer[31] = (_15v & 0xFF);					// HK 15vmon LSB
 80027b6:	4b2f      	ldr	r3, [pc, #188]	; (8002874 <sample_hk+0x330>)
 80027b8:	881a      	ldrh	r2, [r3, #0]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	331f      	adds	r3, #31
 80027be:	b2d2      	uxtb	r2, r2
 80027c0:	701a      	strb	r2, [r3, #0]
	buffer[32] = ((_5vref & 0xFF00) >> 8);		// HK 5vrefmon MSB
 80027c2:	4b2d      	ldr	r3, [pc, #180]	; (8002878 <sample_hk+0x334>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	0a1b      	lsrs	r3, r3, #8
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	3320      	adds	r3, #32
 80027ce:	b2d2      	uxtb	r2, r2
 80027d0:	701a      	strb	r2, [r3, #0]
	buffer[33] = (_5vref & 0xFF);				// HK 5vrefmon LSB
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <sample_hk+0x334>)
 80027d4:	881a      	ldrh	r2, [r3, #0]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	3321      	adds	r3, #33	; 0x21
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	701a      	strb	r2, [r3, #0]
	buffer[34] = ((_n200v & 0xFF00) >> 8);		// HK n150vmon MSB
 80027de:	4b27      	ldr	r3, [pc, #156]	; (800287c <sample_hk+0x338>)
 80027e0:	881b      	ldrh	r3, [r3, #0]
 80027e2:	0a1b      	lsrs	r3, r3, #8
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	3322      	adds	r3, #34	; 0x22
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	701a      	strb	r2, [r3, #0]
	buffer[35] = (_n200v & 0xFF);				// HK n150vmon LSB
 80027ee:	4b23      	ldr	r3, [pc, #140]	; (800287c <sample_hk+0x338>)
 80027f0:	881a      	ldrh	r2, [r3, #0]
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	3323      	adds	r3, #35	; 0x23
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]
	buffer[36] = ((_n800v & 0xFF00) >> 8);		// HK n800vmon MSB
 80027fa:	4b21      	ldr	r3, [pc, #132]	; (8002880 <sample_hk+0x33c>)
 80027fc:	881b      	ldrh	r3, [r3, #0]
 80027fe:	0a1b      	lsrs	r3, r3, #8
 8002800:	b29a      	uxth	r2, r3
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	3324      	adds	r3, #36	; 0x24
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	701a      	strb	r2, [r3, #0]
	buffer[37] = (_n800v & 0xFF);				// HK n800vmon LSB
 800280a:	4b1d      	ldr	r3, [pc, #116]	; (8002880 <sample_hk+0x33c>)
 800280c:	881a      	ldrh	r2, [r3, #0]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	3325      	adds	r3, #37	; 0x25
 8002812:	b2d2      	uxtb	r2, r2
 8002814:	701a      	strb	r2, [r3, #0]
	buffer[38] = timestamp[0];
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	3326      	adds	r3, #38	; 0x26
 800281a:	68fa      	ldr	r2, [r7, #12]
 800281c:	7812      	ldrb	r2, [r2, #0]
 800281e:	701a      	strb	r2, [r3, #0]
	buffer[39] = timestamp[1];
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	3327      	adds	r3, #39	; 0x27
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	7852      	ldrb	r2, [r2, #1]
 8002828:	701a      	strb	r2, [r3, #0]
	buffer[40] = timestamp[2];
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	3328      	adds	r3, #40	; 0x28
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	7892      	ldrb	r2, [r2, #2]
 8002832:	701a      	strb	r2, [r3, #0]
	buffer[41] = timestamp[3];
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	3329      	adds	r3, #41	; 0x29
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	78d2      	ldrb	r2, [r2, #3]
 800283c:	701a      	strb	r2, [r3, #0]
	buffer[42] = timestamp[4];
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	332a      	adds	r3, #42	; 0x2a
 8002842:	e01f      	b.n	8002884 <sample_hk+0x340>
 8002844:	24000004 	.word	0x24000004
 8002848:	24000ccc 	.word	0x24000ccc
 800284c:	24000c50 	.word	0x24000c50
 8002850:	24000c1c 	.word	0x24000c1c
 8002854:	24000c1e 	.word	0x24000c1e
 8002858:	24000c20 	.word	0x24000c20
 800285c:	24000c22 	.word	0x24000c22
 8002860:	24000c24 	.word	0x24000c24
 8002864:	24000c26 	.word	0x24000c26
 8002868:	24000c28 	.word	0x24000c28
 800286c:	24000c2a 	.word	0x24000c2a
 8002870:	24000c2c 	.word	0x24000c2c
 8002874:	24000c2e 	.word	0x24000c2e
 8002878:	24000c30 	.word	0x24000c30
 800287c:	24000c32 	.word	0x24000c32
 8002880:	24000c34 	.word	0x24000c34
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	7912      	ldrb	r2, [r2, #4]
 8002888:	701a      	strb	r2, [r3, #0]
	buffer[43] = timestamp[5];
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	332b      	adds	r3, #43	; 0x2b
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	7952      	ldrb	r2, [r2, #5]
 8002892:	701a      	strb	r2, [r3, #0]
	buffer[44] = timestamp[6];
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	332c      	adds	r3, #44	; 0x2c
 8002898:	68fa      	ldr	r2, [r7, #12]
 800289a:	7992      	ldrb	r2, [r2, #6]
 800289c:	701a      	strb	r2, [r3, #0]
	buffer[45] = timestamp[7];
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	332d      	adds	r3, #45	; 0x2d
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	79d2      	ldrb	r2, [r2, #7]
 80028a6:	701a      	strb	r2, [r3, #0]
	buffer[46] = timestamp[8];
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	332e      	adds	r3, #46	; 0x2e
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	7a12      	ldrb	r2, [r2, #8]
 80028b0:	701a      	strb	r2, [r3, #0]
	buffer[47] = timestamp[9];
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	332f      	adds	r3, #47	; 0x2f
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	7a52      	ldrb	r2, [r2, #9]
 80028ba:	701a      	strb	r2, [r3, #0]

	packet_t hk_packet = create_packet(buffer, HK_DATA_SIZE);
 80028bc:	1d3b      	adds	r3, r7, #4
 80028be:	2230      	movs	r2, #48	; 0x30
 80028c0:	6979      	ldr	r1, [r7, #20]
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff fc16 	bl	80020f4 <create_packet>
	osMessageQueuePut(mid_MsgQueue, &hk_packet, 0U, 0U);
 80028c8:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <sample_hk+0x3b8>)
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	1d39      	adds	r1, r7, #4
 80028ce:	2300      	movs	r3, #0
 80028d0:	2200      	movs	r2, #0
 80028d2:	f010 fccf 	bl	8013274 <osMessageQueuePut>
	available_msgs++;
 80028d6:	4b0a      	ldr	r3, [pc, #40]	; (8002900 <sample_hk+0x3bc>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	3301      	adds	r3, #1
 80028dc:	4a08      	ldr	r2, [pc, #32]	; (8002900 <sample_hk+0x3bc>)
 80028de:	6013      	str	r3, [r2, #0]

	free(buffer);
 80028e0:	6978      	ldr	r0, [r7, #20]
 80028e2:	f013 ff2d 	bl	8016740 <free>
	free(hk_i2c);
 80028e6:	6938      	ldr	r0, [r7, #16]
 80028e8:	f013 ff2a 	bl	8016740 <free>
	free(timestamp);
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f013 ff27 	bl	8016740 <free>
}
 80028f2:	bf00      	nop
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	24000c3c 	.word	0x24000c3c
 8002900:	24000c48 	.word	0x24000c48

08002904 <PMT_init>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_PMT_init */
void PMT_init(void *argument)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

		osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny,
 800290c:	4b0b      	ldr	r3, [pc, #44]	; (800293c <PMT_init+0x38>)
 800290e:	6818      	ldr	r0, [r3, #0]
 8002910:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002914:	2200      	movs	r2, #0
 8002916:	2101      	movs	r1, #1
 8002918:	f010 fbd3 	bl	80130c2 <osEventFlagsWait>
		osWaitForever);
		if (PMT_ON) {
 800291c:	4b08      	ldr	r3, [pc, #32]	; (8002940 <PMT_init+0x3c>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d007      	beq.n	8002934 <PMT_init+0x30>
			sample_pmt();
 8002924:	f7ff fcee 	bl	8002304 <sample_pmt>
			pmt_seq++;
 8002928:	4b06      	ldr	r3, [pc, #24]	; (8002944 <PMT_init+0x40>)
 800292a:	881b      	ldrh	r3, [r3, #0]
 800292c:	3301      	adds	r3, #1
 800292e:	b29a      	uxth	r2, r3
 8002930:	4b04      	ldr	r3, [pc, #16]	; (8002944 <PMT_init+0x40>)
 8002932:	801a      	strh	r2, [r3, #0]
		osThreadSuspend(PMT_taskHandle);
	}
#endif

		}
		osThreadYield();
 8002934:	f010 fa92 	bl	8012e5c <osThreadYield>
		osEventFlagsWait(event_flags, PMT_FLAG_ID, osFlagsWaitAny,
 8002938:	e7e8      	b.n	800290c <PMT_init+0x8>
 800293a:	bf00      	nop
 800293c:	24000c58 	.word	0x24000c58
 8002940:	24000c52 	.word	0x24000c52
 8002944:	24000c4c 	.word	0x24000c4c

08002948 <ERPA_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ERPA_init */
void ERPA_init(void *argument)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ERPA_init */

	/* Infinite loop */
	for (;;) {
		osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny,
 8002950:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <ERPA_init+0x38>)
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002958:	2200      	movs	r2, #0
 800295a:	2102      	movs	r1, #2
 800295c:	f010 fbb1 	bl	80130c2 <osEventFlagsWait>
		osWaitForever);
		if (ERPA_ON) {
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <ERPA_init+0x3c>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d007      	beq.n	8002978 <ERPA_init+0x30>
			sample_erpa();
 8002968:	f7ff fd48 	bl	80023fc <sample_erpa>
			erpa_seq++;
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <ERPA_init+0x40>)
 800296e:	881b      	ldrh	r3, [r3, #0]
 8002970:	3301      	adds	r3, #1
 8002972:	b29a      	uxth	r2, r3
 8002974:	4b04      	ldr	r3, [pc, #16]	; (8002988 <ERPA_init+0x40>)
 8002976:	801a      	strh	r2, [r3, #0]
		osThreadSuspend(ERPA_taskHandle);
	}
#endif

		}
		osThreadYield();
 8002978:	f010 fa70 	bl	8012e5c <osThreadYield>
		osEventFlagsWait(event_flags, ERPA_FLAG_ID, osFlagsWaitAny,
 800297c:	e7e8      	b.n	8002950 <ERPA_init+0x8>
 800297e:	bf00      	nop
 8002980:	24000c58 	.word	0x24000c58
 8002984:	24000c53 	.word	0x24000c53
 8002988:	24000c4e 	.word	0x24000c4e

0800298c <HK_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_HK_init */
void HK_init(void *argument)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HK_init */

	/* Infinite loop */
	for (;;) {
		osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny,
 8002994:	4b0b      	ldr	r3, [pc, #44]	; (80029c4 <HK_init+0x38>)
 8002996:	6818      	ldr	r0, [r3, #0]
 8002998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800299c:	2200      	movs	r2, #0
 800299e:	2104      	movs	r1, #4
 80029a0:	f010 fb8f 	bl	80130c2 <osEventFlagsWait>
		osWaitForever);
		if (HK_ON) {
 80029a4:	4b08      	ldr	r3, [pc, #32]	; (80029c8 <HK_init+0x3c>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d007      	beq.n	80029bc <HK_init+0x30>
			sample_hk();
 80029ac:	f7ff fdca 	bl	8002544 <sample_hk>
			hk_seq++;
 80029b0:	4b06      	ldr	r3, [pc, #24]	; (80029cc <HK_init+0x40>)
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	3301      	adds	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	4b04      	ldr	r3, [pc, #16]	; (80029cc <HK_init+0x40>)
 80029ba:	801a      	strh	r2, [r3, #0]
	if (hk_seq >= HK_CAP){
		osThreadSuspend(HK_taskHandle);
	}
#endif
		}
		osThreadYield();
 80029bc:	f010 fa4e 	bl	8012e5c <osThreadYield>
		osEventFlagsWait(event_flags, HK_FLAG_ID, osFlagsWaitAny,
 80029c0:	e7e8      	b.n	8002994 <HK_init+0x8>
 80029c2:	bf00      	nop
 80029c4:	24000c58 	.word	0x24000c58
 80029c8:	24000c54 	.word	0x24000c54
 80029cc:	24000c50 	.word	0x24000c50

080029d0 <GPIO_on_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPIO_on_init */
void GPIO_on_init(void *argument)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPIO_on_init */
	osThreadSuspend(GPIO_on_taskHandle);
 80029d8:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <GPIO_on_init+0x9c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f010 fa5d 	bl	8012e9c <osThreadSuspend>
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET); // sdn1
 80029e2:	4b23      	ldr	r3, [pc, #140]	; (8002a70 <GPIO_on_init+0xa0>)
 80029e4:	2104      	movs	r1, #4
 80029e6:	2201      	movs	r2, #1
 80029e8:	4618      	mov	r0, r3
 80029ea:	f006 fa65 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 80029ee:	2064      	movs	r0, #100	; 0x64
 80029f0:	f010 fa75 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET); // sys on pb5
 80029f4:	4b1e      	ldr	r3, [pc, #120]	; (8002a70 <GPIO_on_init+0xa0>)
 80029f6:	2120      	movs	r1, #32
 80029f8:	2201      	movs	r2, #1
 80029fa:	4618      	mov	r0, r3
 80029fc:	f006 fa5c 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a00:	2064      	movs	r0, #100	; 0x64
 8002a02:	f010 fa6c 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET); // 3v3 on pc1
 8002a06:	4b1b      	ldr	r3, [pc, #108]	; (8002a74 <GPIO_on_init+0xa4>)
 8002a08:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f006 fa52 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a14:	2064      	movs	r0, #100	; 0x64
 8002a16:	f010 fa62 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET); // 5v on pc7
 8002a1a:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <GPIO_on_init+0xa4>)
 8002a1c:	2180      	movs	r1, #128	; 0x80
 8002a1e:	2201      	movs	r2, #1
 8002a20:	4618      	mov	r0, r3
 8002a22:	f006 fa49 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a26:	2064      	movs	r0, #100	; 0x64
 8002a28:	f010 fa59 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET); // n3v3 on pc6
 8002a2c:	4b11      	ldr	r3, [pc, #68]	; (8002a74 <GPIO_on_init+0xa4>)
 8002a2e:	2140      	movs	r1, #64	; 0x40
 8002a30:	2201      	movs	r2, #1
 8002a32:	4618      	mov	r0, r3
 8002a34:	f006 fa40 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a38:	2064      	movs	r0, #100	; 0x64
 8002a3a:	f010 fa50 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET); // n5v on pc8
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	; (8002a74 <GPIO_on_init+0xa4>)
 8002a40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a44:	2201      	movs	r2, #1
 8002a46:	4618      	mov	r0, r3
 8002a48:	f006 fa36 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a4c:	2064      	movs	r0, #100	; 0x64
 8002a4e:	f010 fa46 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET); // 15v on pc9
 8002a52:	4b08      	ldr	r3, [pc, #32]	; (8002a74 <GPIO_on_init+0xa4>)
 8002a54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a58:	2201      	movs	r2, #1
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f006 fa2c 	bl	8008eb8 <HAL_GPIO_WritePin>
		osThreadSuspend(GPIO_on_taskHandle);
 8002a60:	4b02      	ldr	r3, [pc, #8]	; (8002a6c <GPIO_on_init+0x9c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f010 fa19 	bl	8012e9c <osThreadSuspend>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET); // sdn1
 8002a6a:	e7ba      	b.n	80029e2 <GPIO_on_init+0x12>
 8002a6c:	24000750 	.word	0x24000750
 8002a70:	58020400 	.word	0x58020400
 8002a74:	58020800 	.word	0x58020800

08002a78 <GPIO_off_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPIO_off_init */
void GPIO_off_init(void *argument)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPIO_off_init */
	osThreadSuspend(GPIO_off_taskHandle);
 8002a80:	4b24      	ldr	r3, [pc, #144]	; (8002b14 <GPIO_off_init+0x9c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f010 fa09 	bl	8012e9c <osThreadSuspend>
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET); // 15v on pc9
 8002a8a:	4b23      	ldr	r3, [pc, #140]	; (8002b18 <GPIO_off_init+0xa0>)
 8002a8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a90:	2200      	movs	r2, #0
 8002a92:	4618      	mov	r0, r3
 8002a94:	f006 fa10 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002a98:	2064      	movs	r0, #100	; 0x64
 8002a9a:	f010 fa20 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET); // n5v on pc8
 8002a9e:	4b1e      	ldr	r3, [pc, #120]	; (8002b18 <GPIO_off_init+0xa0>)
 8002aa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f006 fa06 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002aac:	2064      	movs	r0, #100	; 0x64
 8002aae:	f010 fa16 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET); // n3v3 on pc6
 8002ab2:	4b19      	ldr	r3, [pc, #100]	; (8002b18 <GPIO_off_init+0xa0>)
 8002ab4:	2140      	movs	r1, #64	; 0x40
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f006 f9fd 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002abe:	2064      	movs	r0, #100	; 0x64
 8002ac0:	f010 fa0d 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET); // 5v on pc7
 8002ac4:	4b14      	ldr	r3, [pc, #80]	; (8002b18 <GPIO_off_init+0xa0>)
 8002ac6:	2180      	movs	r1, #128	; 0x80
 8002ac8:	2200      	movs	r2, #0
 8002aca:	4618      	mov	r0, r3
 8002acc:	f006 f9f4 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002ad0:	2064      	movs	r0, #100	; 0x64
 8002ad2:	f010 fa04 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET); // 3v3 on pc1
 8002ad6:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <GPIO_off_init+0xa0>)
 8002ad8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002adc:	2200      	movs	r2, #0
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f006 f9ea 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002ae4:	2064      	movs	r0, #100	; 0x64
 8002ae6:	f010 f9fa 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET); // sys on pb5
 8002aea:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <GPIO_off_init+0xa4>)
 8002aec:	2120      	movs	r1, #32
 8002aee:	2200      	movs	r2, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f006 f9e1 	bl	8008eb8 <HAL_GPIO_WritePin>
		osDelay(100);
 8002af6:	2064      	movs	r0, #100	; 0x64
 8002af8:	f010 f9f1 	bl	8012ede <osDelay>
		HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET); // sdn1
 8002afc:	4b07      	ldr	r3, [pc, #28]	; (8002b1c <GPIO_off_init+0xa4>)
 8002afe:	2104      	movs	r1, #4
 8002b00:	2200      	movs	r2, #0
 8002b02:	4618      	mov	r0, r3
 8002b04:	f006 f9d8 	bl	8008eb8 <HAL_GPIO_WritePin>
		osThreadSuspend(GPIO_off_taskHandle);
 8002b08:	4b02      	ldr	r3, [pc, #8]	; (8002b14 <GPIO_off_init+0x9c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f010 f9c5 	bl	8012e9c <osThreadSuspend>
		HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET); // 15v on pc9
 8002b12:	e7ba      	b.n	8002a8a <GPIO_off_init+0x12>
 8002b14:	240009b0 	.word	0x240009b0
 8002b18:	58020800 	.word	0x58020800
 8002b1c:	58020400 	.word	0x58020400

08002b20 <UART_TX_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UART_TX_init */
void UART_TX_init(void *argument)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UART_TX_init */
	static uint8_t tx_buffer[UART_TX_BUFFER_SIZE];

	uint32_t total_size = 0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
	osStatus_t status;

	while (1) {
		total_size = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]
		// Retrieve all messages from the queue and store them in tx_buffer
		do {
			status = osMessageQueueGet(mid_MsgQueue, &msg, NULL, osWaitForever);
 8002b30:	4b24      	ldr	r3, [pc, #144]	; (8002bc4 <UART_TX_init+0xa4>)
 8002b32:	6818      	ldr	r0, [r3, #0]
 8002b34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b38:	2200      	movs	r2, #0
 8002b3a:	4923      	ldr	r1, [pc, #140]	; (8002bc8 <UART_TX_init+0xa8>)
 8002b3c:	f010 fbfa 	bl	8013334 <osMessageQueueGet>
 8002b40:	60b8      	str	r0, [r7, #8]
			if (status == osOK) {
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d120      	bne.n	8002b8a <UART_TX_init+0x6a>
				if ((total_size + msg.size) < UART_TX_BUFFER_SIZE) {
 8002b48:	4b1f      	ldr	r3, [pc, #124]	; (8002bc8 <UART_TX_init+0xa8>)
 8002b4a:	889b      	ldrh	r3, [r3, #4]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4413      	add	r3, r2
 8002b52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b56:	d218      	bcs.n	8002b8a <UART_TX_init+0x6a>
					memcpy(&tx_buffer[total_size], msg.array, msg.size);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	4a1c      	ldr	r2, [pc, #112]	; (8002bcc <UART_TX_init+0xac>)
 8002b5c:	4413      	add	r3, r2
 8002b5e:	4a1a      	ldr	r2, [pc, #104]	; (8002bc8 <UART_TX_init+0xa8>)
 8002b60:	6811      	ldr	r1, [r2, #0]
 8002b62:	4a19      	ldr	r2, [pc, #100]	; (8002bc8 <UART_TX_init+0xa8>)
 8002b64:	8892      	ldrh	r2, [r2, #4]
 8002b66:	4618      	mov	r0, r3
 8002b68:	f013 fdf2 	bl	8016750 <memcpy>
					free(msg.array);
 8002b6c:	4b16      	ldr	r3, [pc, #88]	; (8002bc8 <UART_TX_init+0xa8>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4618      	mov	r0, r3
 8002b72:	f013 fde5 	bl	8016740 <free>
					total_size += msg.size;
 8002b76:	4b14      	ldr	r3, [pc, #80]	; (8002bc8 <UART_TX_init+0xa8>)
 8002b78:	889b      	ldrh	r3, [r3, #4]
 8002b7a:	461a      	mov	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4413      	add	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]
					if (total_size >= (UART_TX_BUFFER_SIZE - HK_DATA_SIZE)) {
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f5b3 7f6e 	cmp.w	r3, #952	; 0x3b8
 8002b88:	d203      	bcs.n	8002b92 <UART_TX_init+0x72>
						break;
					}
				}
			}
		} while (status == osOK);
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0cf      	beq.n	8002b30 <UART_TX_init+0x10>
 8002b90:	e000      	b.n	8002b94 <UART_TX_init+0x74>
						break;
 8002b92:	bf00      	nop

		if (total_size > 0) {
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d010      	beq.n	8002bbc <UART_TX_init+0x9c>
			HAL_UART_Transmit_DMA(&huart1, tx_buffer, total_size);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	490a      	ldr	r1, [pc, #40]	; (8002bcc <UART_TX_init+0xac>)
 8002ba2:	480b      	ldr	r0, [pc, #44]	; (8002bd0 <UART_TX_init+0xb0>)
 8002ba4:	f00d fab8 	bl	8010118 <HAL_UART_Transmit_DMA>

			// Wait for transmission to complete
			while (tx_flag == 0) {
 8002ba8:	e001      	b.n	8002bae <UART_TX_init+0x8e>
				osThreadYield();
 8002baa:	f010 f957 	bl	8012e5c <osThreadYield>
			while (tx_flag == 0) {
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <UART_TX_init+0xb4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f9      	beq.n	8002baa <UART_TX_init+0x8a>
			}

			// Reset the flag
			tx_flag = 0;
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <UART_TX_init+0xb4>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
		}

		// Yield thread control
		osThreadYield();
 8002bbc:	f010 f94e 	bl	8012e5c <osThreadYield>
		total_size = 0;
 8002bc0:	e7b4      	b.n	8002b2c <UART_TX_init+0xc>
 8002bc2:	bf00      	nop
 8002bc4:	24000c3c 	.word	0x24000c3c
 8002bc8:	24000c40 	.word	0x24000c40
 8002bcc:	24000cd4 	.word	0x24000cd4
 8002bd0:	24000638 	.word	0x24000638
 8002bd4:	24000000 	.word	0x24000000

08002bd8 <Voltage_Monitor_init>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Voltage_Monitor_init */
void Voltage_Monitor_init(void *argument)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Voltage_Monitor_init */
	/* Infinite loop */


	for (;;) {
		osEventFlagsWait(event_flags, VOLTAGE_MONITOR_FLAG_ID, osFlagsWaitAny,
 8002be0:	4b2a      	ldr	r3, [pc, #168]	; (8002c8c <Voltage_Monitor_init+0xb4>)
 8002be2:	6818      	ldr	r0, [r3, #0]
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002be8:	2200      	movs	r2, #0
 8002bea:	2108      	movs	r1, #8
 8002bec:	f010 fa69 	bl	80130c2 <osEventFlagsWait>
		osWaitForever);

		uint16_t *hk_adc1 = (uint16_t*) malloc(9 * sizeof(uint16_t));
 8002bf0:	2012      	movs	r0, #18
 8002bf2:	f013 fd9d 	bl	8016730 <malloc>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	60fb      	str	r3, [r7, #12]
		uint16_t *hk_adc3 = (uint16_t*) malloc(4 * sizeof(uint16_t));
 8002bfa:	2008      	movs	r0, #8
 8002bfc:	f013 fd98 	bl	8016730 <malloc>
 8002c00:	4603      	mov	r3, r0
 8002c02:	60bb      	str	r3, [r7, #8]

		receive_hk_adc1(hk_adc1);
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f7ff f9ad 	bl	8001f64 <receive_hk_adc1>
		receive_hk_adc3(hk_adc3);
 8002c0a:	68b8      	ldr	r0, [r7, #8]
 8002c0c:	f7ff f9f4 	bl	8001ff8 <receive_hk_adc3>

		_vsense = hk_adc3[1];
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	885a      	ldrh	r2, [r3, #2]
 8002c14:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <Voltage_Monitor_init+0xb8>)
 8002c16:	801a      	strh	r2, [r3, #0]
		_vrefint = hk_adc3[0];
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	881a      	ldrh	r2, [r3, #0]
 8002c1c:	4b1d      	ldr	r3, [pc, #116]	; (8002c94 <Voltage_Monitor_init+0xbc>)
 8002c1e:	801a      	strh	r2, [r3, #0]
		_busvmon = hk_adc1[0];
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	881a      	ldrh	r2, [r3, #0]
 8002c24:	4b1c      	ldr	r3, [pc, #112]	; (8002c98 <Voltage_Monitor_init+0xc0>)
 8002c26:	801a      	strh	r2, [r3, #0]
		_busimon = hk_adc1[1];
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	885a      	ldrh	r2, [r3, #2]
 8002c2c:	4b1b      	ldr	r3, [pc, #108]	; (8002c9c <Voltage_Monitor_init+0xc4>)
 8002c2e:	801a      	strh	r2, [r3, #0]
		_2v5 = hk_adc1[2];
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	889a      	ldrh	r2, [r3, #4]
 8002c34:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <Voltage_Monitor_init+0xc8>)
 8002c36:	801a      	strh	r2, [r3, #0]
		_3v3 = hk_adc3[3];
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	88da      	ldrh	r2, [r3, #6]
 8002c3c:	4b19      	ldr	r3, [pc, #100]	; (8002ca4 <Voltage_Monitor_init+0xcc>)
 8002c3e:	801a      	strh	r2, [r3, #0]
		_5v = hk_adc1[6];
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	899a      	ldrh	r2, [r3, #12]
 8002c44:	4b18      	ldr	r3, [pc, #96]	; (8002ca8 <Voltage_Monitor_init+0xd0>)
 8002c46:	801a      	strh	r2, [r3, #0]
		_n3v3 = hk_adc1[3];
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	88da      	ldrh	r2, [r3, #6]
 8002c4c:	4b17      	ldr	r3, [pc, #92]	; (8002cac <Voltage_Monitor_init+0xd4>)
 8002c4e:	801a      	strh	r2, [r3, #0]
		_n5v = hk_adc3[2];
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	889a      	ldrh	r2, [r3, #4]
 8002c54:	4b16      	ldr	r3, [pc, #88]	; (8002cb0 <Voltage_Monitor_init+0xd8>)
 8002c56:	801a      	strh	r2, [r3, #0]
		_15v = hk_adc1[7];
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	89da      	ldrh	r2, [r3, #14]
 8002c5c:	4b15      	ldr	r3, [pc, #84]	; (8002cb4 <Voltage_Monitor_init+0xdc>)
 8002c5e:	801a      	strh	r2, [r3, #0]
		_5vref = hk_adc1[8];
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	8a1a      	ldrh	r2, [r3, #16]
 8002c64:	4b14      	ldr	r3, [pc, #80]	; (8002cb8 <Voltage_Monitor_init+0xe0>)
 8002c66:	801a      	strh	r2, [r3, #0]
		_n200v = hk_adc1[4];
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	891a      	ldrh	r2, [r3, #8]
 8002c6c:	4b13      	ldr	r3, [pc, #76]	; (8002cbc <Voltage_Monitor_init+0xe4>)
 8002c6e:	801a      	strh	r2, [r3, #0]
		_n800v = hk_adc1[5];
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	895a      	ldrh	r2, [r3, #10]
 8002c74:	4b12      	ldr	r3, [pc, #72]	; (8002cc0 <Voltage_Monitor_init+0xe8>)
 8002c76:	801a      	strh	r2, [r3, #0]
//
//		if (!inRange(_n800v, 3018, 3336)) {
//			error_protocol(RAIL_n800v);
//		}

		free(hk_adc1);
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f013 fd61 	bl	8016740 <free>
		free(hk_adc3);
 8002c7e:	68b8      	ldr	r0, [r7, #8]
 8002c80:	f013 fd5e 	bl	8016740 <free>

		osThreadYield();
 8002c84:	f010 f8ea 	bl	8012e5c <osThreadYield>
	for (;;) {
 8002c88:	e7aa      	b.n	8002be0 <Voltage_Monitor_init+0x8>
 8002c8a:	bf00      	nop
 8002c8c:	24000c58 	.word	0x24000c58
 8002c90:	24000c1c 	.word	0x24000c1c
 8002c94:	24000c1e 	.word	0x24000c1e
 8002c98:	24000c20 	.word	0x24000c20
 8002c9c:	24000c22 	.word	0x24000c22
 8002ca0:	24000c24 	.word	0x24000c24
 8002ca4:	24000c26 	.word	0x24000c26
 8002ca8:	24000c28 	.word	0x24000c28
 8002cac:	24000c2a 	.word	0x24000c2a
 8002cb0:	24000c2c 	.word	0x24000c2c
 8002cb4:	24000c2e 	.word	0x24000c2e
 8002cb8:	24000c30 	.word	0x24000c30
 8002cbc:	24000c32 	.word	0x24000c32
 8002cc0:	24000c34 	.word	0x24000c34

08002cc4 <FLAG_init>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FLAG_init */
void FLAG_init(void *argument)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FLAG_init */
  /* Infinite loop */
  for(;;)
  {
		int current_flag = osEventFlagsGet(event_flags);
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	; (8002cfc <FLAG_init+0x38>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f010 f9d5 	bl	8013080 <osEventFlagsGet>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	60fb      	str	r3, [r7, #12]

		if ((current_flag & STOP_FLAG) != 0) {
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0316 	and.w	r3, r3, #22
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d007      	beq.n	8002cf4 <FLAG_init+0x30>
			osEventFlagsClear(event_flags, STOP_FLAG);
 8002ce4:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <FLAG_init+0x38>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2116      	movs	r1, #22
 8002cea:	4618      	mov	r0, r3
 8002cec:	f010 f996 	bl	801301c <osEventFlagsClear>
			enterStop();
 8002cf0:	f7ff f9aa 	bl	8002048 <enterStop>
		}
    osDelay(1);
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	f010 f8f2 	bl	8012ede <osDelay>
  {
 8002cfa:	e7e7      	b.n	8002ccc <FLAG_init+0x8>
 8002cfc:	24000c58 	.word	0x24000c58

08002d00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a04      	ldr	r2, [pc, #16]	; (8002d20 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d101      	bne.n	8002d16 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002d12:	f000 ff85 	bl	8003c20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002d16:	bf00      	nop
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40001000 	.word	0x40001000

08002d24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d28:	b672      	cpsid	i
}
 8002d2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d2c:	e7fe      	b.n	8002d2c <Error_Handler+0x8>
	...

08002d30 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d36:	4b0c      	ldr	r3, [pc, #48]	; (8002d68 <HAL_MspInit+0x38>)
 8002d38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002d3c:	4a0a      	ldr	r2, [pc, #40]	; (8002d68 <HAL_MspInit+0x38>)
 8002d3e:	f043 0302 	orr.w	r3, r3, #2
 8002d42:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002d46:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <HAL_MspInit+0x38>)
 8002d48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	607b      	str	r3, [r7, #4]
 8002d52:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d54:	2200      	movs	r2, #0
 8002d56:	210f      	movs	r1, #15
 8002d58:	f06f 0001 	mvn.w	r0, #1
 8002d5c:	f002 fc6e 	bl	800563c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d60:	bf00      	nop
 8002d62:	3708      	adds	r7, #8
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	58024400 	.word	0x58024400

08002d6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08e      	sub	sp, #56	; 0x38
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a7b      	ldr	r2, [pc, #492]	; (8002f78 <HAL_ADC_MspInit+0x20c>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	f040 8091 	bne.w	8002eb2 <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002d90:	4b7a      	ldr	r3, [pc, #488]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002d92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002d96:	4a79      	ldr	r2, [pc, #484]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002d98:	f043 0320 	orr.w	r3, r3, #32
 8002d9c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002da0:	4b76      	ldr	r3, [pc, #472]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002da2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002da6:	f003 0320 	and.w	r3, r3, #32
 8002daa:	623b      	str	r3, [r7, #32]
 8002dac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dae:	4b73      	ldr	r3, [pc, #460]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002db4:	4a71      	ldr	r2, [pc, #452]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002db6:	f043 0304 	orr.w	r3, r3, #4
 8002dba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dbe:	4b6f      	ldr	r3, [pc, #444]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	61fb      	str	r3, [r7, #28]
 8002dca:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dcc:	4b6b      	ldr	r3, [pc, #428]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dd2:	4a6a      	ldr	r2, [pc, #424]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002dd4:	f043 0301 	orr.w	r3, r3, #1
 8002dd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ddc:	4b67      	ldr	r3, [pc, #412]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002dde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	61bb      	str	r3, [r7, #24]
 8002de8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dea:	4b64      	ldr	r3, [pc, #400]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002df0:	4a62      	ldr	r2, [pc, #392]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002df2:	f043 0302 	orr.w	r3, r3, #2
 8002df6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dfa:	4b60      	ldr	r3, [pc, #384]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002dfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	617b      	str	r3, [r7, #20]
 8002e06:	697b      	ldr	r3, [r7, #20]
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8002e08:	2333      	movs	r3, #51	; 0x33
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4859      	ldr	r0, [pc, #356]	; (8002f80 <HAL_ADC_MspInit+0x214>)
 8002e1c:	f005 fe84 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6
 8002e20:	23ce      	movs	r3, #206	; 0xce
 8002e22:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e24:	2303      	movs	r3, #3
 8002e26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e30:	4619      	mov	r1, r3
 8002e32:	4854      	ldr	r0, [pc, #336]	; (8002f84 <HAL_ADC_MspInit+0x218>)
 8002e34:	f005 fe78 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e40:	2300      	movs	r3, #0
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e48:	4619      	mov	r1, r3
 8002e4a:	484f      	ldr	r0, [pc, #316]	; (8002f88 <HAL_ADC_MspInit+0x21c>)
 8002e4c:	f005 fe6c 	bl	8008b28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8002e50:	4b4e      	ldr	r3, [pc, #312]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e52:	4a4f      	ldr	r2, [pc, #316]	; (8002f90 <HAL_ADC_MspInit+0x224>)
 8002e54:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002e56:	4b4d      	ldr	r3, [pc, #308]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e58:	2209      	movs	r2, #9
 8002e5a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e5c:	4b4b      	ldr	r3, [pc, #300]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e62:	4b4a      	ldr	r3, [pc, #296]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e68:	4b48      	ldr	r3, [pc, #288]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e6e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e70:	4b46      	ldr	r3, [pc, #280]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e76:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e78:	4b44      	ldr	r3, [pc, #272]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e7e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e80:	4b42      	ldr	r3, [pc, #264]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e86:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e88:	4b40      	ldr	r3, [pc, #256]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e8e:	4b3f      	ldr	r3, [pc, #252]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e94:	483d      	ldr	r0, [pc, #244]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002e96:	f002 ffff 	bl	8005e98 <HAL_DMA_Init>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8002ea0:	f7ff ff40 	bl	8002d24 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a39      	ldr	r2, [pc, #228]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002ea8:	64da      	str	r2, [r3, #76]	; 0x4c
 8002eaa:	4a38      	ldr	r2, [pc, #224]	; (8002f8c <HAL_ADC_MspInit+0x220>)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002eb0:	e05e      	b.n	8002f70 <HAL_ADC_MspInit+0x204>
  else if(hadc->Instance==ADC3)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a37      	ldr	r2, [pc, #220]	; (8002f94 <HAL_ADC_MspInit+0x228>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d159      	bne.n	8002f70 <HAL_ADC_MspInit+0x204>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002ebc:	4b2f      	ldr	r3, [pc, #188]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002ebe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ec2:	4a2e      	ldr	r2, [pc, #184]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002ec4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ec8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ecc:	4b2b      	ldr	r3, [pc, #172]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ed2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ed6:	613b      	str	r3, [r7, #16]
 8002ed8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eda:	4b28      	ldr	r3, [pc, #160]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002edc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ee0:	4a26      	ldr	r2, [pc, #152]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002ee2:	f043 0304 	orr.w	r3, r3, #4
 8002ee6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002eea:	4b24      	ldr	r3, [pc, #144]	; (8002f7c <HAL_ADC_MspInit+0x210>)
 8002eec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	60fb      	str	r3, [r7, #12]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002ef8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002efc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002f00:	f000 feba 	bl	8003c78 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002f04:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002f08:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002f0c:	f000 feb4 	bl	8003c78 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8002f10:	4b21      	ldr	r3, [pc, #132]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f12:	4a22      	ldr	r2, [pc, #136]	; (8002f9c <HAL_ADC_MspInit+0x230>)
 8002f14:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002f16:	4b20      	ldr	r3, [pc, #128]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f18:	2273      	movs	r2, #115	; 0x73
 8002f1a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f1c:	4b1e      	ldr	r3, [pc, #120]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f22:	4b1d      	ldr	r3, [pc, #116]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002f28:	4b1b      	ldr	r3, [pc, #108]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f2e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f30:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f36:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f38:	4b17      	ldr	r3, [pc, #92]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f3e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002f40:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f46:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002f48:	4b13      	ldr	r3, [pc, #76]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f4e:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002f54:	4810      	ldr	r0, [pc, #64]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f56:	f002 ff9f 	bl	8005e98 <HAL_DMA_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8002f60:	f7ff fee0 	bl	8002d24 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a0c      	ldr	r2, [pc, #48]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f68:	64da      	str	r2, [r3, #76]	; 0x4c
 8002f6a:	4a0b      	ldr	r2, [pc, #44]	; (8002f98 <HAL_ADC_MspInit+0x22c>)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002f70:	bf00      	nop
 8002f72:	3738      	adds	r7, #56	; 0x38
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	40022000 	.word	0x40022000
 8002f7c:	58024400 	.word	0x58024400
 8002f80:	58020800 	.word	0x58020800
 8002f84:	58020000 	.word	0x58020000
 8002f88:	58020400 	.word	0x58020400
 8002f8c:	24000204 	.word	0x24000204
 8002f90:	40020010 	.word	0x40020010
 8002f94:	58026000 	.word	0x58026000
 8002f98:	2400027c 	.word	0x2400027c
 8002f9c:	40020028 	.word	0x40020028

08002fa0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08a      	sub	sp, #40	; 0x28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa8:	f107 0314 	add.w	r3, r7, #20
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a34      	ldr	r2, [pc, #208]	; (8003090 <HAL_DAC_MspInit+0xf0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d161      	bne.n	8003086 <HAL_DAC_MspInit+0xe6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002fc2:	4b34      	ldr	r3, [pc, #208]	; (8003094 <HAL_DAC_MspInit+0xf4>)
 8002fc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fc8:	4a32      	ldr	r2, [pc, #200]	; (8003094 <HAL_DAC_MspInit+0xf4>)
 8002fca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002fce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002fd2:	4b30      	ldr	r3, [pc, #192]	; (8003094 <HAL_DAC_MspInit+0xf4>)
 8002fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe0:	4b2c      	ldr	r3, [pc, #176]	; (8003094 <HAL_DAC_MspInit+0xf4>)
 8002fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fe6:	4a2b      	ldr	r2, [pc, #172]	; (8003094 <HAL_DAC_MspInit+0xf4>)
 8002fe8:	f043 0301 	orr.w	r3, r3, #1
 8002fec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ff0:	4b28      	ldr	r3, [pc, #160]	; (8003094 <HAL_DAC_MspInit+0xf4>)
 8002ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002ffe:	2310      	movs	r3, #16
 8003000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003002:	2303      	movs	r3, #3
 8003004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300a:	f107 0314 	add.w	r3, r7, #20
 800300e:	4619      	mov	r1, r3
 8003010:	4821      	ldr	r0, [pc, #132]	; (8003098 <HAL_DAC_MspInit+0xf8>)
 8003012:	f005 fd89 	bl	8008b28 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8003016:	4b21      	ldr	r3, [pc, #132]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003018:	4a21      	ldr	r2, [pc, #132]	; (80030a0 <HAL_DAC_MspInit+0x100>)
 800301a:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800301c:	4b1f      	ldr	r3, [pc, #124]	; (800309c <HAL_DAC_MspInit+0xfc>)
 800301e:	2243      	movs	r2, #67	; 0x43
 8003020:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003022:	4b1e      	ldr	r3, [pc, #120]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003024:	2240      	movs	r2, #64	; 0x40
 8003026:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003028:	4b1c      	ldr	r3, [pc, #112]	; (800309c <HAL_DAC_MspInit+0xfc>)
 800302a:	2200      	movs	r2, #0
 800302c:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800302e:	4b1b      	ldr	r3, [pc, #108]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003030:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003034:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003036:	4b19      	ldr	r3, [pc, #100]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003038:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800303c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800303e:	4b17      	ldr	r3, [pc, #92]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003040:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003044:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003046:	4b15      	ldr	r3, [pc, #84]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003048:	f44f 7280 	mov.w	r2, #256	; 0x100
 800304c:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800304e:	4b13      	ldr	r3, [pc, #76]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003050:	2200      	movs	r2, #0
 8003052:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003054:	4b11      	ldr	r3, [pc, #68]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003056:	2200      	movs	r2, #0
 8003058:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800305a:	4810      	ldr	r0, [pc, #64]	; (800309c <HAL_DAC_MspInit+0xfc>)
 800305c:	f002 ff1c 	bl	8005e98 <HAL_DMA_Init>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8003066:	f7ff fe5d 	bl	8002d24 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a0b      	ldr	r2, [pc, #44]	; (800309c <HAL_DAC_MspInit+0xfc>)
 800306e:	609a      	str	r2, [r3, #8]
 8003070:	4a0a      	ldr	r2, [pc, #40]	; (800309c <HAL_DAC_MspInit+0xfc>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003076:	2200      	movs	r2, #0
 8003078:	2105      	movs	r1, #5
 800307a:	2036      	movs	r0, #54	; 0x36
 800307c:	f002 fade 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003080:	2036      	movs	r0, #54	; 0x36
 8003082:	f002 faf5 	bl	8005670 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003086:	bf00      	nop
 8003088:	3728      	adds	r7, #40	; 0x28
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40007400 	.word	0x40007400
 8003094:	58024400 	.word	0x58024400
 8003098:	58020000 	.word	0x58020000
 800309c:	24000308 	.word	0x24000308
 80030a0:	40020088 	.word	0x40020088

080030a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b0ba      	sub	sp, #232	; 0xe8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	605a      	str	r2, [r3, #4]
 80030b6:	609a      	str	r2, [r3, #8]
 80030b8:	60da      	str	r2, [r3, #12]
 80030ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030bc:	f107 0310 	add.w	r3, r7, #16
 80030c0:	22c0      	movs	r2, #192	; 0xc0
 80030c2:	2100      	movs	r1, #0
 80030c4:	4618      	mov	r0, r3
 80030c6:	f013 fb51 	bl	801676c <memset>
  if(hi2c->Instance==I2C1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a27      	ldr	r2, [pc, #156]	; (800316c <HAL_I2C_MspInit+0xc8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d146      	bne.n	8003162 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030d4:	f04f 0208 	mov.w	r2, #8
 80030d8:	f04f 0300 	mov.w	r3, #0
 80030dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80030e0:	2300      	movs	r3, #0
 80030e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030e6:	f107 0310 	add.w	r3, r7, #16
 80030ea:	4618      	mov	r0, r3
 80030ec:	f007 fda8 	bl	800ac40 <HAL_RCCEx_PeriphCLKConfig>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80030f6:	f7ff fe15 	bl	8002d24 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030fa:	4b1d      	ldr	r3, [pc, #116]	; (8003170 <HAL_I2C_MspInit+0xcc>)
 80030fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003100:	4a1b      	ldr	r2, [pc, #108]	; (8003170 <HAL_I2C_MspInit+0xcc>)
 8003102:	f043 0302 	orr.w	r3, r3, #2
 8003106:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800310a:	4b19      	ldr	r3, [pc, #100]	; (8003170 <HAL_I2C_MspInit+0xcc>)
 800310c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	60fb      	str	r3, [r7, #12]
 8003116:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003118:	f44f 7340 	mov.w	r3, #768	; 0x300
 800311c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003120:	2312      	movs	r3, #18
 8003122:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003126:	2300      	movs	r3, #0
 8003128:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312c:	2300      	movs	r3, #0
 800312e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003132:	2304      	movs	r3, #4
 8003134:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003138:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800313c:	4619      	mov	r1, r3
 800313e:	480d      	ldr	r0, [pc, #52]	; (8003174 <HAL_I2C_MspInit+0xd0>)
 8003140:	f005 fcf2 	bl	8008b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003144:	4b0a      	ldr	r3, [pc, #40]	; (8003170 <HAL_I2C_MspInit+0xcc>)
 8003146:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800314a:	4a09      	ldr	r2, [pc, #36]	; (8003170 <HAL_I2C_MspInit+0xcc>)
 800314c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003150:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003154:	4b06      	ldr	r3, [pc, #24]	; (8003170 <HAL_I2C_MspInit+0xcc>)
 8003156:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800315a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800315e:	60bb      	str	r3, [r7, #8]
 8003160:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003162:	bf00      	nop
 8003164:	37e8      	adds	r7, #232	; 0xe8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40005400 	.word	0x40005400
 8003170:	58024400 	.word	0x58024400
 8003174:	58020400 	.word	0x58020400

08003178 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b0b2      	sub	sp, #200	; 0xc8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003180:	f107 0308 	add.w	r3, r7, #8
 8003184:	22c0      	movs	r2, #192	; 0xc0
 8003186:	2100      	movs	r1, #0
 8003188:	4618      	mov	r0, r3
 800318a:	f013 faef 	bl	801676c <memset>
  if(hrtc->Instance==RTC)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a10      	ldr	r2, [pc, #64]	; (80031d4 <HAL_RTC_MspInit+0x5c>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d118      	bne.n	80031ca <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003198:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 80031a4:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <HAL_RTC_MspInit+0x60>)
 80031a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031aa:	f107 0308 	add.w	r3, r7, #8
 80031ae:	4618      	mov	r0, r3
 80031b0:	f007 fd46 	bl	800ac40 <HAL_RCCEx_PeriphCLKConfig>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_RTC_MspInit+0x46>
    {
      Error_Handler();
 80031ba:	f7ff fdb3 	bl	8002d24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80031be:	4b07      	ldr	r3, [pc, #28]	; (80031dc <HAL_RTC_MspInit+0x64>)
 80031c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c2:	4a06      	ldr	r2, [pc, #24]	; (80031dc <HAL_RTC_MspInit+0x64>)
 80031c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031c8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80031ca:	bf00      	nop
 80031cc:	37c8      	adds	r7, #200	; 0xc8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	58004000 	.word	0x58004000
 80031d8:	00019300 	.word	0x00019300
 80031dc:	58024400 	.word	0x58024400

080031e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b0bc      	sub	sp, #240	; 0xf0
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80031ec:	2200      	movs	r2, #0
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	605a      	str	r2, [r3, #4]
 80031f2:	609a      	str	r2, [r3, #8]
 80031f4:	60da      	str	r2, [r3, #12]
 80031f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031f8:	f107 0318 	add.w	r3, r7, #24
 80031fc:	22c0      	movs	r2, #192	; 0xc0
 80031fe:	2100      	movs	r1, #0
 8003200:	4618      	mov	r0, r3
 8003202:	f013 fab3 	bl	801676c <memset>
  if(hspi->Instance==SPI1)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a4c      	ldr	r2, [pc, #304]	; (800333c <HAL_SPI_MspInit+0x15c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d145      	bne.n	800329c <HAL_SPI_MspInit+0xbc>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003210:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003214:	f04f 0300 	mov.w	r3, #0
 8003218:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800321c:	2300      	movs	r3, #0
 800321e:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003220:	f107 0318 	add.w	r3, r7, #24
 8003224:	4618      	mov	r0, r3
 8003226:	f007 fd0b 	bl	800ac40 <HAL_RCCEx_PeriphCLKConfig>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003230:	f7ff fd78 	bl	8002d24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003234:	4b42      	ldr	r3, [pc, #264]	; (8003340 <HAL_SPI_MspInit+0x160>)
 8003236:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800323a:	4a41      	ldr	r2, [pc, #260]	; (8003340 <HAL_SPI_MspInit+0x160>)
 800323c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003240:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003244:	4b3e      	ldr	r3, [pc, #248]	; (8003340 <HAL_SPI_MspInit+0x160>)
 8003246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800324a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800324e:	617b      	str	r3, [r7, #20]
 8003250:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003252:	4b3b      	ldr	r3, [pc, #236]	; (8003340 <HAL_SPI_MspInit+0x160>)
 8003254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003258:	4a39      	ldr	r2, [pc, #228]	; (8003340 <HAL_SPI_MspInit+0x160>)
 800325a:	f043 0302 	orr.w	r3, r3, #2
 800325e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003262:	4b37      	ldr	r3, [pc, #220]	; (8003340 <HAL_SPI_MspInit+0x160>)
 8003264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003270:	2318      	movs	r3, #24
 8003272:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003276:	2302      	movs	r3, #2
 8003278:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	2300      	movs	r3, #0
 800327e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003282:	2300      	movs	r3, #0
 8003284:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003288:	2305      	movs	r3, #5
 800328a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800328e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003292:	4619      	mov	r1, r3
 8003294:	482b      	ldr	r0, [pc, #172]	; (8003344 <HAL_SPI_MspInit+0x164>)
 8003296:	f005 fc47 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800329a:	e04a      	b.n	8003332 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a29      	ldr	r2, [pc, #164]	; (8003348 <HAL_SPI_MspInit+0x168>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d145      	bne.n	8003332 <HAL_SPI_MspInit+0x152>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80032a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032aa:	f04f 0300 	mov.w	r3, #0
 80032ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032b6:	f107 0318 	add.w	r3, r7, #24
 80032ba:	4618      	mov	r0, r3
 80032bc:	f007 fcc0 	bl	800ac40 <HAL_RCCEx_PeriphCLKConfig>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d001      	beq.n	80032ca <HAL_SPI_MspInit+0xea>
      Error_Handler();
 80032c6:	f7ff fd2d 	bl	8002d24 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032ca:	4b1d      	ldr	r3, [pc, #116]	; (8003340 <HAL_SPI_MspInit+0x160>)
 80032cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032d0:	4a1b      	ldr	r2, [pc, #108]	; (8003340 <HAL_SPI_MspInit+0x160>)
 80032d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032d6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80032da:	4b19      	ldr	r3, [pc, #100]	; (8003340 <HAL_SPI_MspInit+0x160>)
 80032dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032e4:	60fb      	str	r3, [r7, #12]
 80032e6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e8:	4b15      	ldr	r3, [pc, #84]	; (8003340 <HAL_SPI_MspInit+0x160>)
 80032ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032ee:	4a14      	ldr	r2, [pc, #80]	; (8003340 <HAL_SPI_MspInit+0x160>)
 80032f0:	f043 0302 	orr.w	r3, r3, #2
 80032f4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80032f8:	4b11      	ldr	r3, [pc, #68]	; (8003340 <HAL_SPI_MspInit+0x160>)
 80032fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	60bb      	str	r3, [r7, #8]
 8003304:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8003306:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800330a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330e:	2302      	movs	r3, #2
 8003310:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003314:	2300      	movs	r3, #0
 8003316:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800331a:	2300      	movs	r3, #0
 800331c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003320:	2305      	movs	r3, #5
 8003322:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003326:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800332a:	4619      	mov	r1, r3
 800332c:	4805      	ldr	r0, [pc, #20]	; (8003344 <HAL_SPI_MspInit+0x164>)
 800332e:	f005 fbfb 	bl	8008b28 <HAL_GPIO_Init>
}
 8003332:	bf00      	nop
 8003334:	37f0      	adds	r7, #240	; 0xf0
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	40013000 	.word	0x40013000
 8003340:	58024400 	.word	0x58024400
 8003344:	58020400 	.word	0x58020400
 8003348:	40003800 	.word	0x40003800

0800334c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a46      	ldr	r2, [pc, #280]	; (8003474 <HAL_TIM_Base_MspInit+0x128>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d12f      	bne.n	80033be <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800335e:	4b46      	ldr	r3, [pc, #280]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 8003360:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003364:	4a44      	ldr	r2, [pc, #272]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 8003366:	f043 0301 	orr.w	r3, r3, #1
 800336a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800336e:	4b42      	ldr	r3, [pc, #264]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 8003370:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003374:	f003 0301 	and.w	r3, r3, #1
 8003378:	617b      	str	r3, [r7, #20]
 800337a:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 5, 0);
 800337c:	2200      	movs	r2, #0
 800337e:	2105      	movs	r1, #5
 8003380:	2018      	movs	r0, #24
 8003382:	f002 f95b 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8003386:	2018      	movs	r0, #24
 8003388:	f002 f972 	bl	8005670 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 800338c:	2200      	movs	r2, #0
 800338e:	2105      	movs	r1, #5
 8003390:	2019      	movs	r0, #25
 8003392:	f002 f953 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003396:	2019      	movs	r0, #25
 8003398:	f002 f96a 	bl	8005670 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 5, 0);
 800339c:	2200      	movs	r2, #0
 800339e:	2105      	movs	r1, #5
 80033a0:	201a      	movs	r0, #26
 80033a2:	f002 f94b 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80033a6:	201a      	movs	r0, #26
 80033a8:	f002 f962 	bl	8005670 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 80033ac:	2200      	movs	r2, #0
 80033ae:	2105      	movs	r1, #5
 80033b0:	201b      	movs	r0, #27
 80033b2:	f002 f943 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80033b6:	201b      	movs	r0, #27
 80033b8:	f002 f95a 	bl	8005670 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80033bc:	e055      	b.n	800346a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM2)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c6:	d117      	bne.n	80033f8 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033c8:	4b2b      	ldr	r3, [pc, #172]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 80033ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80033ce:	4a2a      	ldr	r2, [pc, #168]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 80033d0:	f043 0301 	orr.w	r3, r3, #1
 80033d4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80033d8:	4b27      	ldr	r3, [pc, #156]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 80033da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80033de:	f003 0301 	and.w	r3, r3, #1
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80033e6:	2200      	movs	r2, #0
 80033e8:	2105      	movs	r1, #5
 80033ea:	201c      	movs	r0, #28
 80033ec:	f002 f926 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80033f0:	201c      	movs	r0, #28
 80033f2:	f002 f93d 	bl	8005670 <HAL_NVIC_EnableIRQ>
}
 80033f6:	e038      	b.n	800346a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM3)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1f      	ldr	r2, [pc, #124]	; (800347c <HAL_TIM_Base_MspInit+0x130>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d117      	bne.n	8003432 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003402:	4b1d      	ldr	r3, [pc, #116]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 8003404:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003408:	4a1b      	ldr	r2, [pc, #108]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 800340a:	f043 0302 	orr.w	r3, r3, #2
 800340e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003412:	4b19      	ldr	r3, [pc, #100]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 8003414:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8003420:	2200      	movs	r2, #0
 8003422:	2105      	movs	r1, #5
 8003424:	201d      	movs	r0, #29
 8003426:	f002 f909 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800342a:	201d      	movs	r0, #29
 800342c:	f002 f920 	bl	8005670 <HAL_NVIC_EnableIRQ>
}
 8003430:	e01b      	b.n	800346a <HAL_TIM_Base_MspInit+0x11e>
  else if(htim_base->Instance==TIM4)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a12      	ldr	r2, [pc, #72]	; (8003480 <HAL_TIM_Base_MspInit+0x134>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d116      	bne.n	800346a <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800343c:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 800343e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003442:	4a0d      	ldr	r2, [pc, #52]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 8003444:	f043 0304 	orr.w	r3, r3, #4
 8003448:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800344c:	4b0a      	ldr	r3, [pc, #40]	; (8003478 <HAL_TIM_Base_MspInit+0x12c>)
 800344e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003452:	f003 0304 	and.w	r3, r3, #4
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800345a:	2200      	movs	r2, #0
 800345c:	2105      	movs	r1, #5
 800345e:	201e      	movs	r0, #30
 8003460:	f002 f8ec 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003464:	201e      	movs	r0, #30
 8003466:	f002 f903 	bl	8005670 <HAL_NVIC_EnableIRQ>
}
 800346a:	bf00      	nop
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	40010000 	.word	0x40010000
 8003478:	58024400 	.word	0x58024400
 800347c:	40000400 	.word	0x40000400
 8003480:	40000800 	.word	0x40000800

08003484 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08a      	sub	sp, #40	; 0x28
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348c:	f107 0314 	add.w	r3, r7, #20
 8003490:	2200      	movs	r2, #0
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	605a      	str	r2, [r3, #4]
 8003496:	609a      	str	r2, [r3, #8]
 8003498:	60da      	str	r2, [r3, #12]
 800349a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a26      	ldr	r2, [pc, #152]	; (800353c <HAL_TIM_MspPostInit+0xb8>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d120      	bne.n	80034e8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a6:	4b26      	ldr	r3, [pc, #152]	; (8003540 <HAL_TIM_MspPostInit+0xbc>)
 80034a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034ac:	4a24      	ldr	r2, [pc, #144]	; (8003540 <HAL_TIM_MspPostInit+0xbc>)
 80034ae:	f043 0301 	orr.w	r3, r3, #1
 80034b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034b6:	4b22      	ldr	r3, [pc, #136]	; (8003540 <HAL_TIM_MspPostInit+0xbc>)
 80034b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034bc:	f003 0301 	and.w	r3, r3, #1
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80034c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ca:	2302      	movs	r3, #2
 80034cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d2:	2300      	movs	r3, #0
 80034d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034d6:	2301      	movs	r3, #1
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034da:	f107 0314 	add.w	r3, r7, #20
 80034de:	4619      	mov	r1, r3
 80034e0:	4818      	ldr	r0, [pc, #96]	; (8003544 <HAL_TIM_MspPostInit+0xc0>)
 80034e2:	f005 fb21 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80034e6:	e024      	b.n	8003532 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM2)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f0:	d11f      	bne.n	8003532 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034f2:	4b13      	ldr	r3, [pc, #76]	; (8003540 <HAL_TIM_MspPostInit+0xbc>)
 80034f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034f8:	4a11      	ldr	r2, [pc, #68]	; (8003540 <HAL_TIM_MspPostInit+0xbc>)
 80034fa:	f043 0302 	orr.w	r3, r3, #2
 80034fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003502:	4b0f      	ldr	r3, [pc, #60]	; (8003540 <HAL_TIM_MspPostInit+0xbc>)
 8003504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003510:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003514:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003516:	2302      	movs	r3, #2
 8003518:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351a:	2300      	movs	r3, #0
 800351c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800351e:	2300      	movs	r3, #0
 8003520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003522:	2301      	movs	r3, #1
 8003524:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003526:	f107 0314 	add.w	r3, r7, #20
 800352a:	4619      	mov	r1, r3
 800352c:	4806      	ldr	r0, [pc, #24]	; (8003548 <HAL_TIM_MspPostInit+0xc4>)
 800352e:	f005 fafb 	bl	8008b28 <HAL_GPIO_Init>
}
 8003532:	bf00      	nop
 8003534:	3728      	adds	r7, #40	; 0x28
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	40010000 	.word	0x40010000
 8003540:	58024400 	.word	0x58024400
 8003544:	58020000 	.word	0x58020000
 8003548:	58020400 	.word	0x58020400

0800354c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b0ba      	sub	sp, #232	; 0xe8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003554:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]
 800355c:	605a      	str	r2, [r3, #4]
 800355e:	609a      	str	r2, [r3, #8]
 8003560:	60da      	str	r2, [r3, #12]
 8003562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003564:	f107 0310 	add.w	r3, r7, #16
 8003568:	22c0      	movs	r2, #192	; 0xc0
 800356a:	2100      	movs	r1, #0
 800356c:	4618      	mov	r0, r3
 800356e:	f013 f8fd 	bl	801676c <memset>
  if(huart->Instance==USART1)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a41      	ldr	r2, [pc, #260]	; (800367c <HAL_UART_MspInit+0x130>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d17b      	bne.n	8003674 <HAL_UART_MspInit+0x128>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800357c:	f04f 0201 	mov.w	r2, #1
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8003588:	2318      	movs	r3, #24
 800358a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800358e:	f107 0310 	add.w	r3, r7, #16
 8003592:	4618      	mov	r0, r3
 8003594:	f007 fb54 	bl	800ac40 <HAL_RCCEx_PeriphCLKConfig>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800359e:	f7ff fbc1 	bl	8002d24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035a2:	4b37      	ldr	r3, [pc, #220]	; (8003680 <HAL_UART_MspInit+0x134>)
 80035a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035a8:	4a35      	ldr	r2, [pc, #212]	; (8003680 <HAL_UART_MspInit+0x134>)
 80035aa:	f043 0310 	orr.w	r3, r3, #16
 80035ae:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80035b2:	4b33      	ldr	r3, [pc, #204]	; (8003680 <HAL_UART_MspInit+0x134>)
 80035b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80035b8:	f003 0310 	and.w	r3, r3, #16
 80035bc:	60fb      	str	r3, [r7, #12]
 80035be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c0:	4b2f      	ldr	r3, [pc, #188]	; (8003680 <HAL_UART_MspInit+0x134>)
 80035c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035c6:	4a2e      	ldr	r2, [pc, #184]	; (8003680 <HAL_UART_MspInit+0x134>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035d0:	4b2b      	ldr	r3, [pc, #172]	; (8003680 <HAL_UART_MspInit+0x134>)
 80035d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	60bb      	str	r3, [r7, #8]
 80035dc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80035de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80035e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e6:	2302      	movs	r3, #2
 80035e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ec:	2300      	movs	r3, #0
 80035ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f2:	2300      	movs	r3, #0
 80035f4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80035f8:	2307      	movs	r3, #7
 80035fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035fe:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003602:	4619      	mov	r1, r3
 8003604:	481f      	ldr	r0, [pc, #124]	; (8003684 <HAL_UART_MspInit+0x138>)
 8003606:	f005 fa8f 	bl	8008b28 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 800360a:	4b1f      	ldr	r3, [pc, #124]	; (8003688 <HAL_UART_MspInit+0x13c>)
 800360c:	4a1f      	ldr	r2, [pc, #124]	; (800368c <HAL_UART_MspInit+0x140>)
 800360e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003610:	4b1d      	ldr	r3, [pc, #116]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003612:	222a      	movs	r2, #42	; 0x2a
 8003614:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003616:	4b1c      	ldr	r3, [pc, #112]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003618:	2240      	movs	r2, #64	; 0x40
 800361a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800361c:	4b1a      	ldr	r3, [pc, #104]	; (8003688 <HAL_UART_MspInit+0x13c>)
 800361e:	2200      	movs	r2, #0
 8003620:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003622:	4b19      	ldr	r3, [pc, #100]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003624:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003628:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800362a:	4b17      	ldr	r3, [pc, #92]	; (8003688 <HAL_UART_MspInit+0x13c>)
 800362c:	2200      	movs	r2, #0
 800362e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003630:	4b15      	ldr	r3, [pc, #84]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003632:	2200      	movs	r2, #0
 8003634:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003636:	4b14      	ldr	r3, [pc, #80]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003638:	2200      	movs	r2, #0
 800363a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800363c:	4b12      	ldr	r3, [pc, #72]	; (8003688 <HAL_UART_MspInit+0x13c>)
 800363e:	2200      	movs	r2, #0
 8003640:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003642:	4b11      	ldr	r3, [pc, #68]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003644:	2200      	movs	r2, #0
 8003646:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003648:	480f      	ldr	r0, [pc, #60]	; (8003688 <HAL_UART_MspInit+0x13c>)
 800364a:	f002 fc25 	bl	8005e98 <HAL_DMA_Init>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8003654:	f7ff fb66 	bl	8002d24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a0b      	ldr	r2, [pc, #44]	; (8003688 <HAL_UART_MspInit+0x13c>)
 800365c:	67da      	str	r2, [r3, #124]	; 0x7c
 800365e:	4a0a      	ldr	r2, [pc, #40]	; (8003688 <HAL_UART_MspInit+0x13c>)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003664:	2200      	movs	r2, #0
 8003666:	2105      	movs	r1, #5
 8003668:	2025      	movs	r0, #37	; 0x25
 800366a:	f001 ffe7 	bl	800563c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800366e:	2025      	movs	r0, #37	; 0x25
 8003670:	f001 fffe 	bl	8005670 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003674:	bf00      	nop
 8003676:	37e8      	adds	r7, #232	; 0xe8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	40011000 	.word	0x40011000
 8003680:	58024400 	.word	0x58024400
 8003684:	58020000 	.word	0x58020000
 8003688:	240006cc 	.word	0x240006cc
 800368c:	40020040 	.word	0x40020040

08003690 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b090      	sub	sp, #64	; 0x40
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b0f      	cmp	r3, #15
 800369c:	d827      	bhi.n	80036ee <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 800369e:	2200      	movs	r2, #0
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	2036      	movs	r0, #54	; 0x36
 80036a4:	f001 ffca 	bl	800563c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80036a8:	2036      	movs	r0, #54	; 0x36
 80036aa:	f001 ffe1 	bl	8005670 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80036ae:	4a29      	ldr	r2, [pc, #164]	; (8003754 <HAL_InitTick+0xc4>)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80036b4:	4b28      	ldr	r3, [pc, #160]	; (8003758 <HAL_InitTick+0xc8>)
 80036b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036ba:	4a27      	ldr	r2, [pc, #156]	; (8003758 <HAL_InitTick+0xc8>)
 80036bc:	f043 0310 	orr.w	r3, r3, #16
 80036c0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80036c4:	4b24      	ldr	r3, [pc, #144]	; (8003758 <HAL_InitTick+0xc8>)
 80036c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036ca:	f003 0310 	and.w	r3, r3, #16
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80036d2:	f107 0210 	add.w	r2, r7, #16
 80036d6:	f107 0314 	add.w	r3, r7, #20
 80036da:	4611      	mov	r1, r2
 80036dc:	4618      	mov	r0, r3
 80036de:	f007 fa6d 	bl	800abbc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80036e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e4:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d106      	bne.n	80036fa <HAL_InitTick+0x6a>
 80036ec:	e001      	b.n	80036f2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e02b      	b.n	800374a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80036f2:	f007 fa37 	bl	800ab64 <HAL_RCC_GetPCLK1Freq>
 80036f6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80036f8:	e004      	b.n	8003704 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80036fa:	f007 fa33 	bl	800ab64 <HAL_RCC_GetPCLK1Freq>
 80036fe:	4603      	mov	r3, r0
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003706:	4a15      	ldr	r2, [pc, #84]	; (800375c <HAL_InitTick+0xcc>)
 8003708:	fba2 2303 	umull	r2, r3, r2, r3
 800370c:	0c9b      	lsrs	r3, r3, #18
 800370e:	3b01      	subs	r3, #1
 8003710:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003712:	4b13      	ldr	r3, [pc, #76]	; (8003760 <HAL_InitTick+0xd0>)
 8003714:	4a13      	ldr	r2, [pc, #76]	; (8003764 <HAL_InitTick+0xd4>)
 8003716:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003718:	4b11      	ldr	r3, [pc, #68]	; (8003760 <HAL_InitTick+0xd0>)
 800371a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800371e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003720:	4a0f      	ldr	r2, [pc, #60]	; (8003760 <HAL_InitTick+0xd0>)
 8003722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003724:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003726:	4b0e      	ldr	r3, [pc, #56]	; (8003760 <HAL_InitTick+0xd0>)
 8003728:	2200      	movs	r2, #0
 800372a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372c:	4b0c      	ldr	r3, [pc, #48]	; (8003760 <HAL_InitTick+0xd0>)
 800372e:	2200      	movs	r2, #0
 8003730:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003732:	480b      	ldr	r0, [pc, #44]	; (8003760 <HAL_InitTick+0xd0>)
 8003734:	f00a fef5 	bl	800e522 <HAL_TIM_Base_Init>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d104      	bne.n	8003748 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800373e:	4808      	ldr	r0, [pc, #32]	; (8003760 <HAL_InitTick+0xd0>)
 8003740:	f00a ff46 	bl	800e5d0 <HAL_TIM_Base_Start_IT>
 8003744:	4603      	mov	r3, r0
 8003746:	e000      	b.n	800374a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
}
 800374a:	4618      	mov	r0, r3
 800374c:	3740      	adds	r7, #64	; 0x40
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	24000098 	.word	0x24000098
 8003758:	58024400 	.word	0x58024400
 800375c:	431bde83 	.word	0x431bde83
 8003760:	240010bc 	.word	0x240010bc
 8003764:	40001000 	.word	0x40001000

08003768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003768:	b480      	push	{r7}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800376c:	e7fe      	b.n	800376c <NMI_Handler+0x4>

0800376e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800376e:	b480      	push	{r7}
 8003770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003772:	e7fe      	b.n	8003772 <HardFault_Handler+0x4>

08003774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003778:	e7fe      	b.n	8003778 <MemManage_Handler+0x4>

0800377a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800377a:	b480      	push	{r7}
 800377c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800377e:	e7fe      	b.n	800377e <BusFault_Handler+0x4>

08003780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003784:	e7fe      	b.n	8003784 <UsageFault_Handler+0x4>

08003786 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003786:	b480      	push	{r7}
 8003788:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800378a:	bf00      	nop
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003798:	4802      	ldr	r0, [pc, #8]	; (80037a4 <DMA1_Stream0_IRQHandler+0x10>)
 800379a:	f003 fea7 	bl	80074ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800379e:	bf00      	nop
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	24000204 	.word	0x24000204

080037a8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80037ac:	4802      	ldr	r0, [pc, #8]	; (80037b8 <DMA1_Stream1_IRQHandler+0x10>)
 80037ae:	f003 fe9d 	bl	80074ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80037b2:	bf00      	nop
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	2400027c 	.word	0x2400027c

080037bc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80037c0:	4802      	ldr	r0, [pc, #8]	; (80037cc <DMA1_Stream2_IRQHandler+0x10>)
 80037c2:	f003 fe93 	bl	80074ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	240006cc 	.word	0x240006cc

080037d0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80037d4:	4802      	ldr	r0, [pc, #8]	; (80037e0 <DMA1_Stream5_IRQHandler+0x10>)
 80037d6:	f003 fe89 	bl	80074ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80037da:	bf00      	nop
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	24000308 	.word	0x24000308

080037e4 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037e8:	4802      	ldr	r0, [pc, #8]	; (80037f4 <TIM1_BRK_IRQHandler+0x10>)
 80037ea:	f00b fa08 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	24000508 	.word	0x24000508

080037f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037fc:	4802      	ldr	r0, [pc, #8]	; (8003808 <TIM1_UP_IRQHandler+0x10>)
 80037fe:	f00b f9fe 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	24000508 	.word	0x24000508

0800380c <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003810:	4802      	ldr	r0, [pc, #8]	; (800381c <TIM1_TRG_COM_IRQHandler+0x10>)
 8003812:	f00b f9f4 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8003816:	bf00      	nop
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	24000508 	.word	0x24000508

08003820 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003824:	4802      	ldr	r0, [pc, #8]	; (8003830 <TIM1_CC_IRQHandler+0x10>)
 8003826:	f00b f9ea 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800382a:	bf00      	nop
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	24000508 	.word	0x24000508

08003834 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003838:	4802      	ldr	r0, [pc, #8]	; (8003844 <TIM2_IRQHandler+0x10>)
 800383a:	f00b f9e0 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800383e:	bf00      	nop
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	24000554 	.word	0x24000554

08003848 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800384c:	4802      	ldr	r0, [pc, #8]	; (8003858 <TIM3_IRQHandler+0x10>)
 800384e:	f00b f9d6 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003852:	bf00      	nop
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	240005a0 	.word	0x240005a0

0800385c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003860:	4802      	ldr	r0, [pc, #8]	; (800386c <TIM4_IRQHandler+0x10>)
 8003862:	f00b f9cc 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003866:	bf00      	nop
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	240005ec 	.word	0x240005ec

08003870 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003874:	4802      	ldr	r0, [pc, #8]	; (8003880 <USART1_IRQHandler+0x10>)
 8003876:	f00c fd85 	bl	8010384 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800387a:	bf00      	nop
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	24000638 	.word	0x24000638

08003884 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac1.State != HAL_DAC_STATE_RESET) {
 8003888:	4b06      	ldr	r3, [pc, #24]	; (80038a4 <TIM6_DAC_IRQHandler+0x20>)
 800388a:	791b      	ldrb	r3, [r3, #4]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac1);
 8003892:	4804      	ldr	r0, [pc, #16]	; (80038a4 <TIM6_DAC_IRQHandler+0x20>)
 8003894:	f002 f881 	bl	800599a <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8003898:	4803      	ldr	r0, [pc, #12]	; (80038a8 <TIM6_DAC_IRQHandler+0x24>)
 800389a:	f00b f9b0 	bl	800ebfe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800389e:	bf00      	nop
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	240002f4 	.word	0x240002f4
 80038a8:	240010bc 	.word	0x240010bc

080038ac <ITM_SendChar>:
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	71fb      	strb	r3, [r7, #7]
 80038b6:	4b0f      	ldr	r3, [pc, #60]	; (80038f4 <ITM_SendChar+0x48>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a0e      	ldr	r2, [pc, #56]	; (80038f4 <ITM_SendChar+0x48>)
 80038bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <ITM_SendChar+0x4c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a0c      	ldr	r2, [pc, #48]	; (80038f8 <ITM_SendChar+0x4c>)
 80038c8:	f043 0301 	orr.w	r3, r3, #1
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	bf00      	nop
 80038d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f8      	beq.n	80038d0 <ITM_SendChar+0x24>
 80038de:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000edfc 	.word	0xe000edfc
 80038f8:	e0000e00 	.word	0xe0000e00

080038fc <_read>:
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	2300      	movs	r3, #0
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	e00a      	b.n	8003924 <_read+0x28>
 800390e:	f3af 8000 	nop.w
 8003912:	4601      	mov	r1, r0
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	60ba      	str	r2, [r7, #8]
 800391a:	b2ca      	uxtb	r2, r1
 800391c:	701a      	strb	r2, [r3, #0]
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	3301      	adds	r3, #1
 8003922:	617b      	str	r3, [r7, #20]
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	429a      	cmp	r2, r3
 800392a:	dbf0      	blt.n	800390e <_read+0x12>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <_write>:
 8003936:	b580      	push	{r7, lr}
 8003938:	b086      	sub	sp, #24
 800393a:	af00      	add	r7, sp, #0
 800393c:	60f8      	str	r0, [r7, #12]
 800393e:	60b9      	str	r1, [r7, #8]
 8003940:	607a      	str	r2, [r7, #4]
 8003942:	2300      	movs	r3, #0
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	e009      	b.n	800395c <_write+0x26>
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	60ba      	str	r2, [r7, #8]
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	f7ff ffab 	bl	80038ac <ITM_SendChar>
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	3301      	adds	r3, #1
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	429a      	cmp	r2, r3
 8003962:	dbf1      	blt.n	8003948 <_write+0x12>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4618      	mov	r0, r3
 8003968:	3718      	adds	r7, #24
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <_close>:
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800397a:	4618      	mov	r0, r3
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr

08003986 <_fstat>:
 8003986:	b480      	push	{r7}
 8003988:	b083      	sub	sp, #12
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
 800398e:	6039      	str	r1, [r7, #0]
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003996:	605a      	str	r2, [r3, #4]
 8003998:	2300      	movs	r3, #0
 800399a:	4618      	mov	r0, r3
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <_isatty>:
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
 80039ae:	2301      	movs	r3, #1
 80039b0:	4618      	mov	r0, r3
 80039b2:	370c      	adds	r7, #12
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr

080039bc <_lseek>:
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
 80039c8:	2300      	movs	r3, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
	...

080039d8 <_sbrk>:
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	4a14      	ldr	r2, [pc, #80]	; (8003a34 <_sbrk+0x5c>)
 80039e2:	4b15      	ldr	r3, [pc, #84]	; (8003a38 <_sbrk+0x60>)
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	617b      	str	r3, [r7, #20]
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	4b13      	ldr	r3, [pc, #76]	; (8003a3c <_sbrk+0x64>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d102      	bne.n	80039fa <_sbrk+0x22>
 80039f4:	4b11      	ldr	r3, [pc, #68]	; (8003a3c <_sbrk+0x64>)
 80039f6:	4a12      	ldr	r2, [pc, #72]	; (8003a40 <_sbrk+0x68>)
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	4b10      	ldr	r3, [pc, #64]	; (8003a3c <_sbrk+0x64>)
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4413      	add	r3, r2
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d207      	bcs.n	8003a18 <_sbrk+0x40>
 8003a08:	f012 fe68 	bl	80166dc <__errno>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	220c      	movs	r2, #12
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a16:	e009      	b.n	8003a2c <_sbrk+0x54>
 8003a18:	4b08      	ldr	r3, [pc, #32]	; (8003a3c <_sbrk+0x64>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <_sbrk+0x64>)
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4413      	add	r3, r2
 8003a26:	4a05      	ldr	r2, [pc, #20]	; (8003a3c <_sbrk+0x64>)
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	24080000 	.word	0x24080000
 8003a38:	00000400 	.word	0x00000400
 8003a3c:	24001108 	.word	0x24001108
 8003a40:	24005a70 	.word	0x24005a70

08003a44 <SystemInit>:
 *         Initialize the FPU setting and  vector table location
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8003a48:	4b37      	ldr	r3, [pc, #220]	; (8003b28 <SystemInit+0xe4>)
 8003a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a4e:	4a36      	ldr	r2, [pc, #216]	; (8003b28 <SystemInit+0xe4>)
 8003a50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/

	/* Increasing the CPU frequency */
	if (FLASH_LATENCY_DEFAULT > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8003a58:	4b34      	ldr	r3, [pc, #208]	; (8003b2c <SystemInit+0xe8>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 030f 	and.w	r3, r3, #15
 8003a60:	2b06      	cmp	r3, #6
 8003a62:	d807      	bhi.n	8003a74 <SystemInit+0x30>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8003a64:	4b31      	ldr	r3, [pc, #196]	; (8003b2c <SystemInit+0xe8>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f023 030f 	bic.w	r3, r3, #15
 8003a6c:	4a2f      	ldr	r2, [pc, #188]	; (8003b2c <SystemInit+0xe8>)
 8003a6e:	f043 0307 	orr.w	r3, r3, #7
 8003a72:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

	/* Set HSION bit */
	RCC->CR |= RCC_CR_HSION;
 8003a74:	4b2e      	ldr	r3, [pc, #184]	; (8003b30 <SystemInit+0xec>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a2d      	ldr	r2, [pc, #180]	; (8003b30 <SystemInit+0xec>)
 8003a7a:	f043 0301 	orr.w	r3, r3, #1
 8003a7e:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 8003a80:	4b2b      	ldr	r3, [pc, #172]	; (8003b30 <SystemInit+0xec>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	611a      	str	r2, [r3, #16]

	/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
	RCC->CR &= 0xEAF6ED7FU;
 8003a86:	4b2a      	ldr	r3, [pc, #168]	; (8003b30 <SystemInit+0xec>)
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	4929      	ldr	r1, [pc, #164]	; (8003b30 <SystemInit+0xec>)
 8003a8c:	4b29      	ldr	r3, [pc, #164]	; (8003b34 <SystemInit+0xf0>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	600b      	str	r3, [r1, #0]

	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLASH_LATENCY_DEFAULT < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))) {
 8003a92:	4b26      	ldr	r3, [pc, #152]	; (8003b2c <SystemInit+0xe8>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d007      	beq.n	8003aae <SystemInit+0x6a>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY,
 8003a9e:	4b23      	ldr	r3, [pc, #140]	; (8003b2c <SystemInit+0xe8>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f023 030f 	bic.w	r3, r3, #15
 8003aa6:	4a21      	ldr	r2, [pc, #132]	; (8003b2c <SystemInit+0xe8>)
 8003aa8:	f043 0307 	orr.w	r3, r3, #7
 8003aac:	6013      	str	r3, [r2, #0]
				(uint32_t)(FLASH_LATENCY_DEFAULT));
	}

#if defined(D3_SRAM_BASE)
	/* Reset D1CFGR register */
	RCC->D1CFGR = 0x00000000;
 8003aae:	4b20      	ldr	r3, [pc, #128]	; (8003b30 <SystemInit+0xec>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	619a      	str	r2, [r3, #24]

	/* Reset D2CFGR register */
	RCC->D2CFGR = 0x00000000;
 8003ab4:	4b1e      	ldr	r3, [pc, #120]	; (8003b30 <SystemInit+0xec>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	61da      	str	r2, [r3, #28]

	/* Reset D3CFGR register */
	RCC->D3CFGR = 0x00000000;
 8003aba:	4b1d      	ldr	r3, [pc, #116]	; (8003b30 <SystemInit+0xec>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	621a      	str	r2, [r3, #32]

	/* Reset SRDCFGR register */
	RCC->SRDCFGR = 0x00000000;
#endif
	/* Reset PLLCKSELR register */
	RCC->PLLCKSELR = 0x02020200;
 8003ac0:	4b1b      	ldr	r3, [pc, #108]	; (8003b30 <SystemInit+0xec>)
 8003ac2:	4a1d      	ldr	r2, [pc, #116]	; (8003b38 <SystemInit+0xf4>)
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x01FF0000;
 8003ac6:	4b1a      	ldr	r3, [pc, #104]	; (8003b30 <SystemInit+0xec>)
 8003ac8:	4a1c      	ldr	r2, [pc, #112]	; (8003b3c <SystemInit+0xf8>)
 8003aca:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Reset PLL1DIVR register */
	RCC->PLL1DIVR = 0x01010280;
 8003acc:	4b18      	ldr	r3, [pc, #96]	; (8003b30 <SystemInit+0xec>)
 8003ace:	4a1c      	ldr	r2, [pc, #112]	; (8003b40 <SystemInit+0xfc>)
 8003ad0:	631a      	str	r2, [r3, #48]	; 0x30
	/* Reset PLL1FRACR register */
	RCC->PLL1FRACR = 0x00000000;
 8003ad2:	4b17      	ldr	r3, [pc, #92]	; (8003b30 <SystemInit+0xec>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	635a      	str	r2, [r3, #52]	; 0x34

	/* Reset PLL2DIVR register */
	RCC->PLL2DIVR = 0x01010280;
 8003ad8:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <SystemInit+0xec>)
 8003ada:	4a19      	ldr	r2, [pc, #100]	; (8003b40 <SystemInit+0xfc>)
 8003adc:	639a      	str	r2, [r3, #56]	; 0x38

	/* Reset PLL2FRACR register */

	RCC->PLL2FRACR = 0x00000000;
 8003ade:	4b14      	ldr	r3, [pc, #80]	; (8003b30 <SystemInit+0xec>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	63da      	str	r2, [r3, #60]	; 0x3c
	/* Reset PLL3DIVR register */
	RCC->PLL3DIVR = 0x01010280;
 8003ae4:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <SystemInit+0xec>)
 8003ae6:	4a16      	ldr	r2, [pc, #88]	; (8003b40 <SystemInit+0xfc>)
 8003ae8:	641a      	str	r2, [r3, #64]	; 0x40

	/* Reset PLL3FRACR register */
	RCC->PLL3FRACR = 0x00000000;
 8003aea:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <SystemInit+0xec>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	645a      	str	r2, [r3, #68]	; 0x44

	/* Reset HSEBYP bit */
	RCC->CR &= 0xFFFBFFFFU;
 8003af0:	4b0f      	ldr	r3, [pc, #60]	; (8003b30 <SystemInit+0xec>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a0e      	ldr	r2, [pc, #56]	; (8003b30 <SystemInit+0xec>)
 8003af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003afa:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIER = 0x00000000;
 8003afc:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <SystemInit+0xec>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
	/* dual core CM7 or single core line */
	if ((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U) {
 8003b02:	4b10      	ldr	r3, [pc, #64]	; (8003b44 <SystemInit+0x100>)
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <SystemInit+0x104>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b0e:	d202      	bcs.n	8003b16 <SystemInit+0xd2>
		/* if stm32h7 revY*/
		/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
		*((__IO uint32_t*) 0x51008108) = 0x000000001U;
 8003b10:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <SystemInit+0x108>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]
	/*
	 * Disable the FMC bank1 (enabled after reset).
	 * This, prevents CPU speculation access on this bank which blocks the use of FMC during
	 * 24us. During this time the others FMC master (such as LTDC) cannot use it!
	 */
	FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003b16:	4b0e      	ldr	r3, [pc, #56]	; (8003b50 <SystemInit+0x10c>)
 8003b18:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003b1c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003b1e:	bf00      	nop
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr
 8003b28:	e000ed00 	.word	0xe000ed00
 8003b2c:	52002000 	.word	0x52002000
 8003b30:	58024400 	.word	0x58024400
 8003b34:	eaf6ed7f 	.word	0xeaf6ed7f
 8003b38:	02020200 	.word	0x02020200
 8003b3c:	01ff0000 	.word	0x01ff0000
 8003b40:	01010280 	.word	0x01010280
 8003b44:	5c001000 	.word	0x5c001000
 8003b48:	ffff0000 	.word	0xffff0000
 8003b4c:	51008108 	.word	0x51008108
 8003b50:	52004000 	.word	0x52004000

08003b54 <Reset_Handler>:
 8003b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b8c <LoopFillZerobss+0xe>
 8003b58:	f7ff ff74 	bl	8003a44 <SystemInit>
 8003b5c:	480c      	ldr	r0, [pc, #48]	; (8003b90 <LoopFillZerobss+0x12>)
 8003b5e:	490d      	ldr	r1, [pc, #52]	; (8003b94 <LoopFillZerobss+0x16>)
 8003b60:	4a0d      	ldr	r2, [pc, #52]	; (8003b98 <LoopFillZerobss+0x1a>)
 8003b62:	2300      	movs	r3, #0
 8003b64:	e002      	b.n	8003b6c <LoopCopyDataInit>

08003b66 <CopyDataInit>:
 8003b66:	58d4      	ldr	r4, [r2, r3]
 8003b68:	50c4      	str	r4, [r0, r3]
 8003b6a:	3304      	adds	r3, #4

08003b6c <LoopCopyDataInit>:
 8003b6c:	18c4      	adds	r4, r0, r3
 8003b6e:	428c      	cmp	r4, r1
 8003b70:	d3f9      	bcc.n	8003b66 <CopyDataInit>
 8003b72:	4a0a      	ldr	r2, [pc, #40]	; (8003b9c <LoopFillZerobss+0x1e>)
 8003b74:	4c0a      	ldr	r4, [pc, #40]	; (8003ba0 <LoopFillZerobss+0x22>)
 8003b76:	2300      	movs	r3, #0
 8003b78:	e001      	b.n	8003b7e <LoopFillZerobss>

08003b7a <FillZerobss>:
 8003b7a:	6013      	str	r3, [r2, #0]
 8003b7c:	3204      	adds	r2, #4

08003b7e <LoopFillZerobss>:
 8003b7e:	42a2      	cmp	r2, r4
 8003b80:	d3fb      	bcc.n	8003b7a <FillZerobss>
 8003b82:	f012 fdb1 	bl	80166e8 <__libc_init_array>
 8003b86:	f7fd f9a5 	bl	8000ed4 <main>
 8003b8a:	4770      	bx	lr
 8003b8c:	24080000 	.word	0x24080000
 8003b90:	24000000 	.word	0x24000000
 8003b94:	24000108 	.word	0x24000108
 8003b98:	080175e4 	.word	0x080175e4
 8003b9c:	24000120 	.word	0x24000120
 8003ba0:	24005a70 	.word	0x24005a70

08003ba4 <ADC3_IRQHandler>:
 8003ba4:	e7fe      	b.n	8003ba4 <ADC3_IRQHandler>
	...

08003ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bae:	2003      	movs	r0, #3
 8003bb0:	f001 fd39 	bl	8005626 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003bb4:	f006 fe2c 	bl	800a810 <HAL_RCC_GetSysClockFreq>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	4b15      	ldr	r3, [pc, #84]	; (8003c10 <HAL_Init+0x68>)
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	0a1b      	lsrs	r3, r3, #8
 8003bc0:	f003 030f 	and.w	r3, r3, #15
 8003bc4:	4913      	ldr	r1, [pc, #76]	; (8003c14 <HAL_Init+0x6c>)
 8003bc6:	5ccb      	ldrb	r3, [r1, r3]
 8003bc8:	f003 031f 	and.w	r3, r3, #31
 8003bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003bd2:	4b0f      	ldr	r3, [pc, #60]	; (8003c10 <HAL_Init+0x68>)
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	f003 030f 	and.w	r3, r3, #15
 8003bda:	4a0e      	ldr	r2, [pc, #56]	; (8003c14 <HAL_Init+0x6c>)
 8003bdc:	5cd3      	ldrb	r3, [r2, r3]
 8003bde:	f003 031f 	and.w	r3, r3, #31
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	fa22 f303 	lsr.w	r3, r2, r3
 8003be8:	4a0b      	ldr	r2, [pc, #44]	; (8003c18 <HAL_Init+0x70>)
 8003bea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003bec:	4a0b      	ldr	r2, [pc, #44]	; (8003c1c <HAL_Init+0x74>)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003bf2:	2005      	movs	r0, #5
 8003bf4:	f7ff fd4c 	bl	8003690 <HAL_InitTick>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e002      	b.n	8003c08 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003c02:	f7ff f895 	bl	8002d30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	58024400 	.word	0x58024400
 8003c14:	08017530 	.word	0x08017530
 8003c18:	24000094 	.word	0x24000094
 8003c1c:	24000090 	.word	0x24000090

08003c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c24:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_IncTick+0x20>)
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <HAL_IncTick+0x24>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4413      	add	r3, r2
 8003c30:	4a04      	ldr	r2, [pc, #16]	; (8003c44 <HAL_IncTick+0x24>)
 8003c32:	6013      	str	r3, [r2, #0]
}
 8003c34:	bf00      	nop
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	2400009c 	.word	0x2400009c
 8003c44:	2400110c 	.word	0x2400110c

08003c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c4c:	4b03      	ldr	r3, [pc, #12]	; (8003c5c <HAL_GetTick+0x14>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	2400110c 	.word	0x2400110c

08003c60 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003c64:	4b03      	ldr	r3, [pc, #12]	; (8003c74 <HAL_GetREVID+0x14>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	0c1b      	lsrs	r3, r3, #16
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	5c001000 	.word	0x5c001000

08003c78 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003c82:	4b07      	ldr	r3, [pc, #28]	; (8003ca0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	401a      	ands	r2, r3
 8003c8c:	4904      	ldr	r1, [pc, #16]	; (8003ca0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	604b      	str	r3, [r1, #4]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr
 8003ca0:	58000400 	.word	0x58000400

08003ca4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	609a      	str	r2, [r3, #8]
}
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
 8003d18:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	3360      	adds	r3, #96	; 0x60
 8003d1e:	461a      	mov	r2, r3
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	430b      	orrs	r3, r1
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003d40:	bf00      	nop
 8003d42:	371c      	adds	r7, #28
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	f003 031f 	and.w	r3, r3, #31
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6c:	431a      	orrs	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	611a      	str	r2, [r3, #16]
}
 8003d72:	bf00      	nop
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003d7e:	b480      	push	{r7}
 8003d80:	b087      	sub	sp, #28
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	60b9      	str	r1, [r7, #8]
 8003d88:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	3360      	adds	r3, #96	; 0x60
 8003d8e:	461a      	mov	r2, r3
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4413      	add	r3, r2
 8003d96:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	431a      	orrs	r2, r3
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	601a      	str	r2, [r3, #0]
  }
}
 8003da8:	bf00      	nop
 8003daa:	371c      	adds	r7, #28
 8003dac:	46bd      	mov	sp, r7
 8003dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db2:	4770      	bx	lr

08003db4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b087      	sub	sp, #28
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	3330      	adds	r3, #48	; 0x30
 8003dea:	461a      	mov	r2, r3
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	0a1b      	lsrs	r3, r3, #8
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	f003 030c 	and.w	r3, r3, #12
 8003df6:	4413      	add	r3, r2
 8003df8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	f003 031f 	and.w	r3, r3, #31
 8003e04:	211f      	movs	r1, #31
 8003e06:	fa01 f303 	lsl.w	r3, r1, r3
 8003e0a:	43db      	mvns	r3, r3
 8003e0c:	401a      	ands	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	0e9b      	lsrs	r3, r3, #26
 8003e12:	f003 011f 	and.w	r1, r3, #31
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	f003 031f 	and.w	r3, r3, #31
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	431a      	orrs	r2, r3
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003e26:	bf00      	nop
 8003e28:	371c      	adds	r7, #28
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
 8003e3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f023 0203 	bic.w	r2, r3, #3
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	431a      	orrs	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	60da      	str	r2, [r3, #12]
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	3314      	adds	r3, #20
 8003e68:	461a      	mov	r2, r3
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	0e5b      	lsrs	r3, r3, #25
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	f003 0304 	and.w	r3, r3, #4
 8003e74:	4413      	add	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	0d1b      	lsrs	r3, r3, #20
 8003e80:	f003 031f 	and.w	r3, r3, #31
 8003e84:	2107      	movs	r1, #7
 8003e86:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	0d1b      	lsrs	r3, r3, #20
 8003e92:	f003 031f 	and.w	r3, r3, #31
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	fa01 f303 	lsl.w	r3, r1, r3
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003ea2:	bf00      	nop
 8003ea4:	371c      	adds	r7, #28
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
	...

08003eb0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	401a      	ands	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f003 0318 	and.w	r3, r3, #24
 8003ed2:	4908      	ldr	r1, [pc, #32]	; (8003ef4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003ed4:	40d9      	lsrs	r1, r3
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	400b      	ands	r3, r1
 8003eda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003ee6:	bf00      	nop
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	000fffff 	.word	0x000fffff

08003ef8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f003 031f 	and.w	r3, r3, #31
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	689a      	ldr	r2, [r3, #8]
 8003f20:	4b04      	ldr	r3, [pc, #16]	; (8003f34 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003f22:	4013      	ands	r3, r2
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	6093      	str	r3, [r2, #8]
}
 8003f28:	bf00      	nop
 8003f2a:	370c      	adds	r7, #12
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr
 8003f34:	5fffffc0 	.word	0x5fffffc0

08003f38 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f4c:	d101      	bne.n	8003f52 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr

08003f60 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	4b05      	ldr	r3, [pc, #20]	; (8003f84 <LL_ADC_EnableInternalRegulator+0x24>)
 8003f6e:	4013      	ands	r3, r2
 8003f70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr
 8003f84:	6fffffc0 	.word	0x6fffffc0

08003f88 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f9c:	d101      	bne.n	8003fa2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	4b05      	ldr	r3, [pc, #20]	; (8003fd4 <LL_ADC_Enable+0x24>)
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	f043 0201 	orr.w	r2, r3, #1
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	7fffffc0 	.word	0x7fffffc0

08003fd8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	4b05      	ldr	r3, [pc, #20]	; (8003ffc <LL_ADC_Disable+0x24>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	f043 0202 	orr.w	r2, r3, #2
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	7fffffc0 	.word	0x7fffffc0

08004000 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <LL_ADC_IsEnabled+0x18>
 8004014:	2301      	movs	r3, #1
 8004016:	e000      	b.n	800401a <LL_ADC_IsEnabled+0x1a>
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004026:	b480      	push	{r7}
 8004028:	b083      	sub	sp, #12
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b02      	cmp	r3, #2
 8004038:	d101      	bne.n	800403e <LL_ADC_IsDisableOngoing+0x18>
 800403a:	2301      	movs	r3, #1
 800403c:	e000      	b.n	8004040 <LL_ADC_IsDisableOngoing+0x1a>
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr

0800404c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	4b05      	ldr	r3, [pc, #20]	; (8004070 <LL_ADC_REG_StartConversion+0x24>)
 800405a:	4013      	ands	r3, r2
 800405c:	f043 0204 	orr.w	r2, r3, #4
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	7fffffc0 	.word	0x7fffffc0

08004074 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b04      	cmp	r3, #4
 8004086:	d101      	bne.n	800408c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004088:	2301      	movs	r3, #1
 800408a:	e000      	b.n	800408e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d101      	bne.n	80040b2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80040c0:	b590      	push	{r4, r7, lr}
 80040c2:	b089      	sub	sp, #36	; 0x24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040c8:	2300      	movs	r3, #0
 80040ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e18f      	b.n	80043fa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d109      	bne.n	80040fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7fe fe3f 	bl	8002d6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff ff19 	bl	8003f38 <LL_ADC_IsDeepPowerDownEnabled>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d004      	beq.n	8004116 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f7ff feff 	bl	8003f14 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff ff34 	bl	8003f88 <LL_ADC_IsInternalRegulatorEnabled>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d114      	bne.n	8004150 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff ff18 	bl	8003f60 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004130:	4b87      	ldr	r3, [pc, #540]	; (8004350 <HAL_ADC_Init+0x290>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	099b      	lsrs	r3, r3, #6
 8004136:	4a87      	ldr	r2, [pc, #540]	; (8004354 <HAL_ADC_Init+0x294>)
 8004138:	fba2 2303 	umull	r2, r3, r2, r3
 800413c:	099b      	lsrs	r3, r3, #6
 800413e:	3301      	adds	r3, #1
 8004140:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004142:	e002      	b.n	800414a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	3b01      	subs	r3, #1
 8004148:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1f9      	bne.n	8004144 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff ff17 	bl	8003f88 <LL_ADC_IsInternalRegulatorEnabled>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10d      	bne.n	800417c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004164:	f043 0210 	orr.w	r2, r3, #16
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004170:	f043 0201 	orr.w	r2, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff ff77 	bl	8004074 <LL_ADC_REG_IsConversionOngoing>
 8004186:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800418c:	f003 0310 	and.w	r3, r3, #16
 8004190:	2b00      	cmp	r3, #0
 8004192:	f040 8129 	bne.w	80043e8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	2b00      	cmp	r3, #0
 800419a:	f040 8125 	bne.w	80043e8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80041a6:	f043 0202 	orr.w	r2, r3, #2
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7ff ff24 	bl	8004000 <LL_ADC_IsEnabled>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d136      	bne.n	800422c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a65      	ldr	r2, [pc, #404]	; (8004358 <HAL_ADC_Init+0x298>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d004      	beq.n	80041d2 <HAL_ADC_Init+0x112>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a63      	ldr	r2, [pc, #396]	; (800435c <HAL_ADC_Init+0x29c>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d10e      	bne.n	80041f0 <HAL_ADC_Init+0x130>
 80041d2:	4861      	ldr	r0, [pc, #388]	; (8004358 <HAL_ADC_Init+0x298>)
 80041d4:	f7ff ff14 	bl	8004000 <LL_ADC_IsEnabled>
 80041d8:	4604      	mov	r4, r0
 80041da:	4860      	ldr	r0, [pc, #384]	; (800435c <HAL_ADC_Init+0x29c>)
 80041dc:	f7ff ff10 	bl	8004000 <LL_ADC_IsEnabled>
 80041e0:	4603      	mov	r3, r0
 80041e2:	4323      	orrs	r3, r4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	bf0c      	ite	eq
 80041e8:	2301      	moveq	r3, #1
 80041ea:	2300      	movne	r3, #0
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	e008      	b.n	8004202 <HAL_ADC_Init+0x142>
 80041f0:	485b      	ldr	r0, [pc, #364]	; (8004360 <HAL_ADC_Init+0x2a0>)
 80041f2:	f7ff ff05 	bl	8004000 <LL_ADC_IsEnabled>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	bf0c      	ite	eq
 80041fc:	2301      	moveq	r3, #1
 80041fe:	2300      	movne	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d012      	beq.n	800422c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a53      	ldr	r2, [pc, #332]	; (8004358 <HAL_ADC_Init+0x298>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d004      	beq.n	800421a <HAL_ADC_Init+0x15a>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a51      	ldr	r2, [pc, #324]	; (800435c <HAL_ADC_Init+0x29c>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d101      	bne.n	800421e <HAL_ADC_Init+0x15e>
 800421a:	4a52      	ldr	r2, [pc, #328]	; (8004364 <HAL_ADC_Init+0x2a4>)
 800421c:	e000      	b.n	8004220 <HAL_ADC_Init+0x160>
 800421e:	4a52      	ldr	r2, [pc, #328]	; (8004368 <HAL_ADC_Init+0x2a8>)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	4619      	mov	r1, r3
 8004226:	4610      	mov	r0, r2
 8004228:	f7ff fd3c 	bl	8003ca4 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800422c:	f7ff fd18 	bl	8003c60 <HAL_GetREVID>
 8004230:	4603      	mov	r3, r0
 8004232:	f241 0203 	movw	r2, #4099	; 0x1003
 8004236:	4293      	cmp	r3, r2
 8004238:	d914      	bls.n	8004264 <HAL_ADC_Init+0x1a4>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	2b10      	cmp	r3, #16
 8004240:	d110      	bne.n	8004264 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	7d5b      	ldrb	r3, [r3, #21]
 8004246:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800424c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004252:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	7f1b      	ldrb	r3, [r3, #28]
 8004258:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800425a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800425c:	f043 030c 	orr.w	r3, r3, #12
 8004260:	61bb      	str	r3, [r7, #24]
 8004262:	e00d      	b.n	8004280 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	7d5b      	ldrb	r3, [r3, #21]
 8004268:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800426e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004274:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	7f1b      	ldrb	r3, [r3, #28]
 800427a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800427c:	4313      	orrs	r3, r2
 800427e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	7f1b      	ldrb	r3, [r3, #28]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d106      	bne.n	8004296 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	3b01      	subs	r3, #1
 800428e:	045b      	lsls	r3, r3, #17
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	4313      	orrs	r3, r2
 8004294:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	2b00      	cmp	r3, #0
 800429c:	d009      	beq.n	80042b2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042aa:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68da      	ldr	r2, [r3, #12]
 80042b8:	4b2c      	ldr	r3, [pc, #176]	; (800436c <HAL_ADC_Init+0x2ac>)
 80042ba:	4013      	ands	r3, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6812      	ldr	r2, [r2, #0]
 80042c0:	69b9      	ldr	r1, [r7, #24]
 80042c2:	430b      	orrs	r3, r1
 80042c4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7ff fed2 	bl	8004074 <LL_ADC_REG_IsConversionOngoing>
 80042d0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7ff fedf 	bl	800409a <LL_ADC_INJ_IsConversionOngoing>
 80042dc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d15f      	bne.n	80043a4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d15c      	bne.n	80043a4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	7d1b      	ldrb	r3, [r3, #20]
 80042ee:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80042f4:	4313      	orrs	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	4b1c      	ldr	r3, [pc, #112]	; (8004370 <HAL_ADC_Init+0x2b0>)
 8004300:	4013      	ands	r3, r2
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6812      	ldr	r2, [r2, #0]
 8004306:	69b9      	ldr	r1, [r7, #24]
 8004308:	430b      	orrs	r3, r1
 800430a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004312:	2b01      	cmp	r3, #1
 8004314:	d130      	bne.n	8004378 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691a      	ldr	r2, [r3, #16]
 8004322:	4b14      	ldr	r3, [pc, #80]	; (8004374 <HAL_ADC_Init+0x2b4>)
 8004324:	4013      	ands	r3, r2
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800432a:	3a01      	subs	r2, #1
 800432c:	0411      	lsls	r1, r2, #16
 800432e:	687a      	ldr	r2, [r7, #4]
 8004330:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004332:	4311      	orrs	r1, r2
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004338:	4311      	orrs	r1, r2
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800433e:	430a      	orrs	r2, r1
 8004340:	431a      	orrs	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 0201 	orr.w	r2, r2, #1
 800434a:	611a      	str	r2, [r3, #16]
 800434c:	e01c      	b.n	8004388 <HAL_ADC_Init+0x2c8>
 800434e:	bf00      	nop
 8004350:	24000090 	.word	0x24000090
 8004354:	053e2d63 	.word	0x053e2d63
 8004358:	40022000 	.word	0x40022000
 800435c:	40022100 	.word	0x40022100
 8004360:	58026000 	.word	0x58026000
 8004364:	40022300 	.word	0x40022300
 8004368:	58026300 	.word	0x58026300
 800436c:	fff0c003 	.word	0xfff0c003
 8004370:	ffffbffc 	.word	0xffffbffc
 8004374:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0201 	bic.w	r2, r2, #1
 8004386:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	430a      	orrs	r2, r1
 800439c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 fdec 	bl	8004f7c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d10c      	bne.n	80043c6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b2:	f023 010f 	bic.w	r1, r3, #15
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	699b      	ldr	r3, [r3, #24]
 80043ba:	1e5a      	subs	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	631a      	str	r2, [r3, #48]	; 0x30
 80043c4:	e007      	b.n	80043d6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 020f 	bic.w	r2, r2, #15
 80043d4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043da:	f023 0303 	bic.w	r3, r3, #3
 80043de:	f043 0201 	orr.w	r2, r3, #1
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	655a      	str	r2, [r3, #84]	; 0x54
 80043e6:	e007      	b.n	80043f8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ec:	f043 0210 	orr.w	r2, r3, #16
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80043f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3724      	adds	r7, #36	; 0x24
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd90      	pop	{r4, r7, pc}
 8004402:	bf00      	nop

08004404 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a55      	ldr	r2, [pc, #340]	; (800456c <HAL_ADC_Start_DMA+0x168>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d004      	beq.n	8004424 <HAL_ADC_Start_DMA+0x20>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a54      	ldr	r2, [pc, #336]	; (8004570 <HAL_ADC_Start_DMA+0x16c>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d101      	bne.n	8004428 <HAL_ADC_Start_DMA+0x24>
 8004424:	4b53      	ldr	r3, [pc, #332]	; (8004574 <HAL_ADC_Start_DMA+0x170>)
 8004426:	e000      	b.n	800442a <HAL_ADC_Start_DMA+0x26>
 8004428:	4b53      	ldr	r3, [pc, #332]	; (8004578 <HAL_ADC_Start_DMA+0x174>)
 800442a:	4618      	mov	r0, r3
 800442c:	f7ff fd64 	bl	8003ef8 <LL_ADC_GetMultimode>
 8004430:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff fe1c 	bl	8004074 <LL_ADC_REG_IsConversionOngoing>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	f040 808c 	bne.w	800455c <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800444a:	2b01      	cmp	r3, #1
 800444c:	d101      	bne.n	8004452 <HAL_ADC_Start_DMA+0x4e>
 800444e:	2302      	movs	r3, #2
 8004450:	e087      	b.n	8004562 <HAL_ADC_Start_DMA+0x15e>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d005      	beq.n	800446c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	2b05      	cmp	r3, #5
 8004464:	d002      	beq.n	800446c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	2b09      	cmp	r3, #9
 800446a:	d170      	bne.n	800454e <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f000 fc07 	bl	8004c80 <ADC_Enable>
 8004472:	4603      	mov	r3, r0
 8004474:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004476:	7dfb      	ldrb	r3, [r7, #23]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d163      	bne.n	8004544 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004480:	4b3e      	ldr	r3, [pc, #248]	; (800457c <HAL_ADC_Start_DMA+0x178>)
 8004482:	4013      	ands	r3, r2
 8004484:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a37      	ldr	r2, [pc, #220]	; (8004570 <HAL_ADC_Start_DMA+0x16c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d002      	beq.n	800449c <HAL_ADC_Start_DMA+0x98>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	e000      	b.n	800449e <HAL_ADC_Start_DMA+0x9a>
 800449c:	4b33      	ldr	r3, [pc, #204]	; (800456c <HAL_ADC_Start_DMA+0x168>)
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d002      	beq.n	80044ac <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d105      	bne.n	80044b8 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d006      	beq.n	80044d2 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c8:	f023 0206 	bic.w	r2, r3, #6
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	659a      	str	r2, [r3, #88]	; 0x58
 80044d0:	e002      	b.n	80044d8 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044dc:	4a28      	ldr	r2, [pc, #160]	; (8004580 <HAL_ADC_Start_DMA+0x17c>)
 80044de:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e4:	4a27      	ldr	r2, [pc, #156]	; (8004584 <HAL_ADC_Start_DMA+0x180>)
 80044e6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044ec:	4a26      	ldr	r2, [pc, #152]	; (8004588 <HAL_ADC_Start_DMA+0x184>)
 80044ee:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	221c      	movs	r2, #28
 80044f6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0210 	orr.w	r2, r2, #16
 800450e:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004518:	4619      	mov	r1, r3
 800451a:	4610      	mov	r0, r2
 800451c:	f7ff fc89 	bl	8003e32 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	3340      	adds	r3, #64	; 0x40
 800452a:	4619      	mov	r1, r3
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f002 f80e 	bl	8006550 <HAL_DMA_Start_IT>
 8004534:	4603      	mov	r3, r0
 8004536:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff fd85 	bl	800404c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004542:	e00d      	b.n	8004560 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800454c:	e008      	b.n	8004560 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800455a:	e001      	b.n	8004560 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800455c:	2302      	movs	r3, #2
 800455e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004560:	7dfb      	ldrb	r3, [r7, #23]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	40022000 	.word	0x40022000
 8004570:	40022100 	.word	0x40022100
 8004574:	40022300 	.word	0x40022300
 8004578:	58026300 	.word	0x58026300
 800457c:	fffff0fe 	.word	0xfffff0fe
 8004580:	08004e53 	.word	0x08004e53
 8004584:	08004f2b 	.word	0x08004f2b
 8004588:	08004f47 	.word	0x08004f47

0800458c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b083      	sub	sp, #12
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80045bc:	bf00      	nop
 80045be:	370c      	adds	r7, #12
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr

080045c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b0a1      	sub	sp, #132	; 0x84
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	4a65      	ldr	r2, [pc, #404]	; (8004778 <HAL_ADC_ConfigChannel+0x1b0>)
 80045e2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d101      	bne.n	80045f2 <HAL_ADC_ConfigChannel+0x2a>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e32e      	b.n	8004c50 <HAL_ADC_ConfigChannel+0x688>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f7ff fd38 	bl	8004074 <LL_ADC_REG_IsConversionOngoing>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	f040 8313 	bne.w	8004c32 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2b00      	cmp	r3, #0
 8004612:	db2c      	blt.n	800466e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800461c:	2b00      	cmp	r3, #0
 800461e:	d108      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x6a>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	0e9b      	lsrs	r3, r3, #26
 8004626:	f003 031f 	and.w	r3, r3, #31
 800462a:	2201      	movs	r2, #1
 800462c:	fa02 f303 	lsl.w	r3, r2, r3
 8004630:	e016      	b.n	8004660 <HAL_ADC_ConfigChannel+0x98>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004638:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800463a:	fa93 f3a3 	rbit	r3, r3
 800463e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004640:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004642:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004644:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004646:	2b00      	cmp	r3, #0
 8004648:	d101      	bne.n	800464e <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 800464a:	2320      	movs	r3, #32
 800464c:	e003      	b.n	8004656 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 800464e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004650:	fab3 f383 	clz	r3, r3
 8004654:	b2db      	uxtb	r3, r3
 8004656:	f003 031f 	and.w	r3, r3, #31
 800465a:	2201      	movs	r2, #1
 800465c:	fa02 f303 	lsl.w	r3, r2, r3
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	6812      	ldr	r2, [r2, #0]
 8004664:	69d1      	ldr	r1, [r2, #28]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	6812      	ldr	r2, [r2, #0]
 800466a:	430b      	orrs	r3, r1
 800466c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6818      	ldr	r0, [r3, #0]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	6859      	ldr	r1, [r3, #4]
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	461a      	mov	r2, r3
 800467c:	f7ff fbad 	bl	8003dda <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff fcf5 	bl	8004074 <LL_ADC_REG_IsConversionOngoing>
 800468a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4618      	mov	r0, r3
 8004692:	f7ff fd02 	bl	800409a <LL_ADC_INJ_IsConversionOngoing>
 8004696:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004698:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800469a:	2b00      	cmp	r3, #0
 800469c:	f040 80b8 	bne.w	8004810 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80046a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f040 80b4 	bne.w	8004810 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	6819      	ldr	r1, [r3, #0]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	461a      	mov	r2, r3
 80046b6:	f7ff fbcf 	bl	8003e58 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80046ba:	4b30      	ldr	r3, [pc, #192]	; (800477c <HAL_ADC_ConfigChannel+0x1b4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80046c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046c6:	d10b      	bne.n	80046e0 <HAL_ADC_ConfigChannel+0x118>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	695a      	ldr	r2, [r3, #20]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	089b      	lsrs	r3, r3, #2
 80046d4:	f003 0307 	and.w	r3, r3, #7
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	e01d      	b.n	800471c <HAL_ADC_ConfigChannel+0x154>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f003 0310 	and.w	r3, r3, #16
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10b      	bne.n	8004706 <HAL_ADC_ConfigChannel+0x13e>
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	695a      	ldr	r2, [r3, #20]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	089b      	lsrs	r3, r3, #2
 80046fa:	f003 0307 	and.w	r3, r3, #7
 80046fe:	005b      	lsls	r3, r3, #1
 8004700:	fa02 f303 	lsl.w	r3, r2, r3
 8004704:	e00a      	b.n	800471c <HAL_ADC_ConfigChannel+0x154>
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	089b      	lsrs	r3, r3, #2
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	2b04      	cmp	r3, #4
 8004724:	d02c      	beq.n	8004780 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6818      	ldr	r0, [r3, #0]
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	6919      	ldr	r1, [r3, #16]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004734:	f7ff faea 	bl	8003d0c <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6818      	ldr	r0, [r3, #0]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	6919      	ldr	r1, [r3, #16]
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	7e5b      	ldrb	r3, [r3, #25]
 8004744:	2b01      	cmp	r3, #1
 8004746:	d102      	bne.n	800474e <HAL_ADC_ConfigChannel+0x186>
 8004748:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800474c:	e000      	b.n	8004750 <HAL_ADC_ConfigChannel+0x188>
 800474e:	2300      	movs	r3, #0
 8004750:	461a      	mov	r2, r3
 8004752:	f7ff fb14 	bl	8003d7e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6818      	ldr	r0, [r3, #0]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6919      	ldr	r1, [r3, #16]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	7e1b      	ldrb	r3, [r3, #24]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d102      	bne.n	800476c <HAL_ADC_ConfigChannel+0x1a4>
 8004766:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800476a:	e000      	b.n	800476e <HAL_ADC_ConfigChannel+0x1a6>
 800476c:	2300      	movs	r3, #0
 800476e:	461a      	mov	r2, r3
 8004770:	f7ff faec 	bl	8003d4c <LL_ADC_SetDataRightShift>
 8004774:	e04c      	b.n	8004810 <HAL_ADC_ConfigChannel+0x248>
 8004776:	bf00      	nop
 8004778:	47ff0000 	.word	0x47ff0000
 800477c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004786:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	069b      	lsls	r3, r3, #26
 8004790:	429a      	cmp	r2, r3
 8004792:	d107      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80047a2:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	069b      	lsls	r3, r3, #26
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d107      	bne.n	80047c8 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80047c6:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80047ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	069b      	lsls	r3, r3, #26
 80047d8:	429a      	cmp	r2, r3
 80047da:	d107      	bne.n	80047ec <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80047ea:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	069b      	lsls	r3, r3, #26
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d107      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800480e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4618      	mov	r0, r3
 8004816:	f7ff fbf3 	bl	8004000 <LL_ADC_IsEnabled>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	f040 8211 	bne.w	8004c44 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6819      	ldr	r1, [r3, #0]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	461a      	mov	r2, r3
 8004830:	f7ff fb3e 	bl	8003eb0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	4aa1      	ldr	r2, [pc, #644]	; (8004ac0 <HAL_ADC_ConfigChannel+0x4f8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	f040 812e 	bne.w	8004a9c <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10b      	bne.n	8004868 <HAL_ADC_ConfigChannel+0x2a0>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	0e9b      	lsrs	r3, r3, #26
 8004856:	3301      	adds	r3, #1
 8004858:	f003 031f 	and.w	r3, r3, #31
 800485c:	2b09      	cmp	r3, #9
 800485e:	bf94      	ite	ls
 8004860:	2301      	movls	r3, #1
 8004862:	2300      	movhi	r3, #0
 8004864:	b2db      	uxtb	r3, r3
 8004866:	e019      	b.n	800489c <HAL_ADC_ConfigChannel+0x2d4>
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004870:	fa93 f3a3 	rbit	r3, r3
 8004874:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004876:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004878:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800487a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 8004880:	2320      	movs	r3, #32
 8004882:	e003      	b.n	800488c <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 8004884:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004886:	fab3 f383 	clz	r3, r3
 800488a:	b2db      	uxtb	r3, r3
 800488c:	3301      	adds	r3, #1
 800488e:	f003 031f 	and.w	r3, r3, #31
 8004892:	2b09      	cmp	r3, #9
 8004894:	bf94      	ite	ls
 8004896:	2301      	movls	r3, #1
 8004898:	2300      	movhi	r3, #0
 800489a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800489c:	2b00      	cmp	r3, #0
 800489e:	d079      	beq.n	8004994 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d107      	bne.n	80048bc <HAL_ADC_ConfigChannel+0x2f4>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	0e9b      	lsrs	r3, r3, #26
 80048b2:	3301      	adds	r3, #1
 80048b4:	069b      	lsls	r3, r3, #26
 80048b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048ba:	e015      	b.n	80048e8 <HAL_ADC_ConfigChannel+0x320>
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048c4:	fa93 f3a3 	rbit	r3, r3
 80048c8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80048ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048cc:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80048ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 80048d4:	2320      	movs	r3, #32
 80048d6:	e003      	b.n	80048e0 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 80048d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048da:	fab3 f383 	clz	r3, r3
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	3301      	adds	r3, #1
 80048e2:	069b      	lsls	r3, r3, #26
 80048e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d109      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x340>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	0e9b      	lsrs	r3, r3, #26
 80048fa:	3301      	adds	r3, #1
 80048fc:	f003 031f 	and.w	r3, r3, #31
 8004900:	2101      	movs	r1, #1
 8004902:	fa01 f303 	lsl.w	r3, r1, r3
 8004906:	e017      	b.n	8004938 <HAL_ADC_ConfigChannel+0x370>
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004910:	fa93 f3a3 	rbit	r3, r3
 8004914:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004916:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004918:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800491a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800491c:	2b00      	cmp	r3, #0
 800491e:	d101      	bne.n	8004924 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8004920:	2320      	movs	r3, #32
 8004922:	e003      	b.n	800492c <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8004924:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004926:	fab3 f383 	clz	r3, r3
 800492a:	b2db      	uxtb	r3, r3
 800492c:	3301      	adds	r3, #1
 800492e:	f003 031f 	and.w	r3, r3, #31
 8004932:	2101      	movs	r1, #1
 8004934:	fa01 f303 	lsl.w	r3, r1, r3
 8004938:	ea42 0103 	orr.w	r1, r2, r3
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10a      	bne.n	800495e <HAL_ADC_ConfigChannel+0x396>
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	0e9b      	lsrs	r3, r3, #26
 800494e:	3301      	adds	r3, #1
 8004950:	f003 021f 	and.w	r2, r3, #31
 8004954:	4613      	mov	r3, r2
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	4413      	add	r3, r2
 800495a:	051b      	lsls	r3, r3, #20
 800495c:	e018      	b.n	8004990 <HAL_ADC_ConfigChannel+0x3c8>
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004966:	fa93 f3a3 	rbit	r3, r3
 800496a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800496c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004972:	2b00      	cmp	r3, #0
 8004974:	d101      	bne.n	800497a <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 8004976:	2320      	movs	r3, #32
 8004978:	e003      	b.n	8004982 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 800497a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800497c:	fab3 f383 	clz	r3, r3
 8004980:	b2db      	uxtb	r3, r3
 8004982:	3301      	adds	r3, #1
 8004984:	f003 021f 	and.w	r2, r3, #31
 8004988:	4613      	mov	r3, r2
 800498a:	005b      	lsls	r3, r3, #1
 800498c:	4413      	add	r3, r2
 800498e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004990:	430b      	orrs	r3, r1
 8004992:	e07e      	b.n	8004a92 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800499c:	2b00      	cmp	r3, #0
 800499e:	d107      	bne.n	80049b0 <HAL_ADC_ConfigChannel+0x3e8>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	0e9b      	lsrs	r3, r3, #26
 80049a6:	3301      	adds	r3, #1
 80049a8:	069b      	lsls	r3, r3, #26
 80049aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049ae:	e015      	b.n	80049dc <HAL_ADC_ConfigChannel+0x414>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b8:	fa93 f3a3 	rbit	r3, r3
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80049be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80049c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d101      	bne.n	80049cc <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 80049c8:	2320      	movs	r3, #32
 80049ca:	e003      	b.n	80049d4 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 80049cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ce:	fab3 f383 	clz	r3, r3
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	3301      	adds	r3, #1
 80049d6:	069b      	lsls	r3, r3, #26
 80049d8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <HAL_ADC_ConfigChannel+0x434>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	0e9b      	lsrs	r3, r3, #26
 80049ee:	3301      	adds	r3, #1
 80049f0:	f003 031f 	and.w	r3, r3, #31
 80049f4:	2101      	movs	r1, #1
 80049f6:	fa01 f303 	lsl.w	r3, r1, r3
 80049fa:	e017      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x464>
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	fa93 f3a3 	rbit	r3, r3
 8004a08:	61bb      	str	r3, [r7, #24]
  return result;
 8004a0a:	69bb      	ldr	r3, [r7, #24]
 8004a0c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004a0e:	6a3b      	ldr	r3, [r7, #32]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8004a14:	2320      	movs	r3, #32
 8004a16:	e003      	b.n	8004a20 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	fab3 f383 	clz	r3, r3
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	3301      	adds	r3, #1
 8004a22:	f003 031f 	and.w	r3, r3, #31
 8004a26:	2101      	movs	r1, #1
 8004a28:	fa01 f303 	lsl.w	r3, r1, r3
 8004a2c:	ea42 0103 	orr.w	r1, r2, r3
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10d      	bne.n	8004a58 <HAL_ADC_ConfigChannel+0x490>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	0e9b      	lsrs	r3, r3, #26
 8004a42:	3301      	adds	r3, #1
 8004a44:	f003 021f 	and.w	r2, r3, #31
 8004a48:	4613      	mov	r3, r2
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	4413      	add	r3, r2
 8004a4e:	3b1e      	subs	r3, #30
 8004a50:	051b      	lsls	r3, r3, #20
 8004a52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a56:	e01b      	b.n	8004a90 <HAL_ADC_ConfigChannel+0x4c8>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	fa93 f3a3 	rbit	r3, r3
 8004a64:	60fb      	str	r3, [r7, #12]
  return result;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 8004a70:	2320      	movs	r3, #32
 8004a72:	e003      	b.n	8004a7c <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	fab3 f383 	clz	r3, r3
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	f003 021f 	and.w	r2, r3, #31
 8004a82:	4613      	mov	r3, r2
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	4413      	add	r3, r2
 8004a88:	3b1e      	subs	r3, #30
 8004a8a:	051b      	lsls	r3, r3, #20
 8004a8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a90:	430b      	orrs	r3, r1
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	6892      	ldr	r2, [r2, #8]
 8004a96:	4619      	mov	r1, r3
 8004a98:	f7ff f9de 	bl	8003e58 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f280 80cf 	bge.w	8004c44 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a06      	ldr	r2, [pc, #24]	; (8004ac4 <HAL_ADC_ConfigChannel+0x4fc>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d004      	beq.n	8004aba <HAL_ADC_ConfigChannel+0x4f2>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a04      	ldr	r2, [pc, #16]	; (8004ac8 <HAL_ADC_ConfigChannel+0x500>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d10a      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x508>
 8004aba:	4b04      	ldr	r3, [pc, #16]	; (8004acc <HAL_ADC_ConfigChannel+0x504>)
 8004abc:	e009      	b.n	8004ad2 <HAL_ADC_ConfigChannel+0x50a>
 8004abe:	bf00      	nop
 8004ac0:	47ff0000 	.word	0x47ff0000
 8004ac4:	40022000 	.word	0x40022000
 8004ac8:	40022100 	.word	0x40022100
 8004acc:	40022300 	.word	0x40022300
 8004ad0:	4b61      	ldr	r3, [pc, #388]	; (8004c58 <HAL_ADC_ConfigChannel+0x690>)
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff f90c 	bl	8003cf0 <LL_ADC_GetCommonPathInternalCh>
 8004ad8:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a5f      	ldr	r2, [pc, #380]	; (8004c5c <HAL_ADC_ConfigChannel+0x694>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d004      	beq.n	8004aee <HAL_ADC_ConfigChannel+0x526>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a5d      	ldr	r2, [pc, #372]	; (8004c60 <HAL_ADC_ConfigChannel+0x698>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d10e      	bne.n	8004b0c <HAL_ADC_ConfigChannel+0x544>
 8004aee:	485b      	ldr	r0, [pc, #364]	; (8004c5c <HAL_ADC_ConfigChannel+0x694>)
 8004af0:	f7ff fa86 	bl	8004000 <LL_ADC_IsEnabled>
 8004af4:	4604      	mov	r4, r0
 8004af6:	485a      	ldr	r0, [pc, #360]	; (8004c60 <HAL_ADC_ConfigChannel+0x698>)
 8004af8:	f7ff fa82 	bl	8004000 <LL_ADC_IsEnabled>
 8004afc:	4603      	mov	r3, r0
 8004afe:	4323      	orrs	r3, r4
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	bf0c      	ite	eq
 8004b04:	2301      	moveq	r3, #1
 8004b06:	2300      	movne	r3, #0
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	e008      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x556>
 8004b0c:	4855      	ldr	r0, [pc, #340]	; (8004c64 <HAL_ADC_ConfigChannel+0x69c>)
 8004b0e:	f7ff fa77 	bl	8004000 <LL_ADC_IsEnabled>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	bf0c      	ite	eq
 8004b18:	2301      	moveq	r3, #1
 8004b1a:	2300      	movne	r3, #0
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d07d      	beq.n	8004c1e <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a50      	ldr	r2, [pc, #320]	; (8004c68 <HAL_ADC_ConfigChannel+0x6a0>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d130      	bne.n	8004b8e <HAL_ADC_ConfigChannel+0x5c6>
 8004b2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d12b      	bne.n	8004b8e <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a4a      	ldr	r2, [pc, #296]	; (8004c64 <HAL_ADC_ConfigChannel+0x69c>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	f040 8081 	bne.w	8004c44 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a45      	ldr	r2, [pc, #276]	; (8004c5c <HAL_ADC_ConfigChannel+0x694>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d004      	beq.n	8004b56 <HAL_ADC_ConfigChannel+0x58e>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a43      	ldr	r2, [pc, #268]	; (8004c60 <HAL_ADC_ConfigChannel+0x698>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d101      	bne.n	8004b5a <HAL_ADC_ConfigChannel+0x592>
 8004b56:	4a45      	ldr	r2, [pc, #276]	; (8004c6c <HAL_ADC_ConfigChannel+0x6a4>)
 8004b58:	e000      	b.n	8004b5c <HAL_ADC_ConfigChannel+0x594>
 8004b5a:	4a3f      	ldr	r2, [pc, #252]	; (8004c58 <HAL_ADC_ConfigChannel+0x690>)
 8004b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004b62:	4619      	mov	r1, r3
 8004b64:	4610      	mov	r0, r2
 8004b66:	f7ff f8b0 	bl	8003cca <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b6a:	4b41      	ldr	r3, [pc, #260]	; (8004c70 <HAL_ADC_ConfigChannel+0x6a8>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	099b      	lsrs	r3, r3, #6
 8004b70:	4a40      	ldr	r2, [pc, #256]	; (8004c74 <HAL_ADC_ConfigChannel+0x6ac>)
 8004b72:	fba2 2303 	umull	r2, r3, r2, r3
 8004b76:	099b      	lsrs	r3, r3, #6
 8004b78:	3301      	adds	r3, #1
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004b7e:	e002      	b.n	8004b86 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d1f9      	bne.n	8004b80 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b8c:	e05a      	b.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a39      	ldr	r2, [pc, #228]	; (8004c78 <HAL_ADC_ConfigChannel+0x6b0>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d11e      	bne.n	8004bd6 <HAL_ADC_ConfigChannel+0x60e>
 8004b98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d119      	bne.n	8004bd6 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a2f      	ldr	r2, [pc, #188]	; (8004c64 <HAL_ADC_ConfigChannel+0x69c>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d14b      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a2a      	ldr	r2, [pc, #168]	; (8004c5c <HAL_ADC_ConfigChannel+0x694>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d004      	beq.n	8004bc0 <HAL_ADC_ConfigChannel+0x5f8>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a29      	ldr	r2, [pc, #164]	; (8004c60 <HAL_ADC_ConfigChannel+0x698>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d101      	bne.n	8004bc4 <HAL_ADC_ConfigChannel+0x5fc>
 8004bc0:	4a2a      	ldr	r2, [pc, #168]	; (8004c6c <HAL_ADC_ConfigChannel+0x6a4>)
 8004bc2:	e000      	b.n	8004bc6 <HAL_ADC_ConfigChannel+0x5fe>
 8004bc4:	4a24      	ldr	r2, [pc, #144]	; (8004c58 <HAL_ADC_ConfigChannel+0x690>)
 8004bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bcc:	4619      	mov	r1, r3
 8004bce:	4610      	mov	r0, r2
 8004bd0:	f7ff f87b 	bl	8003cca <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004bd4:	e036      	b.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a28      	ldr	r2, [pc, #160]	; (8004c7c <HAL_ADC_ConfigChannel+0x6b4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d131      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
 8004be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d12c      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a1d      	ldr	r2, [pc, #116]	; (8004c64 <HAL_ADC_ConfigChannel+0x69c>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d127      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a18      	ldr	r2, [pc, #96]	; (8004c5c <HAL_ADC_ConfigChannel+0x694>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d004      	beq.n	8004c08 <HAL_ADC_ConfigChannel+0x640>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a17      	ldr	r2, [pc, #92]	; (8004c60 <HAL_ADC_ConfigChannel+0x698>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d101      	bne.n	8004c0c <HAL_ADC_ConfigChannel+0x644>
 8004c08:	4a18      	ldr	r2, [pc, #96]	; (8004c6c <HAL_ADC_ConfigChannel+0x6a4>)
 8004c0a:	e000      	b.n	8004c0e <HAL_ADC_ConfigChannel+0x646>
 8004c0c:	4a12      	ldr	r2, [pc, #72]	; (8004c58 <HAL_ADC_ConfigChannel+0x690>)
 8004c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c14:	4619      	mov	r1, r3
 8004c16:	4610      	mov	r0, r2
 8004c18:	f7ff f857 	bl	8003cca <LL_ADC_SetCommonPathInternalCh>
 8004c1c:	e012      	b.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c22:	f043 0220 	orr.w	r2, r3, #32
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004c30:	e008      	b.n	8004c44 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c36:	f043 0220 	orr.w	r2, r3, #32
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c4c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3784      	adds	r7, #132	; 0x84
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd90      	pop	{r4, r7, pc}
 8004c58:	58026300 	.word	0x58026300
 8004c5c:	40022000 	.word	0x40022000
 8004c60:	40022100 	.word	0x40022100
 8004c64:	58026000 	.word	0x58026000
 8004c68:	cb840000 	.word	0xcb840000
 8004c6c:	40022300 	.word	0x40022300
 8004c70:	24000090 	.word	0x24000090
 8004c74:	053e2d63 	.word	0x053e2d63
 8004c78:	c7520000 	.word	0xc7520000
 8004c7c:	cfb80000 	.word	0xcfb80000

08004c80 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff f9b7 	bl	8004000 <LL_ADC_IsEnabled>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d16e      	bne.n	8004d76 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689a      	ldr	r2, [r3, #8]
 8004c9e:	4b38      	ldr	r3, [pc, #224]	; (8004d80 <ADC_Enable+0x100>)
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00d      	beq.n	8004cc2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004caa:	f043 0210 	orr.w	r2, r3, #16
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb6:	f043 0201 	orr.w	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e05a      	b.n	8004d78 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7ff f972 	bl	8003fb0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004ccc:	f7fe ffbc 	bl	8003c48 <HAL_GetTick>
 8004cd0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a2b      	ldr	r2, [pc, #172]	; (8004d84 <ADC_Enable+0x104>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d004      	beq.n	8004ce6 <ADC_Enable+0x66>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a29      	ldr	r2, [pc, #164]	; (8004d88 <ADC_Enable+0x108>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d101      	bne.n	8004cea <ADC_Enable+0x6a>
 8004ce6:	4b29      	ldr	r3, [pc, #164]	; (8004d8c <ADC_Enable+0x10c>)
 8004ce8:	e000      	b.n	8004cec <ADC_Enable+0x6c>
 8004cea:	4b29      	ldr	r3, [pc, #164]	; (8004d90 <ADC_Enable+0x110>)
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff f903 	bl	8003ef8 <LL_ADC_GetMultimode>
 8004cf2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a23      	ldr	r2, [pc, #140]	; (8004d88 <ADC_Enable+0x108>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d002      	beq.n	8004d04 <ADC_Enable+0x84>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	e000      	b.n	8004d06 <ADC_Enable+0x86>
 8004d04:	4b1f      	ldr	r3, [pc, #124]	; (8004d84 <ADC_Enable+0x104>)
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	6812      	ldr	r2, [r2, #0]
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d02c      	beq.n	8004d68 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d130      	bne.n	8004d76 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d14:	e028      	b.n	8004d68 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7ff f970 	bl	8004000 <LL_ADC_IsEnabled>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d104      	bne.n	8004d30 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff f940 	bl	8003fb0 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d30:	f7fe ff8a 	bl	8003c48 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d914      	bls.n	8004d68 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0301 	and.w	r3, r3, #1
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d00d      	beq.n	8004d68 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d50:	f043 0210 	orr.w	r2, r3, #16
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5c:	f043 0201 	orr.w	r2, r3, #1
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e007      	b.n	8004d78 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d1cf      	bne.n	8004d16 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	8000003f 	.word	0x8000003f
 8004d84:	40022000 	.word	0x40022000
 8004d88:	40022100 	.word	0x40022100
 8004d8c:	40022300 	.word	0x40022300
 8004d90:	58026300 	.word	0x58026300

08004d94 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7ff f940 	bl	8004026 <LL_ADC_IsDisableOngoing>
 8004da6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7ff f927 	bl	8004000 <LL_ADC_IsEnabled>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d047      	beq.n	8004e48 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d144      	bne.n	8004e48 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 030d 	and.w	r3, r3, #13
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d10c      	bne.n	8004de6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff f901 	bl	8003fd8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2203      	movs	r2, #3
 8004ddc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004dde:	f7fe ff33 	bl	8003c48 <HAL_GetTick>
 8004de2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004de4:	e029      	b.n	8004e3a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dea:	f043 0210 	orr.w	r2, r3, #16
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004df6:	f043 0201 	orr.w	r2, r3, #1
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e023      	b.n	8004e4a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e02:	f7fe ff21 	bl	8003c48 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d914      	bls.n	8004e3a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 0301 	and.w	r3, r3, #1
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e22:	f043 0210 	orr.w	r2, r3, #16
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2e:	f043 0201 	orr.w	r2, r3, #1
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e007      	b.n	8004e4a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f003 0301 	and.w	r3, r3, #1
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1dc      	bne.n	8004e02 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b084      	sub	sp, #16
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d14b      	bne.n	8004f04 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e70:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d021      	beq.n	8004eca <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f7fe ff92 	bl	8003db4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d032      	beq.n	8004efc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d12b      	bne.n	8004efc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ea8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d11f      	bne.n	8004efc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec0:	f043 0201 	orr.w	r2, r3, #1
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	655a      	str	r2, [r3, #84]	; 0x54
 8004ec8:	e018      	b.n	8004efc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d111      	bne.n	8004efc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004edc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d105      	bne.n	8004efc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef4:	f043 0201 	orr.w	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f7ff fb45 	bl	800458c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004f02:	e00e      	b.n	8004f22 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f08:	f003 0310 	and.w	r3, r3, #16
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f7ff fb4f 	bl	80045b4 <HAL_ADC_ErrorCallback>
}
 8004f16:	e004      	b.n	8004f22 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	4798      	blx	r3
}
 8004f22:	bf00      	nop
 8004f24:	3710      	adds	r7, #16
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b084      	sub	sp, #16
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f7ff fb31 	bl	80045a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f3e:	bf00      	nop
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b084      	sub	sp, #16
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f64:	f043 0204 	orr.w	r2, r3, #4
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004f6c:	68f8      	ldr	r0, [r7, #12]
 8004f6e:	f7ff fb21 	bl	80045b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f72:	bf00      	nop
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
	...

08004f7c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a7a      	ldr	r2, [pc, #488]	; (8005174 <ADC_ConfigureBoostMode+0x1f8>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d004      	beq.n	8004f98 <ADC_ConfigureBoostMode+0x1c>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a79      	ldr	r2, [pc, #484]	; (8005178 <ADC_ConfigureBoostMode+0x1fc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d109      	bne.n	8004fac <ADC_ConfigureBoostMode+0x30>
 8004f98:	4b78      	ldr	r3, [pc, #480]	; (800517c <ADC_ConfigureBoostMode+0x200>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	bf14      	ite	ne
 8004fa4:	2301      	movne	r3, #1
 8004fa6:	2300      	moveq	r3, #0
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	e008      	b.n	8004fbe <ADC_ConfigureBoostMode+0x42>
 8004fac:	4b74      	ldr	r3, [pc, #464]	; (8005180 <ADC_ConfigureBoostMode+0x204>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bf14      	ite	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2300      	moveq	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d01c      	beq.n	8004ffc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004fc2:	f005 fd9f 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 8004fc6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004fd0:	d010      	beq.n	8004ff4 <ADC_ConfigureBoostMode+0x78>
 8004fd2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004fd6:	d873      	bhi.n	80050c0 <ADC_ConfigureBoostMode+0x144>
 8004fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fdc:	d002      	beq.n	8004fe4 <ADC_ConfigureBoostMode+0x68>
 8004fde:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004fe2:	d16d      	bne.n	80050c0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	0c1b      	lsrs	r3, r3, #16
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff0:	60fb      	str	r3, [r7, #12]
        break;
 8004ff2:	e068      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	089b      	lsrs	r3, r3, #2
 8004ff8:	60fb      	str	r3, [r7, #12]
        break;
 8004ffa:	e064      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004ffc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005000:	f04f 0100 	mov.w	r1, #0
 8005004:	f007 f826 	bl	800c054 <HAL_RCCEx_GetPeriphCLKFreq>
 8005008:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005012:	d051      	beq.n	80050b8 <ADC_ConfigureBoostMode+0x13c>
 8005014:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005018:	d854      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 800501a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800501e:	d047      	beq.n	80050b0 <ADC_ConfigureBoostMode+0x134>
 8005020:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005024:	d84e      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 8005026:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800502a:	d03d      	beq.n	80050a8 <ADC_ConfigureBoostMode+0x12c>
 800502c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005030:	d848      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 8005032:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005036:	d033      	beq.n	80050a0 <ADC_ConfigureBoostMode+0x124>
 8005038:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800503c:	d842      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 800503e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005042:	d029      	beq.n	8005098 <ADC_ConfigureBoostMode+0x11c>
 8005044:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005048:	d83c      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 800504a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800504e:	d01a      	beq.n	8005086 <ADC_ConfigureBoostMode+0x10a>
 8005050:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005054:	d836      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 8005056:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800505a:	d014      	beq.n	8005086 <ADC_ConfigureBoostMode+0x10a>
 800505c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005060:	d830      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 8005062:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005066:	d00e      	beq.n	8005086 <ADC_ConfigureBoostMode+0x10a>
 8005068:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800506c:	d82a      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 800506e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005072:	d008      	beq.n	8005086 <ADC_ConfigureBoostMode+0x10a>
 8005074:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005078:	d824      	bhi.n	80050c4 <ADC_ConfigureBoostMode+0x148>
 800507a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800507e:	d002      	beq.n	8005086 <ADC_ConfigureBoostMode+0x10a>
 8005080:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005084:	d11e      	bne.n	80050c4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	0c9b      	lsrs	r3, r3, #18
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	fbb2 f3f3 	udiv	r3, r2, r3
 8005094:	60fb      	str	r3, [r7, #12]
        break;
 8005096:	e016      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	091b      	lsrs	r3, r3, #4
 800509c:	60fb      	str	r3, [r7, #12]
        break;
 800509e:	e012      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	60fb      	str	r3, [r7, #12]
        break;
 80050a6:	e00e      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	099b      	lsrs	r3, r3, #6
 80050ac:	60fb      	str	r3, [r7, #12]
        break;
 80050ae:	e00a      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	09db      	lsrs	r3, r3, #7
 80050b4:	60fb      	str	r3, [r7, #12]
        break;
 80050b6:	e006      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	0a1b      	lsrs	r3, r3, #8
 80050bc:	60fb      	str	r3, [r7, #12]
        break;
 80050be:	e002      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80050c0:	bf00      	nop
 80050c2:	e000      	b.n	80050c6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80050c4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80050c6:	f7fe fdcb 	bl	8003c60 <HAL_GetREVID>
 80050ca:	4603      	mov	r3, r0
 80050cc:	f241 0203 	movw	r2, #4099	; 0x1003
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d815      	bhi.n	8005100 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4a2b      	ldr	r2, [pc, #172]	; (8005184 <ADC_ConfigureBoostMode+0x208>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d908      	bls.n	80050ee <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	689a      	ldr	r2, [r3, #8]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050ea:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80050ec:	e03e      	b.n	800516c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689a      	ldr	r2, [r3, #8]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050fc:	609a      	str	r2, [r3, #8]
}
 80050fe:	e035      	b.n	800516c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	085b      	lsrs	r3, r3, #1
 8005104:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	4a1f      	ldr	r2, [pc, #124]	; (8005188 <ADC_ConfigureBoostMode+0x20c>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d808      	bhi.n	8005120 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800511c:	609a      	str	r2, [r3, #8]
}
 800511e:	e025      	b.n	800516c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4a1a      	ldr	r2, [pc, #104]	; (800518c <ADC_ConfigureBoostMode+0x210>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d80a      	bhi.n	800513e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800513a:	609a      	str	r2, [r3, #8]
}
 800513c:	e016      	b.n	800516c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	4a13      	ldr	r2, [pc, #76]	; (8005190 <ADC_ConfigureBoostMode+0x214>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d80a      	bhi.n	800515c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005158:	609a      	str	r2, [r3, #8]
}
 800515a:	e007      	b.n	800516c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689a      	ldr	r2, [r3, #8]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800516a:	609a      	str	r2, [r3, #8]
}
 800516c:	bf00      	nop
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	40022000 	.word	0x40022000
 8005178:	40022100 	.word	0x40022100
 800517c:	40022300 	.word	0x40022300
 8005180:	58026300 	.word	0x58026300
 8005184:	01312d00 	.word	0x01312d00
 8005188:	005f5e10 	.word	0x005f5e10
 800518c:	00bebc20 	.word	0x00bebc20
 8005190:	017d7840 	.word	0x017d7840

08005194 <LL_ADC_IsEnabled>:
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 0301 	and.w	r3, r3, #1
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <LL_ADC_IsEnabled+0x18>
 80051a8:	2301      	movs	r3, #1
 80051aa:	e000      	b.n	80051ae <LL_ADC_IsEnabled+0x1a>
 80051ac:	2300      	movs	r3, #0
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
	...

080051bc <LL_ADC_StartCalibration>:
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	4b09      	ldr	r3, [pc, #36]	; (80051f4 <LL_ADC_StartCalibration+0x38>)
 80051ce:	4013      	ands	r3, r2
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80051dc:	430a      	orrs	r2, r1
 80051de:	4313      	orrs	r3, r2
 80051e0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	609a      	str	r2, [r3, #8]
}
 80051e8:	bf00      	nop
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr
 80051f4:	3ffeffc0 	.word	0x3ffeffc0

080051f8 <LL_ADC_IsCalibrationOnGoing>:
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005208:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800520c:	d101      	bne.n	8005212 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800520e:	2301      	movs	r3, #1
 8005210:	e000      	b.n	8005214 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005212:	2300      	movs	r3, #0
}
 8005214:	4618      	mov	r0, r3
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <LL_ADC_REG_IsConversionOngoing>:
{
 8005220:	b480      	push	{r7}
 8005222:	b083      	sub	sp, #12
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	f003 0304 	and.w	r3, r3, #4
 8005230:	2b04      	cmp	r3, #4
 8005232:	d101      	bne.n	8005238 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005234:	2301      	movs	r3, #1
 8005236:	e000      	b.n	800523a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005238:	2300      	movs	r3, #0
}
 800523a:	4618      	mov	r0, r3
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
	...

08005248 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005254:	2300      	movs	r3, #0
 8005256:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_ADCEx_Calibration_Start+0x1e>
 8005262:	2302      	movs	r3, #2
 8005264:	e04c      	b.n	8005300 <HAL_ADCEx_Calibration_Start+0xb8>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800526e:	68f8      	ldr	r0, [r7, #12]
 8005270:	f7ff fd90 	bl	8004d94 <ADC_Disable>
 8005274:	4603      	mov	r3, r0
 8005276:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005278:	7dfb      	ldrb	r3, [r7, #23]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d135      	bne.n	80052ea <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005282:	4b21      	ldr	r3, [pc, #132]	; (8005308 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005284:	4013      	ands	r3, r2
 8005286:	f043 0202 	orr.w	r2, r3, #2
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff ff90 	bl	80051bc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800529c:	e014      	b.n	80052c8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	3301      	adds	r3, #1
 80052a2:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	4a19      	ldr	r2, [pc, #100]	; (800530c <HAL_ADCEx_Calibration_Start+0xc4>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d30d      	bcc.n	80052c8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b0:	f023 0312 	bic.w	r3, r3, #18
 80052b4:	f043 0210 	orr.w	r2, r3, #16
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e01b      	b.n	8005300 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4618      	mov	r0, r3
 80052ce:	f7ff ff93 	bl	80051f8 <LL_ADC_IsCalibrationOnGoing>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1e2      	bne.n	800529e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052dc:	f023 0303 	bic.w	r3, r3, #3
 80052e0:	f043 0201 	orr.w	r2, r3, #1
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	655a      	str	r2, [r3, #84]	; 0x54
 80052e8:	e005      	b.n	80052f6 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ee:	f043 0210 	orr.w	r2, r3, #16
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3718      	adds	r7, #24
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	ffffeefd 	.word	0xffffeefd
 800530c:	25c3f800 	.word	0x25c3f800

08005310 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005310:	b590      	push	{r4, r7, lr}
 8005312:	b09f      	sub	sp, #124	; 0x7c
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005326:	2b01      	cmp	r3, #1
 8005328:	d101      	bne.n	800532e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800532a:	2302      	movs	r3, #2
 800532c:	e0be      	b.n	80054ac <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005336:	2300      	movs	r3, #0
 8005338:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800533a:	2300      	movs	r3, #0
 800533c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a5c      	ldr	r2, [pc, #368]	; (80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d102      	bne.n	800534e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005348:	4b5b      	ldr	r3, [pc, #364]	; (80054b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800534a:	60bb      	str	r3, [r7, #8]
 800534c:	e001      	b.n	8005352 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800534e:	2300      	movs	r3, #0
 8005350:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10b      	bne.n	8005370 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800535c:	f043 0220 	orr.w	r2, r3, #32
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e09d      	b.n	80054ac <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	4618      	mov	r0, r3
 8005374:	f7ff ff54 	bl	8005220 <LL_ADC_REG_IsConversionOngoing>
 8005378:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f7ff ff4e 	bl	8005220 <LL_ADC_REG_IsConversionOngoing>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d17f      	bne.n	800548a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800538a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800538c:	2b00      	cmp	r3, #0
 800538e:	d17c      	bne.n	800548a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a47      	ldr	r2, [pc, #284]	; (80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d004      	beq.n	80053a4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a46      	ldr	r2, [pc, #280]	; (80054b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d101      	bne.n	80053a8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80053a4:	4b45      	ldr	r3, [pc, #276]	; (80054bc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80053a6:	e000      	b.n	80053aa <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80053a8:	4b45      	ldr	r3, [pc, #276]	; (80054c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80053aa:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d039      	beq.n	8005428 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80053b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	431a      	orrs	r2, r3
 80053c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a3a      	ldr	r2, [pc, #232]	; (80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d004      	beq.n	80053da <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a38      	ldr	r2, [pc, #224]	; (80054b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d10e      	bne.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80053da:	4836      	ldr	r0, [pc, #216]	; (80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80053dc:	f7ff feda 	bl	8005194 <LL_ADC_IsEnabled>
 80053e0:	4604      	mov	r4, r0
 80053e2:	4835      	ldr	r0, [pc, #212]	; (80054b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80053e4:	f7ff fed6 	bl	8005194 <LL_ADC_IsEnabled>
 80053e8:	4603      	mov	r3, r0
 80053ea:	4323      	orrs	r3, r4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	bf0c      	ite	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	2300      	movne	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	e008      	b.n	800540a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80053f8:	4832      	ldr	r0, [pc, #200]	; (80054c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80053fa:	f7ff fecb 	bl	8005194 <LL_ADC_IsEnabled>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	bf0c      	ite	eq
 8005404:	2301      	moveq	r3, #1
 8005406:	2300      	movne	r3, #0
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d047      	beq.n	800549e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800540e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005410:	689a      	ldr	r2, [r3, #8]
 8005412:	4b2d      	ldr	r3, [pc, #180]	; (80054c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005414:	4013      	ands	r3, r2
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	6811      	ldr	r1, [r2, #0]
 800541a:	683a      	ldr	r2, [r7, #0]
 800541c:	6892      	ldr	r2, [r2, #8]
 800541e:	430a      	orrs	r2, r1
 8005420:	431a      	orrs	r2, r3
 8005422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005424:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005426:	e03a      	b.n	800549e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005428:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005430:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005432:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a1e      	ldr	r2, [pc, #120]	; (80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d004      	beq.n	8005448 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1d      	ldr	r2, [pc, #116]	; (80054b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d10e      	bne.n	8005466 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8005448:	481a      	ldr	r0, [pc, #104]	; (80054b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800544a:	f7ff fea3 	bl	8005194 <LL_ADC_IsEnabled>
 800544e:	4604      	mov	r4, r0
 8005450:	4819      	ldr	r0, [pc, #100]	; (80054b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8005452:	f7ff fe9f 	bl	8005194 <LL_ADC_IsEnabled>
 8005456:	4603      	mov	r3, r0
 8005458:	4323      	orrs	r3, r4
 800545a:	2b00      	cmp	r3, #0
 800545c:	bf0c      	ite	eq
 800545e:	2301      	moveq	r3, #1
 8005460:	2300      	movne	r3, #0
 8005462:	b2db      	uxtb	r3, r3
 8005464:	e008      	b.n	8005478 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005466:	4817      	ldr	r0, [pc, #92]	; (80054c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005468:	f7ff fe94 	bl	8005194 <LL_ADC_IsEnabled>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	bf0c      	ite	eq
 8005472:	2301      	moveq	r3, #1
 8005474:	2300      	movne	r3, #0
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b00      	cmp	r3, #0
 800547a:	d010      	beq.n	800549e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800547c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800547e:	689a      	ldr	r2, [r3, #8]
 8005480:	4b11      	ldr	r3, [pc, #68]	; (80054c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005482:	4013      	ands	r3, r2
 8005484:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005486:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005488:	e009      	b.n	800549e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800548e:	f043 0220 	orr.w	r2, r3, #32
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800549c:	e000      	b.n	80054a0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800549e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80054a8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	377c      	adds	r7, #124	; 0x7c
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd90      	pop	{r4, r7, pc}
 80054b4:	40022000 	.word	0x40022000
 80054b8:	40022100 	.word	0x40022100
 80054bc:	40022300 	.word	0x40022300
 80054c0:	58026300 	.word	0x58026300
 80054c4:	58026000 	.word	0x58026000
 80054c8:	fffff0e0 	.word	0xfffff0e0

080054cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f003 0307 	and.w	r3, r3, #7
 80054da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054dc:	4b0b      	ldr	r3, [pc, #44]	; (800550c <__NVIC_SetPriorityGrouping+0x40>)
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054e8:	4013      	ands	r3, r2
 80054ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80054f4:	4b06      	ldr	r3, [pc, #24]	; (8005510 <__NVIC_SetPriorityGrouping+0x44>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054fa:	4a04      	ldr	r2, [pc, #16]	; (800550c <__NVIC_SetPriorityGrouping+0x40>)
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	60d3      	str	r3, [r2, #12]
}
 8005500:	bf00      	nop
 8005502:	3714      	adds	r7, #20
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	e000ed00 	.word	0xe000ed00
 8005510:	05fa0000 	.word	0x05fa0000

08005514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005514:	b480      	push	{r7}
 8005516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005518:	4b04      	ldr	r3, [pc, #16]	; (800552c <__NVIC_GetPriorityGrouping+0x18>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	0a1b      	lsrs	r3, r3, #8
 800551e:	f003 0307 	and.w	r3, r3, #7
}
 8005522:	4618      	mov	r0, r3
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	e000ed00 	.word	0xe000ed00

08005530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005530:	b480      	push	{r7}
 8005532:	b083      	sub	sp, #12
 8005534:	af00      	add	r7, sp, #0
 8005536:	4603      	mov	r3, r0
 8005538:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800553a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800553e:	2b00      	cmp	r3, #0
 8005540:	db0b      	blt.n	800555a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005542:	88fb      	ldrh	r3, [r7, #6]
 8005544:	f003 021f 	and.w	r2, r3, #31
 8005548:	4907      	ldr	r1, [pc, #28]	; (8005568 <__NVIC_EnableIRQ+0x38>)
 800554a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	2001      	movs	r0, #1
 8005552:	fa00 f202 	lsl.w	r2, r0, r2
 8005556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	e000e100 	.word	0xe000e100

0800556c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800556c:	b480      	push	{r7}
 800556e:	b083      	sub	sp, #12
 8005570:	af00      	add	r7, sp, #0
 8005572:	4603      	mov	r3, r0
 8005574:	6039      	str	r1, [r7, #0]
 8005576:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005578:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800557c:	2b00      	cmp	r3, #0
 800557e:	db0a      	blt.n	8005596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	b2da      	uxtb	r2, r3
 8005584:	490c      	ldr	r1, [pc, #48]	; (80055b8 <__NVIC_SetPriority+0x4c>)
 8005586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800558a:	0112      	lsls	r2, r2, #4
 800558c:	b2d2      	uxtb	r2, r2
 800558e:	440b      	add	r3, r1
 8005590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005594:	e00a      	b.n	80055ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	b2da      	uxtb	r2, r3
 800559a:	4908      	ldr	r1, [pc, #32]	; (80055bc <__NVIC_SetPriority+0x50>)
 800559c:	88fb      	ldrh	r3, [r7, #6]
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	3b04      	subs	r3, #4
 80055a4:	0112      	lsls	r2, r2, #4
 80055a6:	b2d2      	uxtb	r2, r2
 80055a8:	440b      	add	r3, r1
 80055aa:	761a      	strb	r2, [r3, #24]
}
 80055ac:	bf00      	nop
 80055ae:	370c      	adds	r7, #12
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	e000e100 	.word	0xe000e100
 80055bc:	e000ed00 	.word	0xe000ed00

080055c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b089      	sub	sp, #36	; 0x24
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f1c3 0307 	rsb	r3, r3, #7
 80055da:	2b04      	cmp	r3, #4
 80055dc:	bf28      	it	cs
 80055de:	2304      	movcs	r3, #4
 80055e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	3304      	adds	r3, #4
 80055e6:	2b06      	cmp	r3, #6
 80055e8:	d902      	bls.n	80055f0 <NVIC_EncodePriority+0x30>
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	3b03      	subs	r3, #3
 80055ee:	e000      	b.n	80055f2 <NVIC_EncodePriority+0x32>
 80055f0:	2300      	movs	r3, #0
 80055f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	fa02 f303 	lsl.w	r3, r2, r3
 80055fe:	43da      	mvns	r2, r3
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	401a      	ands	r2, r3
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005608:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	fa01 f303 	lsl.w	r3, r1, r3
 8005612:	43d9      	mvns	r1, r3
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005618:	4313      	orrs	r3, r2
         );
}
 800561a:	4618      	mov	r0, r3
 800561c:	3724      	adds	r7, #36	; 0x24
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b082      	sub	sp, #8
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7ff ff4c 	bl	80054cc <__NVIC_SetPriorityGrouping>
}
 8005634:	bf00      	nop
 8005636:	3708      	adds	r7, #8
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af00      	add	r7, sp, #0
 8005642:	4603      	mov	r3, r0
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800564a:	f7ff ff63 	bl	8005514 <__NVIC_GetPriorityGrouping>
 800564e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	6978      	ldr	r0, [r7, #20]
 8005656:	f7ff ffb3 	bl	80055c0 <NVIC_EncodePriority>
 800565a:	4602      	mov	r2, r0
 800565c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005660:	4611      	mov	r1, r2
 8005662:	4618      	mov	r0, r3
 8005664:	f7ff ff82 	bl	800556c <__NVIC_SetPriority>
}
 8005668:	bf00      	nop
 800566a:	3718      	adds	r7, #24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800567a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800567e:	4618      	mov	r0, r3
 8005680:	f7ff ff56 	bl	8005530 <__NVIC_EnableIRQ>
}
 8005684:	bf00      	nop
 8005686:	3708      	adds	r7, #8
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e014      	b.n	80056c8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	791b      	ldrb	r3, [r3, #4]
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d105      	bne.n	80056b4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7fd fc76 	bl	8002fa0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3708      	adds	r7, #8
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e046      	b.n	8005772 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	795b      	ldrb	r3, [r3, #5]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d101      	bne.n	80056f0 <HAL_DAC_Start+0x20>
 80056ec:	2302      	movs	r3, #2
 80056ee:	e040      	b.n	8005772 <HAL_DAC_Start+0xa2>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2202      	movs	r2, #2
 80056fa:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	f003 0310 	and.w	r3, r3, #16
 8005708:	2201      	movs	r2, #1
 800570a:	409a      	lsls	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10f      	bne.n	800573a <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8005724:	2b02      	cmp	r3, #2
 8005726:	d11d      	bne.n	8005764 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	685a      	ldr	r2, [r3, #4]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f042 0201 	orr.w	r2, r2, #1
 8005736:	605a      	str	r2, [r3, #4]
 8005738:	e014      	b.n	8005764 <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	f003 0310 	and.w	r3, r3, #16
 800574a:	2102      	movs	r1, #2
 800574c:	fa01 f303 	lsl.w	r3, r1, r3
 8005750:	429a      	cmp	r2, r3
 8005752:	d107      	bne.n	8005764 <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f042 0202 	orr.w	r2, r2, #2
 8005762:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
	...

08005780 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
 800578c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e0a2      	b.n	80058de <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	795b      	ldrb	r3, [r3, #5]
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_DAC_Start_DMA+0x24>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e09c      	b.n	80058de <HAL_DAC_Start_DMA+0x15e>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2201      	movs	r2, #1
 80057a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2202      	movs	r2, #2
 80057ae:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d129      	bne.n	800580a <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	4a4b      	ldr	r2, [pc, #300]	; (80058e8 <HAL_DAC_Start_DMA+0x168>)
 80057bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	4a4a      	ldr	r2, [pc, #296]	; (80058ec <HAL_DAC_Start_DMA+0x16c>)
 80057c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	4a49      	ldr	r2, [pc, #292]	; (80058f0 <HAL_DAC_Start_DMA+0x170>)
 80057cc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057dc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d003      	beq.n	80057ec <HAL_DAC_Start_DMA+0x6c>
 80057e4:	6a3b      	ldr	r3, [r7, #32]
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	d005      	beq.n	80057f6 <HAL_DAC_Start_DMA+0x76>
 80057ea:	e009      	b.n	8005800 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	3308      	adds	r3, #8
 80057f2:	613b      	str	r3, [r7, #16]
        break;
 80057f4:	e033      	b.n	800585e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	330c      	adds	r3, #12
 80057fc:	613b      	str	r3, [r7, #16]
        break;
 80057fe:	e02e      	b.n	800585e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	3310      	adds	r3, #16
 8005806:	613b      	str	r3, [r7, #16]
        break;
 8005808:	e029      	b.n	800585e <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	68db      	ldr	r3, [r3, #12]
 800580e:	4a39      	ldr	r2, [pc, #228]	; (80058f4 <HAL_DAC_Start_DMA+0x174>)
 8005810:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	4a38      	ldr	r2, [pc, #224]	; (80058f8 <HAL_DAC_Start_DMA+0x178>)
 8005818:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	4a37      	ldr	r2, [pc, #220]	; (80058fc <HAL_DAC_Start_DMA+0x17c>)
 8005820:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005830:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005832:	6a3b      	ldr	r3, [r7, #32]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <HAL_DAC_Start_DMA+0xc0>
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	2b04      	cmp	r3, #4
 800583c:	d005      	beq.n	800584a <HAL_DAC_Start_DMA+0xca>
 800583e:	e009      	b.n	8005854 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	3314      	adds	r3, #20
 8005846:	613b      	str	r3, [r7, #16]
        break;
 8005848:	e009      	b.n	800585e <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	3318      	adds	r3, #24
 8005850:	613b      	str	r3, [r7, #16]
        break;
 8005852:	e004      	b.n	800585e <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	331c      	adds	r3, #28
 800585a:	613b      	str	r3, [r7, #16]
        break;
 800585c:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d111      	bne.n	8005888 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005872:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6898      	ldr	r0, [r3, #8]
 8005878:	6879      	ldr	r1, [r7, #4]
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	f000 fe67 	bl	8006550 <HAL_DMA_Start_IT>
 8005882:	4603      	mov	r3, r0
 8005884:	75fb      	strb	r3, [r7, #23]
 8005886:	e010      	b.n	80058aa <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005896:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	68d8      	ldr	r0, [r3, #12]
 800589c:	6879      	ldr	r1, [r7, #4]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	f000 fe55 	bl	8006550 <HAL_DMA_Start_IT>
 80058a6:	4603      	mov	r3, r0
 80058a8:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2200      	movs	r2, #0
 80058ae:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80058b0:	7dfb      	ldrb	r3, [r7, #23]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10c      	bne.n	80058d0 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	6819      	ldr	r1, [r3, #0]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	f003 0310 	and.w	r3, r3, #16
 80058c2:	2201      	movs	r2, #1
 80058c4:	409a      	lsls	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	e005      	b.n	80058dc <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	f043 0204 	orr.w	r2, r3, #4
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80058dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3718      	adds	r7, #24
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	08005d71 	.word	0x08005d71
 80058ec:	08005d93 	.word	0x08005d93
 80058f0:	08005daf 	.word	0x08005daf
 80058f4:	08005e2d 	.word	0x08005e2d
 80058f8:	08005e4f 	.word	0x08005e4f
 80058fc:	08005e6b 	.word	0x08005e6b

08005900 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e03e      	b.n	8005992 <HAL_DAC_Stop_DMA+0x92>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6819      	ldr	r1, [r3, #0]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	f003 0310 	and.w	r3, r3, #16
 8005920:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	43da      	mvns	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	400a      	ands	r2, r1
 8005930:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	6819      	ldr	r1, [r3, #0]
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	f003 0310 	and.w	r3, r3, #16
 800593e:	2201      	movs	r2, #1
 8005940:	fa02 f303 	lsl.w	r3, r2, r3
 8005944:	43da      	mvns	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	400a      	ands	r2, r1
 800594c:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10d      	bne.n	8005970 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	4618      	mov	r0, r3
 800595a:	f001 f863 	bl	8006a24 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	e00c      	b.n	800598a <HAL_DAC_Stop_DMA+0x8a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	4618      	mov	r0, r3
 8005976:	f001 f855 	bl	8006a24 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8005988:	601a      	str	r2, [r3, #0]
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b084      	sub	sp, #16
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059b0:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d01d      	beq.n	80059f8 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d018      	beq.n	80059f8 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2204      	movs	r2, #4
 80059ca:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	f043 0201 	orr.w	r2, r3, #1
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80059e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80059f0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f86f 	bl	8005ad6 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d01d      	beq.n	8005a3e <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d018      	beq.n	8005a3e <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2204      	movs	r2, #4
 8005a10:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	f043 0202 	orr.w	r2, r3, #2
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005a26:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005a36:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f9ed 	bl	8005e18 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005a3e:	bf00      	nop
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b087      	sub	sp, #28
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	60f8      	str	r0, [r7, #12]
 8005a4e:	60b9      	str	r1, [r7, #8]
 8005a50:	607a      	str	r2, [r7, #4]
 8005a52:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005a54:	2300      	movs	r3, #0
 8005a56:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d101      	bne.n	8005a62 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e015      	b.n	8005a8e <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d105      	bne.n	8005a7a <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005a6e:	697a      	ldr	r2, [r7, #20]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	4413      	add	r3, r2
 8005a74:	3308      	adds	r3, #8
 8005a76:	617b      	str	r3, [r7, #20]
 8005a78:	e004      	b.n	8005a84 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4413      	add	r3, r2
 8005a80:	3314      	adds	r3, #20
 8005a82:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	461a      	mov	r2, r3
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	371c      	adds	r7, #28
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr

08005a9a <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b083      	sub	sp, #12
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8005aa2:	bf00      	nop
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	b083      	sub	sp, #12
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005aca:	bf00      	nop
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr

08005ad6 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
	...

08005aec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08a      	sub	sp, #40	; 0x28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d002      	beq.n	8005b0a <HAL_DAC_ConfigChannel+0x1e>
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e12a      	b.n	8005d64 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	795b      	ldrb	r3, [r3, #5]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d101      	bne.n	8005b1a <HAL_DAC_ConfigChannel+0x2e>
 8005b16:	2302      	movs	r3, #2
 8005b18:	e124      	b.n	8005d64 <HAL_DAC_ConfigChannel+0x278>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2202      	movs	r2, #2
 8005b24:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	d17a      	bne.n	8005c24 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005b2e:	f7fe f88b 	bl	8003c48 <HAL_GetTick>
 8005b32:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d13d      	bne.n	8005bb6 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b3a:	e018      	b.n	8005b6e <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b3c:	f7fe f884 	bl	8003c48 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d911      	bls.n	8005b6e <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b50:	4b86      	ldr	r3, [pc, #536]	; (8005d6c <HAL_DAC_ConfigChannel+0x280>)
 8005b52:	4013      	ands	r3, r2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00a      	beq.n	8005b6e <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	f043 0208 	orr.w	r2, r3, #8
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2203      	movs	r2, #3
 8005b68:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e0fa      	b.n	8005d64 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b74:	4b7d      	ldr	r3, [pc, #500]	; (8005d6c <HAL_DAC_ConfigChannel+0x280>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1df      	bne.n	8005b3c <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	6992      	ldr	r2, [r2, #24]
 8005b84:	641a      	str	r2, [r3, #64]	; 0x40
 8005b86:	e020      	b.n	8005bca <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b88:	f7fe f85e 	bl	8003c48 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d90f      	bls.n	8005bb6 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	da0a      	bge.n	8005bb6 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	f043 0208 	orr.w	r2, r3, #8
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2203      	movs	r2, #3
 8005bb0:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e0d6      	b.n	8005d64 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dbe3      	blt.n	8005b88 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	6992      	ldr	r2, [r2, #24]
 8005bc8:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f003 0310 	and.w	r3, r3, #16
 8005bd6:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005bda:	fa01 f303 	lsl.w	r3, r1, r3
 8005bde:	43db      	mvns	r3, r3
 8005be0:	ea02 0103 	and.w	r1, r2, r3
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	69da      	ldr	r2, [r3, #28]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f003 0310 	and.w	r3, r3, #16
 8005bee:	409a      	lsls	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	430a      	orrs	r2, r1
 8005bf6:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f003 0310 	and.w	r3, r3, #16
 8005c04:	21ff      	movs	r1, #255	; 0xff
 8005c06:	fa01 f303 	lsl.w	r3, r1, r3
 8005c0a:	43db      	mvns	r3, r3
 8005c0c:	ea02 0103 	and.w	r1, r2, r3
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	6a1a      	ldr	r2, [r3, #32]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f003 0310 	and.w	r3, r3, #16
 8005c1a:	409a      	lsls	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d11d      	bne.n	8005c68 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c32:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f003 0310 	and.w	r3, r3, #16
 8005c3a:	221f      	movs	r2, #31
 8005c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c40:	43db      	mvns	r3, r3
 8005c42:	69ba      	ldr	r2, [r7, #24]
 8005c44:	4013      	ands	r3, r2
 8005c46:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	695b      	ldr	r3, [r3, #20]
 8005c4c:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f003 0310 	and.w	r3, r3, #16
 8005c54:	697a      	ldr	r2, [r7, #20]
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	69ba      	ldr	r2, [r7, #24]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c6e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f003 0310 	and.w	r3, r3, #16
 8005c76:	2207      	movs	r2, #7
 8005c78:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7c:	43db      	mvns	r3, r3
 8005c7e:	69ba      	ldr	r2, [r7, #24]
 8005c80:	4013      	ands	r3, r2
 8005c82:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d102      	bne.n	8005c92 <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c90:	e00f      	b.n	8005cb2 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	68db      	ldr	r3, [r3, #12]
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d102      	bne.n	8005ca0 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c9e:	e008      	b.n	8005cb2 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d102      	bne.n	8005cae <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	627b      	str	r3, [r7, #36]	; 0x24
 8005cac:	e001      	b.n	8005cb2 <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f003 0310 	and.w	r3, r3, #16
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	fa02 f303 	lsl.w	r3, r2, r3
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6819      	ldr	r1, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f003 0310 	and.w	r3, r3, #16
 8005ce8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005cec:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf0:	43da      	mvns	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	400a      	ands	r2, r1
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f003 0310 	and.w	r3, r3, #16
 8005d08:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d10:	43db      	mvns	r3, r3
 8005d12:	69ba      	ldr	r2, [r7, #24]
 8005d14:	4013      	ands	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f003 0310 	and.w	r3, r3, #16
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6819      	ldr	r1, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f003 0310 	and.w	r3, r3, #16
 8005d44:	22c0      	movs	r2, #192	; 0xc0
 8005d46:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4a:	43da      	mvns	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	400a      	ands	r2, r1
 8005d52:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2201      	movs	r2, #1
 8005d58:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8005d60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3728      	adds	r7, #40	; 0x28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	20008000 	.word	0x20008000

08005d70 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f7ff fe8b 	bl	8005a9a <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2201      	movs	r2, #1
 8005d88:	711a      	strb	r2, [r3, #4]
}
 8005d8a:	bf00      	nop
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b084      	sub	sp, #16
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d9e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005da0:	68f8      	ldr	r0, [r7, #12]
 8005da2:	f7ff fe84 	bl	8005aae <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005da6:	bf00      	nop
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}

08005dae <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8005dae:	b580      	push	{r7, lr}
 8005db0:	b084      	sub	sp, #16
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	691b      	ldr	r3, [r3, #16]
 8005dc0:	f043 0204 	orr.w	r2, r3, #4
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f7ff fe7a 	bl	8005ac2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	711a      	strb	r2, [r3, #4]
}
 8005dd4:	bf00      	nop
 8005dd6:	3710      	adds	r7, #16
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e38:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f7ff ffce 	bl	8005ddc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2201      	movs	r2, #1
 8005e44:	711a      	strb	r2, [r3, #4]
}
 8005e46:	bf00      	nop
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e5a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8005e5c:	68f8      	ldr	r0, [r7, #12]
 8005e5e:	f7ff ffc7 	bl	8005df0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005e62:	bf00      	nop
 8005e64:	3710      	adds	r7, #16
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005e6a:	b580      	push	{r7, lr}
 8005e6c:	b084      	sub	sp, #16
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	f043 0204 	orr.w	r2, r3, #4
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	f7ff ffbd 	bl	8005e04 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	711a      	strb	r2, [r3, #4]
}
 8005e90:	bf00      	nop
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005ea0:	f7fd fed2 	bl	8003c48 <HAL_GetTick>
 8005ea4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e316      	b.n	80064de <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a66      	ldr	r2, [pc, #408]	; (8006050 <HAL_DMA_Init+0x1b8>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d04a      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a65      	ldr	r2, [pc, #404]	; (8006054 <HAL_DMA_Init+0x1bc>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d045      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a63      	ldr	r2, [pc, #396]	; (8006058 <HAL_DMA_Init+0x1c0>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d040      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a62      	ldr	r2, [pc, #392]	; (800605c <HAL_DMA_Init+0x1c4>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d03b      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a60      	ldr	r2, [pc, #384]	; (8006060 <HAL_DMA_Init+0x1c8>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d036      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a5f      	ldr	r2, [pc, #380]	; (8006064 <HAL_DMA_Init+0x1cc>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d031      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a5d      	ldr	r2, [pc, #372]	; (8006068 <HAL_DMA_Init+0x1d0>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d02c      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a5c      	ldr	r2, [pc, #368]	; (800606c <HAL_DMA_Init+0x1d4>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d027      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a5a      	ldr	r2, [pc, #360]	; (8006070 <HAL_DMA_Init+0x1d8>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d022      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a59      	ldr	r2, [pc, #356]	; (8006074 <HAL_DMA_Init+0x1dc>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d01d      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a57      	ldr	r2, [pc, #348]	; (8006078 <HAL_DMA_Init+0x1e0>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d018      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a56      	ldr	r2, [pc, #344]	; (800607c <HAL_DMA_Init+0x1e4>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d013      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a54      	ldr	r2, [pc, #336]	; (8006080 <HAL_DMA_Init+0x1e8>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d00e      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a53      	ldr	r2, [pc, #332]	; (8006084 <HAL_DMA_Init+0x1ec>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d009      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a51      	ldr	r2, [pc, #324]	; (8006088 <HAL_DMA_Init+0x1f0>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d004      	beq.n	8005f50 <HAL_DMA_Init+0xb8>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a50      	ldr	r2, [pc, #320]	; (800608c <HAL_DMA_Init+0x1f4>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d101      	bne.n	8005f54 <HAL_DMA_Init+0xbc>
 8005f50:	2301      	movs	r3, #1
 8005f52:	e000      	b.n	8005f56 <HAL_DMA_Init+0xbe>
 8005f54:	2300      	movs	r3, #0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f000 813b 	beq.w	80061d2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a37      	ldr	r2, [pc, #220]	; (8006050 <HAL_DMA_Init+0x1b8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d04a      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a36      	ldr	r2, [pc, #216]	; (8006054 <HAL_DMA_Init+0x1bc>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d045      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a34      	ldr	r2, [pc, #208]	; (8006058 <HAL_DMA_Init+0x1c0>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d040      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a33      	ldr	r2, [pc, #204]	; (800605c <HAL_DMA_Init+0x1c4>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d03b      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a31      	ldr	r2, [pc, #196]	; (8006060 <HAL_DMA_Init+0x1c8>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d036      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a30      	ldr	r2, [pc, #192]	; (8006064 <HAL_DMA_Init+0x1cc>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d031      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a2e      	ldr	r2, [pc, #184]	; (8006068 <HAL_DMA_Init+0x1d0>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d02c      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a2d      	ldr	r2, [pc, #180]	; (800606c <HAL_DMA_Init+0x1d4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d027      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a2b      	ldr	r2, [pc, #172]	; (8006070 <HAL_DMA_Init+0x1d8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d022      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a2a      	ldr	r2, [pc, #168]	; (8006074 <HAL_DMA_Init+0x1dc>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d01d      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a28      	ldr	r2, [pc, #160]	; (8006078 <HAL_DMA_Init+0x1e0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d018      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a27      	ldr	r2, [pc, #156]	; (800607c <HAL_DMA_Init+0x1e4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d013      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a25      	ldr	r2, [pc, #148]	; (8006080 <HAL_DMA_Init+0x1e8>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d00e      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a24      	ldr	r2, [pc, #144]	; (8006084 <HAL_DMA_Init+0x1ec>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d009      	beq.n	800600c <HAL_DMA_Init+0x174>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a22      	ldr	r2, [pc, #136]	; (8006088 <HAL_DMA_Init+0x1f0>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d004      	beq.n	800600c <HAL_DMA_Init+0x174>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a21      	ldr	r2, [pc, #132]	; (800608c <HAL_DMA_Init+0x1f4>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d108      	bne.n	800601e <HAL_DMA_Init+0x186>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	681a      	ldr	r2, [r3, #0]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f022 0201 	bic.w	r2, r2, #1
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	e007      	b.n	800602e <HAL_DMA_Init+0x196>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 0201 	bic.w	r2, r2, #1
 800602c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800602e:	e02f      	b.n	8006090 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006030:	f7fd fe0a 	bl	8003c48 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	2b05      	cmp	r3, #5
 800603c:	d928      	bls.n	8006090 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2220      	movs	r2, #32
 8006042:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2203      	movs	r2, #3
 8006048:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e246      	b.n	80064de <HAL_DMA_Init+0x646>
 8006050:	40020010 	.word	0x40020010
 8006054:	40020028 	.word	0x40020028
 8006058:	40020040 	.word	0x40020040
 800605c:	40020058 	.word	0x40020058
 8006060:	40020070 	.word	0x40020070
 8006064:	40020088 	.word	0x40020088
 8006068:	400200a0 	.word	0x400200a0
 800606c:	400200b8 	.word	0x400200b8
 8006070:	40020410 	.word	0x40020410
 8006074:	40020428 	.word	0x40020428
 8006078:	40020440 	.word	0x40020440
 800607c:	40020458 	.word	0x40020458
 8006080:	40020470 	.word	0x40020470
 8006084:	40020488 	.word	0x40020488
 8006088:	400204a0 	.word	0x400204a0
 800608c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0301 	and.w	r3, r3, #1
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1c8      	bne.n	8006030 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80060a6:	697a      	ldr	r2, [r7, #20]
 80060a8:	4b83      	ldr	r3, [pc, #524]	; (80062b8 <HAL_DMA_Init+0x420>)
 80060aa:	4013      	ands	r3, r2
 80060ac:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80060b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	691b      	ldr	r3, [r3, #16]
 80060bc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060c2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	699b      	ldr	r3, [r3, #24]
 80060c8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060ce:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a1b      	ldr	r3, [r3, #32]
 80060d4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80060d6:	697a      	ldr	r2, [r7, #20]
 80060d8:	4313      	orrs	r3, r2
 80060da:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d107      	bne.n	80060f4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ec:	4313      	orrs	r3, r2
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80060f4:	4b71      	ldr	r3, [pc, #452]	; (80062bc <HAL_DMA_Init+0x424>)
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	4b71      	ldr	r3, [pc, #452]	; (80062c0 <HAL_DMA_Init+0x428>)
 80060fa:	4013      	ands	r3, r2
 80060fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006100:	d328      	bcc.n	8006154 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	2b28      	cmp	r3, #40	; 0x28
 8006108:	d903      	bls.n	8006112 <HAL_DMA_Init+0x27a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	2b2e      	cmp	r3, #46	; 0x2e
 8006110:	d917      	bls.n	8006142 <HAL_DMA_Init+0x2aa>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b3e      	cmp	r3, #62	; 0x3e
 8006118:	d903      	bls.n	8006122 <HAL_DMA_Init+0x28a>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b42      	cmp	r3, #66	; 0x42
 8006120:	d90f      	bls.n	8006142 <HAL_DMA_Init+0x2aa>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2b46      	cmp	r3, #70	; 0x46
 8006128:	d903      	bls.n	8006132 <HAL_DMA_Init+0x29a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	2b48      	cmp	r3, #72	; 0x48
 8006130:	d907      	bls.n	8006142 <HAL_DMA_Init+0x2aa>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2b4e      	cmp	r3, #78	; 0x4e
 8006138:	d905      	bls.n	8006146 <HAL_DMA_Init+0x2ae>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	2b52      	cmp	r3, #82	; 0x52
 8006140:	d801      	bhi.n	8006146 <HAL_DMA_Init+0x2ae>
 8006142:	2301      	movs	r3, #1
 8006144:	e000      	b.n	8006148 <HAL_DMA_Init+0x2b0>
 8006146:	2300      	movs	r3, #0
 8006148:	2b00      	cmp	r3, #0
 800614a:	d003      	beq.n	8006154 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006152:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f023 0307 	bic.w	r3, r3, #7
 800616a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006170:	697a      	ldr	r2, [r7, #20]
 8006172:	4313      	orrs	r3, r2
 8006174:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617a:	2b04      	cmp	r3, #4
 800617c:	d117      	bne.n	80061ae <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	4313      	orrs	r3, r2
 8006186:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618c:	2b00      	cmp	r3, #0
 800618e:	d00e      	beq.n	80061ae <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f002 fb3f 	bl	8008814 <DMA_CheckFifoParam>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d008      	beq.n	80061ae <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2240      	movs	r2, #64	; 0x40
 80061a0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e197      	b.n	80064de <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f002 fa7a 	bl	80086b0 <DMA_CalcBaseAndBitshift>
 80061bc:	4603      	mov	r3, r0
 80061be:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061c4:	f003 031f 	and.w	r3, r3, #31
 80061c8:	223f      	movs	r2, #63	; 0x3f
 80061ca:	409a      	lsls	r2, r3
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	609a      	str	r2, [r3, #8]
 80061d0:	e0cd      	b.n	800636e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a3b      	ldr	r2, [pc, #236]	; (80062c4 <HAL_DMA_Init+0x42c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d022      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a39      	ldr	r2, [pc, #228]	; (80062c8 <HAL_DMA_Init+0x430>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d01d      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a38      	ldr	r2, [pc, #224]	; (80062cc <HAL_DMA_Init+0x434>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d018      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a36      	ldr	r2, [pc, #216]	; (80062d0 <HAL_DMA_Init+0x438>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d013      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a35      	ldr	r2, [pc, #212]	; (80062d4 <HAL_DMA_Init+0x43c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d00e      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a33      	ldr	r2, [pc, #204]	; (80062d8 <HAL_DMA_Init+0x440>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d009      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a32      	ldr	r2, [pc, #200]	; (80062dc <HAL_DMA_Init+0x444>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d004      	beq.n	8006222 <HAL_DMA_Init+0x38a>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a30      	ldr	r2, [pc, #192]	; (80062e0 <HAL_DMA_Init+0x448>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d101      	bne.n	8006226 <HAL_DMA_Init+0x38e>
 8006222:	2301      	movs	r3, #1
 8006224:	e000      	b.n	8006228 <HAL_DMA_Init+0x390>
 8006226:	2300      	movs	r3, #0
 8006228:	2b00      	cmp	r3, #0
 800622a:	f000 8097 	beq.w	800635c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a24      	ldr	r2, [pc, #144]	; (80062c4 <HAL_DMA_Init+0x42c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d021      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a22      	ldr	r2, [pc, #136]	; (80062c8 <HAL_DMA_Init+0x430>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d01c      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a21      	ldr	r2, [pc, #132]	; (80062cc <HAL_DMA_Init+0x434>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d017      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a1f      	ldr	r2, [pc, #124]	; (80062d0 <HAL_DMA_Init+0x438>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d012      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a1e      	ldr	r2, [pc, #120]	; (80062d4 <HAL_DMA_Init+0x43c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d00d      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1c      	ldr	r2, [pc, #112]	; (80062d8 <HAL_DMA_Init+0x440>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d008      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a1b      	ldr	r2, [pc, #108]	; (80062dc <HAL_DMA_Init+0x444>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d003      	beq.n	800627c <HAL_DMA_Init+0x3e4>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a19      	ldr	r2, [pc, #100]	; (80062e0 <HAL_DMA_Init+0x448>)
 800627a:	4293      	cmp	r3, r2
 800627c:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2202      	movs	r2, #2
 8006282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	4b12      	ldr	r3, [pc, #72]	; (80062e4 <HAL_DMA_Init+0x44c>)
 800629a:	4013      	ands	r3, r2
 800629c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	2b40      	cmp	r3, #64	; 0x40
 80062a4:	d020      	beq.n	80062e8 <HAL_DMA_Init+0x450>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	2b80      	cmp	r3, #128	; 0x80
 80062ac:	d102      	bne.n	80062b4 <HAL_DMA_Init+0x41c>
 80062ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80062b2:	e01a      	b.n	80062ea <HAL_DMA_Init+0x452>
 80062b4:	2300      	movs	r3, #0
 80062b6:	e018      	b.n	80062ea <HAL_DMA_Init+0x452>
 80062b8:	fe10803f 	.word	0xfe10803f
 80062bc:	5c001000 	.word	0x5c001000
 80062c0:	ffff0000 	.word	0xffff0000
 80062c4:	58025408 	.word	0x58025408
 80062c8:	5802541c 	.word	0x5802541c
 80062cc:	58025430 	.word	0x58025430
 80062d0:	58025444 	.word	0x58025444
 80062d4:	58025458 	.word	0x58025458
 80062d8:	5802546c 	.word	0x5802546c
 80062dc:	58025480 	.word	0x58025480
 80062e0:	58025494 	.word	0x58025494
 80062e4:	fffe000f 	.word	0xfffe000f
 80062e8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	68d2      	ldr	r2, [r2, #12]
 80062ee:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80062f0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80062f8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006300:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006308:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006310:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006318:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800631a:	697a      	ldr	r2, [r7, #20]
 800631c:	4313      	orrs	r3, r2
 800631e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	461a      	mov	r2, r3
 800632e:	4b6e      	ldr	r3, [pc, #440]	; (80064e8 <HAL_DMA_Init+0x650>)
 8006330:	4413      	add	r3, r2
 8006332:	4a6e      	ldr	r2, [pc, #440]	; (80064ec <HAL_DMA_Init+0x654>)
 8006334:	fba2 2303 	umull	r2, r3, r2, r3
 8006338:	091b      	lsrs	r3, r3, #4
 800633a:	009a      	lsls	r2, r3, #2
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f002 f9b5 	bl	80086b0 <DMA_CalcBaseAndBitshift>
 8006346:	4603      	mov	r3, r0
 8006348:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800634e:	f003 031f 	and.w	r3, r3, #31
 8006352:	2201      	movs	r2, #1
 8006354:	409a      	lsls	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	605a      	str	r2, [r3, #4]
 800635a:	e008      	b.n	800636e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2240      	movs	r2, #64	; 0x40
 8006360:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2203      	movs	r2, #3
 8006366:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800636a:	2301      	movs	r3, #1
 800636c:	e0b7      	b.n	80064de <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a5f      	ldr	r2, [pc, #380]	; (80064f0 <HAL_DMA_Init+0x658>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d072      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a5d      	ldr	r2, [pc, #372]	; (80064f4 <HAL_DMA_Init+0x65c>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d06d      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a5c      	ldr	r2, [pc, #368]	; (80064f8 <HAL_DMA_Init+0x660>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d068      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a5a      	ldr	r2, [pc, #360]	; (80064fc <HAL_DMA_Init+0x664>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d063      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a59      	ldr	r2, [pc, #356]	; (8006500 <HAL_DMA_Init+0x668>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d05e      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a57      	ldr	r2, [pc, #348]	; (8006504 <HAL_DMA_Init+0x66c>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d059      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a56      	ldr	r2, [pc, #344]	; (8006508 <HAL_DMA_Init+0x670>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d054      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a54      	ldr	r2, [pc, #336]	; (800650c <HAL_DMA_Init+0x674>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d04f      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a53      	ldr	r2, [pc, #332]	; (8006510 <HAL_DMA_Init+0x678>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d04a      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a51      	ldr	r2, [pc, #324]	; (8006514 <HAL_DMA_Init+0x67c>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d045      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a50      	ldr	r2, [pc, #320]	; (8006518 <HAL_DMA_Init+0x680>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d040      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a4e      	ldr	r2, [pc, #312]	; (800651c <HAL_DMA_Init+0x684>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d03b      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a4d      	ldr	r2, [pc, #308]	; (8006520 <HAL_DMA_Init+0x688>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d036      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a4b      	ldr	r2, [pc, #300]	; (8006524 <HAL_DMA_Init+0x68c>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d031      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a4a      	ldr	r2, [pc, #296]	; (8006528 <HAL_DMA_Init+0x690>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d02c      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a48      	ldr	r2, [pc, #288]	; (800652c <HAL_DMA_Init+0x694>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d027      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a47      	ldr	r2, [pc, #284]	; (8006530 <HAL_DMA_Init+0x698>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d022      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a45      	ldr	r2, [pc, #276]	; (8006534 <HAL_DMA_Init+0x69c>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d01d      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a44      	ldr	r2, [pc, #272]	; (8006538 <HAL_DMA_Init+0x6a0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d018      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a42      	ldr	r2, [pc, #264]	; (800653c <HAL_DMA_Init+0x6a4>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d013      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a41      	ldr	r2, [pc, #260]	; (8006540 <HAL_DMA_Init+0x6a8>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00e      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a3f      	ldr	r2, [pc, #252]	; (8006544 <HAL_DMA_Init+0x6ac>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d009      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a3e      	ldr	r2, [pc, #248]	; (8006548 <HAL_DMA_Init+0x6b0>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d004      	beq.n	800645e <HAL_DMA_Init+0x5c6>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a3c      	ldr	r2, [pc, #240]	; (800654c <HAL_DMA_Init+0x6b4>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d101      	bne.n	8006462 <HAL_DMA_Init+0x5ca>
 800645e:	2301      	movs	r3, #1
 8006460:	e000      	b.n	8006464 <HAL_DMA_Init+0x5cc>
 8006462:	2300      	movs	r3, #0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d032      	beq.n	80064ce <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f002 fa4f 	bl	800890c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	2b80      	cmp	r3, #128	; 0x80
 8006474:	d102      	bne.n	800647c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685a      	ldr	r2, [r3, #4]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006484:	b2d2      	uxtb	r2, r2
 8006486:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006490:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d010      	beq.n	80064bc <HAL_DMA_Init+0x624>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	2b08      	cmp	r3, #8
 80064a0:	d80c      	bhi.n	80064bc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f002 facc 	bl	8008a40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80064ac:	2200      	movs	r2, #0
 80064ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80064b8:	605a      	str	r2, [r3, #4]
 80064ba:	e008      	b.n	80064ce <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3718      	adds	r7, #24
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	a7fdabf8 	.word	0xa7fdabf8
 80064ec:	cccccccd 	.word	0xcccccccd
 80064f0:	40020010 	.word	0x40020010
 80064f4:	40020028 	.word	0x40020028
 80064f8:	40020040 	.word	0x40020040
 80064fc:	40020058 	.word	0x40020058
 8006500:	40020070 	.word	0x40020070
 8006504:	40020088 	.word	0x40020088
 8006508:	400200a0 	.word	0x400200a0
 800650c:	400200b8 	.word	0x400200b8
 8006510:	40020410 	.word	0x40020410
 8006514:	40020428 	.word	0x40020428
 8006518:	40020440 	.word	0x40020440
 800651c:	40020458 	.word	0x40020458
 8006520:	40020470 	.word	0x40020470
 8006524:	40020488 	.word	0x40020488
 8006528:	400204a0 	.word	0x400204a0
 800652c:	400204b8 	.word	0x400204b8
 8006530:	58025408 	.word	0x58025408
 8006534:	5802541c 	.word	0x5802541c
 8006538:	58025430 	.word	0x58025430
 800653c:	58025444 	.word	0x58025444
 8006540:	58025458 	.word	0x58025458
 8006544:	5802546c 	.word	0x5802546c
 8006548:	58025480 	.word	0x58025480
 800654c:	58025494 	.word	0x58025494

08006550 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	607a      	str	r2, [r7, #4]
 800655c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800655e:	2300      	movs	r3, #0
 8006560:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d101      	bne.n	800656c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e226      	b.n	80069ba <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006572:	2b01      	cmp	r3, #1
 8006574:	d101      	bne.n	800657a <HAL_DMA_Start_IT+0x2a>
 8006576:	2302      	movs	r3, #2
 8006578:	e21f      	b.n	80069ba <HAL_DMA_Start_IT+0x46a>
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006588:	b2db      	uxtb	r3, r3
 800658a:	2b01      	cmp	r3, #1
 800658c:	f040 820a 	bne.w	80069a4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2202      	movs	r2, #2
 8006594:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a68      	ldr	r2, [pc, #416]	; (8006744 <HAL_DMA_Start_IT+0x1f4>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d04a      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a66      	ldr	r2, [pc, #408]	; (8006748 <HAL_DMA_Start_IT+0x1f8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d045      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a65      	ldr	r2, [pc, #404]	; (800674c <HAL_DMA_Start_IT+0x1fc>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d040      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a63      	ldr	r2, [pc, #396]	; (8006750 <HAL_DMA_Start_IT+0x200>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d03b      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a62      	ldr	r2, [pc, #392]	; (8006754 <HAL_DMA_Start_IT+0x204>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d036      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a60      	ldr	r2, [pc, #384]	; (8006758 <HAL_DMA_Start_IT+0x208>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d031      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a5f      	ldr	r2, [pc, #380]	; (800675c <HAL_DMA_Start_IT+0x20c>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d02c      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a5d      	ldr	r2, [pc, #372]	; (8006760 <HAL_DMA_Start_IT+0x210>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d027      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a5c      	ldr	r2, [pc, #368]	; (8006764 <HAL_DMA_Start_IT+0x214>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d022      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a5a      	ldr	r2, [pc, #360]	; (8006768 <HAL_DMA_Start_IT+0x218>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d01d      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a59      	ldr	r2, [pc, #356]	; (800676c <HAL_DMA_Start_IT+0x21c>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d018      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a57      	ldr	r2, [pc, #348]	; (8006770 <HAL_DMA_Start_IT+0x220>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d013      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a56      	ldr	r2, [pc, #344]	; (8006774 <HAL_DMA_Start_IT+0x224>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d00e      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a54      	ldr	r2, [pc, #336]	; (8006778 <HAL_DMA_Start_IT+0x228>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d009      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a53      	ldr	r2, [pc, #332]	; (800677c <HAL_DMA_Start_IT+0x22c>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d004      	beq.n	800663e <HAL_DMA_Start_IT+0xee>
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a51      	ldr	r2, [pc, #324]	; (8006780 <HAL_DMA_Start_IT+0x230>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d108      	bne.n	8006650 <HAL_DMA_Start_IT+0x100>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f022 0201 	bic.w	r2, r2, #1
 800664c:	601a      	str	r2, [r3, #0]
 800664e:	e007      	b.n	8006660 <HAL_DMA_Start_IT+0x110>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f022 0201 	bic.w	r2, r2, #1
 800665e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	68b9      	ldr	r1, [r7, #8]
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f001 fe76 	bl	8008358 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a34      	ldr	r2, [pc, #208]	; (8006744 <HAL_DMA_Start_IT+0x1f4>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d04a      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a33      	ldr	r2, [pc, #204]	; (8006748 <HAL_DMA_Start_IT+0x1f8>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d045      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a31      	ldr	r2, [pc, #196]	; (800674c <HAL_DMA_Start_IT+0x1fc>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d040      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a30      	ldr	r2, [pc, #192]	; (8006750 <HAL_DMA_Start_IT+0x200>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d03b      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a2e      	ldr	r2, [pc, #184]	; (8006754 <HAL_DMA_Start_IT+0x204>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d036      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a2d      	ldr	r2, [pc, #180]	; (8006758 <HAL_DMA_Start_IT+0x208>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d031      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a2b      	ldr	r2, [pc, #172]	; (800675c <HAL_DMA_Start_IT+0x20c>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d02c      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a2a      	ldr	r2, [pc, #168]	; (8006760 <HAL_DMA_Start_IT+0x210>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d027      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a28      	ldr	r2, [pc, #160]	; (8006764 <HAL_DMA_Start_IT+0x214>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d022      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a27      	ldr	r2, [pc, #156]	; (8006768 <HAL_DMA_Start_IT+0x218>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d01d      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a25      	ldr	r2, [pc, #148]	; (800676c <HAL_DMA_Start_IT+0x21c>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d018      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	4a24      	ldr	r2, [pc, #144]	; (8006770 <HAL_DMA_Start_IT+0x220>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d013      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a22      	ldr	r2, [pc, #136]	; (8006774 <HAL_DMA_Start_IT+0x224>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d00e      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a21      	ldr	r2, [pc, #132]	; (8006778 <HAL_DMA_Start_IT+0x228>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d009      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a1f      	ldr	r2, [pc, #124]	; (800677c <HAL_DMA_Start_IT+0x22c>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d004      	beq.n	800670c <HAL_DMA_Start_IT+0x1bc>
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	4a1e      	ldr	r2, [pc, #120]	; (8006780 <HAL_DMA_Start_IT+0x230>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d101      	bne.n	8006710 <HAL_DMA_Start_IT+0x1c0>
 800670c:	2301      	movs	r3, #1
 800670e:	e000      	b.n	8006712 <HAL_DMA_Start_IT+0x1c2>
 8006710:	2300      	movs	r3, #0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d036      	beq.n	8006784 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f023 021e 	bic.w	r2, r3, #30
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 0216 	orr.w	r2, r2, #22
 8006728:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	2b00      	cmp	r3, #0
 8006730:	d03e      	beq.n	80067b0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f042 0208 	orr.w	r2, r2, #8
 8006740:	601a      	str	r2, [r3, #0]
 8006742:	e035      	b.n	80067b0 <HAL_DMA_Start_IT+0x260>
 8006744:	40020010 	.word	0x40020010
 8006748:	40020028 	.word	0x40020028
 800674c:	40020040 	.word	0x40020040
 8006750:	40020058 	.word	0x40020058
 8006754:	40020070 	.word	0x40020070
 8006758:	40020088 	.word	0x40020088
 800675c:	400200a0 	.word	0x400200a0
 8006760:	400200b8 	.word	0x400200b8
 8006764:	40020410 	.word	0x40020410
 8006768:	40020428 	.word	0x40020428
 800676c:	40020440 	.word	0x40020440
 8006770:	40020458 	.word	0x40020458
 8006774:	40020470 	.word	0x40020470
 8006778:	40020488 	.word	0x40020488
 800677c:	400204a0 	.word	0x400204a0
 8006780:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f023 020e 	bic.w	r2, r3, #14
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 020a 	orr.w	r2, r2, #10
 8006796:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800679c:	2b00      	cmp	r3, #0
 800679e:	d007      	beq.n	80067b0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f042 0204 	orr.w	r2, r2, #4
 80067ae:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a83      	ldr	r2, [pc, #524]	; (80069c4 <HAL_DMA_Start_IT+0x474>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d072      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a82      	ldr	r2, [pc, #520]	; (80069c8 <HAL_DMA_Start_IT+0x478>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d06d      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a80      	ldr	r2, [pc, #512]	; (80069cc <HAL_DMA_Start_IT+0x47c>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d068      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a7f      	ldr	r2, [pc, #508]	; (80069d0 <HAL_DMA_Start_IT+0x480>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d063      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a7d      	ldr	r2, [pc, #500]	; (80069d4 <HAL_DMA_Start_IT+0x484>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d05e      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a7c      	ldr	r2, [pc, #496]	; (80069d8 <HAL_DMA_Start_IT+0x488>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d059      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a7a      	ldr	r2, [pc, #488]	; (80069dc <HAL_DMA_Start_IT+0x48c>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d054      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a79      	ldr	r2, [pc, #484]	; (80069e0 <HAL_DMA_Start_IT+0x490>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d04f      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a77      	ldr	r2, [pc, #476]	; (80069e4 <HAL_DMA_Start_IT+0x494>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d04a      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a76      	ldr	r2, [pc, #472]	; (80069e8 <HAL_DMA_Start_IT+0x498>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d045      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a74      	ldr	r2, [pc, #464]	; (80069ec <HAL_DMA_Start_IT+0x49c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d040      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a73      	ldr	r2, [pc, #460]	; (80069f0 <HAL_DMA_Start_IT+0x4a0>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d03b      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a71      	ldr	r2, [pc, #452]	; (80069f4 <HAL_DMA_Start_IT+0x4a4>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d036      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a70      	ldr	r2, [pc, #448]	; (80069f8 <HAL_DMA_Start_IT+0x4a8>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d031      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a6e      	ldr	r2, [pc, #440]	; (80069fc <HAL_DMA_Start_IT+0x4ac>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d02c      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a6d      	ldr	r2, [pc, #436]	; (8006a00 <HAL_DMA_Start_IT+0x4b0>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d027      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a6b      	ldr	r2, [pc, #428]	; (8006a04 <HAL_DMA_Start_IT+0x4b4>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d022      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a6a      	ldr	r2, [pc, #424]	; (8006a08 <HAL_DMA_Start_IT+0x4b8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d01d      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a68      	ldr	r2, [pc, #416]	; (8006a0c <HAL_DMA_Start_IT+0x4bc>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d018      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a67      	ldr	r2, [pc, #412]	; (8006a10 <HAL_DMA_Start_IT+0x4c0>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d013      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a65      	ldr	r2, [pc, #404]	; (8006a14 <HAL_DMA_Start_IT+0x4c4>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d00e      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a64      	ldr	r2, [pc, #400]	; (8006a18 <HAL_DMA_Start_IT+0x4c8>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d009      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a62      	ldr	r2, [pc, #392]	; (8006a1c <HAL_DMA_Start_IT+0x4cc>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d004      	beq.n	80068a0 <HAL_DMA_Start_IT+0x350>
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a61      	ldr	r2, [pc, #388]	; (8006a20 <HAL_DMA_Start_IT+0x4d0>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d101      	bne.n	80068a4 <HAL_DMA_Start_IT+0x354>
 80068a0:	2301      	movs	r3, #1
 80068a2:	e000      	b.n	80068a6 <HAL_DMA_Start_IT+0x356>
 80068a4:	2300      	movs	r3, #0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d01a      	beq.n	80068e0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d007      	beq.n	80068c8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068c6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d007      	beq.n	80068e0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068de:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a37      	ldr	r2, [pc, #220]	; (80069c4 <HAL_DMA_Start_IT+0x474>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d04a      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a36      	ldr	r2, [pc, #216]	; (80069c8 <HAL_DMA_Start_IT+0x478>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d045      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a34      	ldr	r2, [pc, #208]	; (80069cc <HAL_DMA_Start_IT+0x47c>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d040      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a33      	ldr	r2, [pc, #204]	; (80069d0 <HAL_DMA_Start_IT+0x480>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d03b      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a31      	ldr	r2, [pc, #196]	; (80069d4 <HAL_DMA_Start_IT+0x484>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d036      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a30      	ldr	r2, [pc, #192]	; (80069d8 <HAL_DMA_Start_IT+0x488>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d031      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a2e      	ldr	r2, [pc, #184]	; (80069dc <HAL_DMA_Start_IT+0x48c>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d02c      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a2d      	ldr	r2, [pc, #180]	; (80069e0 <HAL_DMA_Start_IT+0x490>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d027      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a2b      	ldr	r2, [pc, #172]	; (80069e4 <HAL_DMA_Start_IT+0x494>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d022      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a2a      	ldr	r2, [pc, #168]	; (80069e8 <HAL_DMA_Start_IT+0x498>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d01d      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a28      	ldr	r2, [pc, #160]	; (80069ec <HAL_DMA_Start_IT+0x49c>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d018      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a27      	ldr	r2, [pc, #156]	; (80069f0 <HAL_DMA_Start_IT+0x4a0>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d013      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a25      	ldr	r2, [pc, #148]	; (80069f4 <HAL_DMA_Start_IT+0x4a4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00e      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a24      	ldr	r2, [pc, #144]	; (80069f8 <HAL_DMA_Start_IT+0x4a8>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d009      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a22      	ldr	r2, [pc, #136]	; (80069fc <HAL_DMA_Start_IT+0x4ac>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d004      	beq.n	8006980 <HAL_DMA_Start_IT+0x430>
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a21      	ldr	r2, [pc, #132]	; (8006a00 <HAL_DMA_Start_IT+0x4b0>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d108      	bne.n	8006992 <HAL_DMA_Start_IT+0x442>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f042 0201 	orr.w	r2, r2, #1
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	e012      	b.n	80069b8 <HAL_DMA_Start_IT+0x468>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f042 0201 	orr.w	r2, r2, #1
 80069a0:	601a      	str	r2, [r3, #0]
 80069a2:	e009      	b.n	80069b8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069aa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80069b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3718      	adds	r7, #24
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}
 80069c2:	bf00      	nop
 80069c4:	40020010 	.word	0x40020010
 80069c8:	40020028 	.word	0x40020028
 80069cc:	40020040 	.word	0x40020040
 80069d0:	40020058 	.word	0x40020058
 80069d4:	40020070 	.word	0x40020070
 80069d8:	40020088 	.word	0x40020088
 80069dc:	400200a0 	.word	0x400200a0
 80069e0:	400200b8 	.word	0x400200b8
 80069e4:	40020410 	.word	0x40020410
 80069e8:	40020428 	.word	0x40020428
 80069ec:	40020440 	.word	0x40020440
 80069f0:	40020458 	.word	0x40020458
 80069f4:	40020470 	.word	0x40020470
 80069f8:	40020488 	.word	0x40020488
 80069fc:	400204a0 	.word	0x400204a0
 8006a00:	400204b8 	.word	0x400204b8
 8006a04:	58025408 	.word	0x58025408
 8006a08:	5802541c 	.word	0x5802541c
 8006a0c:	58025430 	.word	0x58025430
 8006a10:	58025444 	.word	0x58025444
 8006a14:	58025458 	.word	0x58025458
 8006a18:	5802546c 	.word	0x5802546c
 8006a1c:	58025480 	.word	0x58025480
 8006a20:	58025494 	.word	0x58025494

08006a24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b086      	sub	sp, #24
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006a2c:	f7fd f90c 	bl	8003c48 <HAL_GetTick>
 8006a30:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e2dc      	b.n	8006ff6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d008      	beq.n	8006a5a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2280      	movs	r2, #128	; 0x80
 8006a4c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e2cd      	b.n	8006ff6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a76      	ldr	r2, [pc, #472]	; (8006c38 <HAL_DMA_Abort+0x214>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d04a      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a74      	ldr	r2, [pc, #464]	; (8006c3c <HAL_DMA_Abort+0x218>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d045      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a73      	ldr	r2, [pc, #460]	; (8006c40 <HAL_DMA_Abort+0x21c>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d040      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a71      	ldr	r2, [pc, #452]	; (8006c44 <HAL_DMA_Abort+0x220>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d03b      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a70      	ldr	r2, [pc, #448]	; (8006c48 <HAL_DMA_Abort+0x224>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d036      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a6e      	ldr	r2, [pc, #440]	; (8006c4c <HAL_DMA_Abort+0x228>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d031      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a6d      	ldr	r2, [pc, #436]	; (8006c50 <HAL_DMA_Abort+0x22c>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d02c      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a6b      	ldr	r2, [pc, #428]	; (8006c54 <HAL_DMA_Abort+0x230>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d027      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a6a      	ldr	r2, [pc, #424]	; (8006c58 <HAL_DMA_Abort+0x234>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d022      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a68      	ldr	r2, [pc, #416]	; (8006c5c <HAL_DMA_Abort+0x238>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d01d      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a67      	ldr	r2, [pc, #412]	; (8006c60 <HAL_DMA_Abort+0x23c>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d018      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a65      	ldr	r2, [pc, #404]	; (8006c64 <HAL_DMA_Abort+0x240>)
 8006ace:	4293      	cmp	r3, r2
 8006ad0:	d013      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a64      	ldr	r2, [pc, #400]	; (8006c68 <HAL_DMA_Abort+0x244>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d00e      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a62      	ldr	r2, [pc, #392]	; (8006c6c <HAL_DMA_Abort+0x248>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d009      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a61      	ldr	r2, [pc, #388]	; (8006c70 <HAL_DMA_Abort+0x24c>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d004      	beq.n	8006afa <HAL_DMA_Abort+0xd6>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a5f      	ldr	r2, [pc, #380]	; (8006c74 <HAL_DMA_Abort+0x250>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d101      	bne.n	8006afe <HAL_DMA_Abort+0xda>
 8006afa:	2301      	movs	r3, #1
 8006afc:	e000      	b.n	8006b00 <HAL_DMA_Abort+0xdc>
 8006afe:	2300      	movs	r3, #0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d013      	beq.n	8006b2c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 021e 	bic.w	r2, r2, #30
 8006b12:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	695a      	ldr	r2, [r3, #20]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b22:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	e00a      	b.n	8006b42 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f022 020e 	bic.w	r2, r2, #14
 8006b3a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a3c      	ldr	r2, [pc, #240]	; (8006c38 <HAL_DMA_Abort+0x214>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d072      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a3a      	ldr	r2, [pc, #232]	; (8006c3c <HAL_DMA_Abort+0x218>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d06d      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a39      	ldr	r2, [pc, #228]	; (8006c40 <HAL_DMA_Abort+0x21c>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d068      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a37      	ldr	r2, [pc, #220]	; (8006c44 <HAL_DMA_Abort+0x220>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d063      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a36      	ldr	r2, [pc, #216]	; (8006c48 <HAL_DMA_Abort+0x224>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d05e      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a34      	ldr	r2, [pc, #208]	; (8006c4c <HAL_DMA_Abort+0x228>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d059      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a33      	ldr	r2, [pc, #204]	; (8006c50 <HAL_DMA_Abort+0x22c>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d054      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a31      	ldr	r2, [pc, #196]	; (8006c54 <HAL_DMA_Abort+0x230>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d04f      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a30      	ldr	r2, [pc, #192]	; (8006c58 <HAL_DMA_Abort+0x234>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d04a      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a2e      	ldr	r2, [pc, #184]	; (8006c5c <HAL_DMA_Abort+0x238>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d045      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a2d      	ldr	r2, [pc, #180]	; (8006c60 <HAL_DMA_Abort+0x23c>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d040      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a2b      	ldr	r2, [pc, #172]	; (8006c64 <HAL_DMA_Abort+0x240>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d03b      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a2a      	ldr	r2, [pc, #168]	; (8006c68 <HAL_DMA_Abort+0x244>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d036      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a28      	ldr	r2, [pc, #160]	; (8006c6c <HAL_DMA_Abort+0x248>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d031      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a27      	ldr	r2, [pc, #156]	; (8006c70 <HAL_DMA_Abort+0x24c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d02c      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a25      	ldr	r2, [pc, #148]	; (8006c74 <HAL_DMA_Abort+0x250>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d027      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a24      	ldr	r2, [pc, #144]	; (8006c78 <HAL_DMA_Abort+0x254>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d022      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a22      	ldr	r2, [pc, #136]	; (8006c7c <HAL_DMA_Abort+0x258>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d01d      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a21      	ldr	r2, [pc, #132]	; (8006c80 <HAL_DMA_Abort+0x25c>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d018      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a1f      	ldr	r2, [pc, #124]	; (8006c84 <HAL_DMA_Abort+0x260>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d013      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a1e      	ldr	r2, [pc, #120]	; (8006c88 <HAL_DMA_Abort+0x264>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d00e      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a1c      	ldr	r2, [pc, #112]	; (8006c8c <HAL_DMA_Abort+0x268>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d009      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a1b      	ldr	r2, [pc, #108]	; (8006c90 <HAL_DMA_Abort+0x26c>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d004      	beq.n	8006c32 <HAL_DMA_Abort+0x20e>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a19      	ldr	r2, [pc, #100]	; (8006c94 <HAL_DMA_Abort+0x270>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d132      	bne.n	8006c98 <HAL_DMA_Abort+0x274>
 8006c32:	2301      	movs	r3, #1
 8006c34:	e031      	b.n	8006c9a <HAL_DMA_Abort+0x276>
 8006c36:	bf00      	nop
 8006c38:	40020010 	.word	0x40020010
 8006c3c:	40020028 	.word	0x40020028
 8006c40:	40020040 	.word	0x40020040
 8006c44:	40020058 	.word	0x40020058
 8006c48:	40020070 	.word	0x40020070
 8006c4c:	40020088 	.word	0x40020088
 8006c50:	400200a0 	.word	0x400200a0
 8006c54:	400200b8 	.word	0x400200b8
 8006c58:	40020410 	.word	0x40020410
 8006c5c:	40020428 	.word	0x40020428
 8006c60:	40020440 	.word	0x40020440
 8006c64:	40020458 	.word	0x40020458
 8006c68:	40020470 	.word	0x40020470
 8006c6c:	40020488 	.word	0x40020488
 8006c70:	400204a0 	.word	0x400204a0
 8006c74:	400204b8 	.word	0x400204b8
 8006c78:	58025408 	.word	0x58025408
 8006c7c:	5802541c 	.word	0x5802541c
 8006c80:	58025430 	.word	0x58025430
 8006c84:	58025444 	.word	0x58025444
 8006c88:	58025458 	.word	0x58025458
 8006c8c:	5802546c 	.word	0x5802546c
 8006c90:	58025480 	.word	0x58025480
 8006c94:	58025494 	.word	0x58025494
 8006c98:	2300      	movs	r3, #0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d007      	beq.n	8006cae <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ca8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006cac:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a6d      	ldr	r2, [pc, #436]	; (8006e68 <HAL_DMA_Abort+0x444>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d04a      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a6b      	ldr	r2, [pc, #428]	; (8006e6c <HAL_DMA_Abort+0x448>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d045      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a6a      	ldr	r2, [pc, #424]	; (8006e70 <HAL_DMA_Abort+0x44c>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d040      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a68      	ldr	r2, [pc, #416]	; (8006e74 <HAL_DMA_Abort+0x450>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d03b      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a67      	ldr	r2, [pc, #412]	; (8006e78 <HAL_DMA_Abort+0x454>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d036      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a65      	ldr	r2, [pc, #404]	; (8006e7c <HAL_DMA_Abort+0x458>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d031      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a64      	ldr	r2, [pc, #400]	; (8006e80 <HAL_DMA_Abort+0x45c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d02c      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a62      	ldr	r2, [pc, #392]	; (8006e84 <HAL_DMA_Abort+0x460>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d027      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a61      	ldr	r2, [pc, #388]	; (8006e88 <HAL_DMA_Abort+0x464>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d022      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a5f      	ldr	r2, [pc, #380]	; (8006e8c <HAL_DMA_Abort+0x468>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d01d      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a5e      	ldr	r2, [pc, #376]	; (8006e90 <HAL_DMA_Abort+0x46c>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d018      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a5c      	ldr	r2, [pc, #368]	; (8006e94 <HAL_DMA_Abort+0x470>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d013      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a5b      	ldr	r2, [pc, #364]	; (8006e98 <HAL_DMA_Abort+0x474>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d00e      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a59      	ldr	r2, [pc, #356]	; (8006e9c <HAL_DMA_Abort+0x478>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d009      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a58      	ldr	r2, [pc, #352]	; (8006ea0 <HAL_DMA_Abort+0x47c>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d004      	beq.n	8006d4e <HAL_DMA_Abort+0x32a>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a56      	ldr	r2, [pc, #344]	; (8006ea4 <HAL_DMA_Abort+0x480>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d108      	bne.n	8006d60 <HAL_DMA_Abort+0x33c>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f022 0201 	bic.w	r2, r2, #1
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	e007      	b.n	8006d70 <HAL_DMA_Abort+0x34c>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f022 0201 	bic.w	r2, r2, #1
 8006d6e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006d70:	e013      	b.n	8006d9a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d72:	f7fc ff69 	bl	8003c48 <HAL_GetTick>
 8006d76:	4602      	mov	r2, r0
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	1ad3      	subs	r3, r2, r3
 8006d7c:	2b05      	cmp	r3, #5
 8006d7e:	d90c      	bls.n	8006d9a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2220      	movs	r2, #32
 8006d84:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2203      	movs	r2, #3
 8006d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e12d      	b.n	8006ff6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0301 	and.w	r3, r3, #1
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e5      	bne.n	8006d72 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a2f      	ldr	r2, [pc, #188]	; (8006e68 <HAL_DMA_Abort+0x444>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d04a      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a2d      	ldr	r2, [pc, #180]	; (8006e6c <HAL_DMA_Abort+0x448>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d045      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a2c      	ldr	r2, [pc, #176]	; (8006e70 <HAL_DMA_Abort+0x44c>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d040      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a2a      	ldr	r2, [pc, #168]	; (8006e74 <HAL_DMA_Abort+0x450>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d03b      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	4a29      	ldr	r2, [pc, #164]	; (8006e78 <HAL_DMA_Abort+0x454>)
 8006dd4:	4293      	cmp	r3, r2
 8006dd6:	d036      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4a27      	ldr	r2, [pc, #156]	; (8006e7c <HAL_DMA_Abort+0x458>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d031      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a26      	ldr	r2, [pc, #152]	; (8006e80 <HAL_DMA_Abort+0x45c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d02c      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	4a24      	ldr	r2, [pc, #144]	; (8006e84 <HAL_DMA_Abort+0x460>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d027      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a23      	ldr	r2, [pc, #140]	; (8006e88 <HAL_DMA_Abort+0x464>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d022      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a21      	ldr	r2, [pc, #132]	; (8006e8c <HAL_DMA_Abort+0x468>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d01d      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a20      	ldr	r2, [pc, #128]	; (8006e90 <HAL_DMA_Abort+0x46c>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d018      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a1e      	ldr	r2, [pc, #120]	; (8006e94 <HAL_DMA_Abort+0x470>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d013      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a1d      	ldr	r2, [pc, #116]	; (8006e98 <HAL_DMA_Abort+0x474>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d00e      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a1b      	ldr	r2, [pc, #108]	; (8006e9c <HAL_DMA_Abort+0x478>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d009      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a1a      	ldr	r2, [pc, #104]	; (8006ea0 <HAL_DMA_Abort+0x47c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d004      	beq.n	8006e46 <HAL_DMA_Abort+0x422>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a18      	ldr	r2, [pc, #96]	; (8006ea4 <HAL_DMA_Abort+0x480>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d101      	bne.n	8006e4a <HAL_DMA_Abort+0x426>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e000      	b.n	8006e4c <HAL_DMA_Abort+0x428>
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d02b      	beq.n	8006ea8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e54:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e5a:	f003 031f 	and.w	r3, r3, #31
 8006e5e:	223f      	movs	r2, #63	; 0x3f
 8006e60:	409a      	lsls	r2, r3
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	609a      	str	r2, [r3, #8]
 8006e66:	e02a      	b.n	8006ebe <HAL_DMA_Abort+0x49a>
 8006e68:	40020010 	.word	0x40020010
 8006e6c:	40020028 	.word	0x40020028
 8006e70:	40020040 	.word	0x40020040
 8006e74:	40020058 	.word	0x40020058
 8006e78:	40020070 	.word	0x40020070
 8006e7c:	40020088 	.word	0x40020088
 8006e80:	400200a0 	.word	0x400200a0
 8006e84:	400200b8 	.word	0x400200b8
 8006e88:	40020410 	.word	0x40020410
 8006e8c:	40020428 	.word	0x40020428
 8006e90:	40020440 	.word	0x40020440
 8006e94:	40020458 	.word	0x40020458
 8006e98:	40020470 	.word	0x40020470
 8006e9c:	40020488 	.word	0x40020488
 8006ea0:	400204a0 	.word	0x400204a0
 8006ea4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eac:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eb2:	f003 031f 	and.w	r3, r3, #31
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	409a      	lsls	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a4f      	ldr	r2, [pc, #316]	; (8007000 <HAL_DMA_Abort+0x5dc>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d072      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a4d      	ldr	r2, [pc, #308]	; (8007004 <HAL_DMA_Abort+0x5e0>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d06d      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a4c      	ldr	r2, [pc, #304]	; (8007008 <HAL_DMA_Abort+0x5e4>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d068      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a4a      	ldr	r2, [pc, #296]	; (800700c <HAL_DMA_Abort+0x5e8>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d063      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a49      	ldr	r2, [pc, #292]	; (8007010 <HAL_DMA_Abort+0x5ec>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d05e      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a47      	ldr	r2, [pc, #284]	; (8007014 <HAL_DMA_Abort+0x5f0>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d059      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a46      	ldr	r2, [pc, #280]	; (8007018 <HAL_DMA_Abort+0x5f4>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d054      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a44      	ldr	r2, [pc, #272]	; (800701c <HAL_DMA_Abort+0x5f8>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d04f      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a43      	ldr	r2, [pc, #268]	; (8007020 <HAL_DMA_Abort+0x5fc>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d04a      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a41      	ldr	r2, [pc, #260]	; (8007024 <HAL_DMA_Abort+0x600>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d045      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a40      	ldr	r2, [pc, #256]	; (8007028 <HAL_DMA_Abort+0x604>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d040      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a3e      	ldr	r2, [pc, #248]	; (800702c <HAL_DMA_Abort+0x608>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d03b      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a3d      	ldr	r2, [pc, #244]	; (8007030 <HAL_DMA_Abort+0x60c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d036      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a3b      	ldr	r2, [pc, #236]	; (8007034 <HAL_DMA_Abort+0x610>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d031      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a3a      	ldr	r2, [pc, #232]	; (8007038 <HAL_DMA_Abort+0x614>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d02c      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a38      	ldr	r2, [pc, #224]	; (800703c <HAL_DMA_Abort+0x618>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d027      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a37      	ldr	r2, [pc, #220]	; (8007040 <HAL_DMA_Abort+0x61c>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d022      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a35      	ldr	r2, [pc, #212]	; (8007044 <HAL_DMA_Abort+0x620>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d01d      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a34      	ldr	r2, [pc, #208]	; (8007048 <HAL_DMA_Abort+0x624>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d018      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a32      	ldr	r2, [pc, #200]	; (800704c <HAL_DMA_Abort+0x628>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d013      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a31      	ldr	r2, [pc, #196]	; (8007050 <HAL_DMA_Abort+0x62c>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00e      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a2f      	ldr	r2, [pc, #188]	; (8007054 <HAL_DMA_Abort+0x630>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d009      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a2e      	ldr	r2, [pc, #184]	; (8007058 <HAL_DMA_Abort+0x634>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d004      	beq.n	8006fae <HAL_DMA_Abort+0x58a>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a2c      	ldr	r2, [pc, #176]	; (800705c <HAL_DMA_Abort+0x638>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d101      	bne.n	8006fb2 <HAL_DMA_Abort+0x58e>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e000      	b.n	8006fb4 <HAL_DMA_Abort+0x590>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d015      	beq.n	8006fe4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fbc:	687a      	ldr	r2, [r7, #4]
 8006fbe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006fc0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00c      	beq.n	8006fe4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fd4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006fd8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006fe2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006ff4:	2300      	movs	r3, #0
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3718      	adds	r7, #24
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	40020010 	.word	0x40020010
 8007004:	40020028 	.word	0x40020028
 8007008:	40020040 	.word	0x40020040
 800700c:	40020058 	.word	0x40020058
 8007010:	40020070 	.word	0x40020070
 8007014:	40020088 	.word	0x40020088
 8007018:	400200a0 	.word	0x400200a0
 800701c:	400200b8 	.word	0x400200b8
 8007020:	40020410 	.word	0x40020410
 8007024:	40020428 	.word	0x40020428
 8007028:	40020440 	.word	0x40020440
 800702c:	40020458 	.word	0x40020458
 8007030:	40020470 	.word	0x40020470
 8007034:	40020488 	.word	0x40020488
 8007038:	400204a0 	.word	0x400204a0
 800703c:	400204b8 	.word	0x400204b8
 8007040:	58025408 	.word	0x58025408
 8007044:	5802541c 	.word	0x5802541c
 8007048:	58025430 	.word	0x58025430
 800704c:	58025444 	.word	0x58025444
 8007050:	58025458 	.word	0x58025458
 8007054:	5802546c 	.word	0x5802546c
 8007058:	58025480 	.word	0x58025480
 800705c:	58025494 	.word	0x58025494

08007060 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b084      	sub	sp, #16
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d101      	bne.n	8007072 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e237      	b.n	80074e2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007078:	b2db      	uxtb	r3, r3
 800707a:	2b02      	cmp	r3, #2
 800707c:	d004      	beq.n	8007088 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2280      	movs	r2, #128	; 0x80
 8007082:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007084:	2301      	movs	r3, #1
 8007086:	e22c      	b.n	80074e2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a5c      	ldr	r2, [pc, #368]	; (8007200 <HAL_DMA_Abort_IT+0x1a0>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d04a      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a5b      	ldr	r2, [pc, #364]	; (8007204 <HAL_DMA_Abort_IT+0x1a4>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d045      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a59      	ldr	r2, [pc, #356]	; (8007208 <HAL_DMA_Abort_IT+0x1a8>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d040      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a58      	ldr	r2, [pc, #352]	; (800720c <HAL_DMA_Abort_IT+0x1ac>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d03b      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a56      	ldr	r2, [pc, #344]	; (8007210 <HAL_DMA_Abort_IT+0x1b0>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d036      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a55      	ldr	r2, [pc, #340]	; (8007214 <HAL_DMA_Abort_IT+0x1b4>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d031      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a53      	ldr	r2, [pc, #332]	; (8007218 <HAL_DMA_Abort_IT+0x1b8>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d02c      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a52      	ldr	r2, [pc, #328]	; (800721c <HAL_DMA_Abort_IT+0x1bc>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d027      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a50      	ldr	r2, [pc, #320]	; (8007220 <HAL_DMA_Abort_IT+0x1c0>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d022      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a4f      	ldr	r2, [pc, #316]	; (8007224 <HAL_DMA_Abort_IT+0x1c4>)
 80070e8:	4293      	cmp	r3, r2
 80070ea:	d01d      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4a4d      	ldr	r2, [pc, #308]	; (8007228 <HAL_DMA_Abort_IT+0x1c8>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d018      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a4c      	ldr	r2, [pc, #304]	; (800722c <HAL_DMA_Abort_IT+0x1cc>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d013      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4a4a      	ldr	r2, [pc, #296]	; (8007230 <HAL_DMA_Abort_IT+0x1d0>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d00e      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a49      	ldr	r2, [pc, #292]	; (8007234 <HAL_DMA_Abort_IT+0x1d4>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d009      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a47      	ldr	r2, [pc, #284]	; (8007238 <HAL_DMA_Abort_IT+0x1d8>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d004      	beq.n	8007128 <HAL_DMA_Abort_IT+0xc8>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a46      	ldr	r2, [pc, #280]	; (800723c <HAL_DMA_Abort_IT+0x1dc>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d101      	bne.n	800712c <HAL_DMA_Abort_IT+0xcc>
 8007128:	2301      	movs	r3, #1
 800712a:	e000      	b.n	800712e <HAL_DMA_Abort_IT+0xce>
 800712c:	2300      	movs	r3, #0
 800712e:	2b00      	cmp	r3, #0
 8007130:	f000 8086 	beq.w	8007240 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2204      	movs	r2, #4
 8007138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a2f      	ldr	r2, [pc, #188]	; (8007200 <HAL_DMA_Abort_IT+0x1a0>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d04a      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4a2e      	ldr	r2, [pc, #184]	; (8007204 <HAL_DMA_Abort_IT+0x1a4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d045      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a2c      	ldr	r2, [pc, #176]	; (8007208 <HAL_DMA_Abort_IT+0x1a8>)
 8007156:	4293      	cmp	r3, r2
 8007158:	d040      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a2b      	ldr	r2, [pc, #172]	; (800720c <HAL_DMA_Abort_IT+0x1ac>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d03b      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a29      	ldr	r2, [pc, #164]	; (8007210 <HAL_DMA_Abort_IT+0x1b0>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d036      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a28      	ldr	r2, [pc, #160]	; (8007214 <HAL_DMA_Abort_IT+0x1b4>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d031      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a26      	ldr	r2, [pc, #152]	; (8007218 <HAL_DMA_Abort_IT+0x1b8>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d02c      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a25      	ldr	r2, [pc, #148]	; (800721c <HAL_DMA_Abort_IT+0x1bc>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d027      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a23      	ldr	r2, [pc, #140]	; (8007220 <HAL_DMA_Abort_IT+0x1c0>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d022      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a22      	ldr	r2, [pc, #136]	; (8007224 <HAL_DMA_Abort_IT+0x1c4>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d01d      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a20      	ldr	r2, [pc, #128]	; (8007228 <HAL_DMA_Abort_IT+0x1c8>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d018      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a1f      	ldr	r2, [pc, #124]	; (800722c <HAL_DMA_Abort_IT+0x1cc>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d013      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a1d      	ldr	r2, [pc, #116]	; (8007230 <HAL_DMA_Abort_IT+0x1d0>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d00e      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a1c      	ldr	r2, [pc, #112]	; (8007234 <HAL_DMA_Abort_IT+0x1d4>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d009      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a1a      	ldr	r2, [pc, #104]	; (8007238 <HAL_DMA_Abort_IT+0x1d8>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d004      	beq.n	80071dc <HAL_DMA_Abort_IT+0x17c>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a19      	ldr	r2, [pc, #100]	; (800723c <HAL_DMA_Abort_IT+0x1dc>)
 80071d8:	4293      	cmp	r3, r2
 80071da:	d108      	bne.n	80071ee <HAL_DMA_Abort_IT+0x18e>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f022 0201 	bic.w	r2, r2, #1
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	e178      	b.n	80074e0 <HAL_DMA_Abort_IT+0x480>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f022 0201 	bic.w	r2, r2, #1
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	e16f      	b.n	80074e0 <HAL_DMA_Abort_IT+0x480>
 8007200:	40020010 	.word	0x40020010
 8007204:	40020028 	.word	0x40020028
 8007208:	40020040 	.word	0x40020040
 800720c:	40020058 	.word	0x40020058
 8007210:	40020070 	.word	0x40020070
 8007214:	40020088 	.word	0x40020088
 8007218:	400200a0 	.word	0x400200a0
 800721c:	400200b8 	.word	0x400200b8
 8007220:	40020410 	.word	0x40020410
 8007224:	40020428 	.word	0x40020428
 8007228:	40020440 	.word	0x40020440
 800722c:	40020458 	.word	0x40020458
 8007230:	40020470 	.word	0x40020470
 8007234:	40020488 	.word	0x40020488
 8007238:	400204a0 	.word	0x400204a0
 800723c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681a      	ldr	r2, [r3, #0]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 020e 	bic.w	r2, r2, #14
 800724e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a6c      	ldr	r2, [pc, #432]	; (8007408 <HAL_DMA_Abort_IT+0x3a8>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d04a      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a6b      	ldr	r2, [pc, #428]	; (800740c <HAL_DMA_Abort_IT+0x3ac>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d045      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a69      	ldr	r2, [pc, #420]	; (8007410 <HAL_DMA_Abort_IT+0x3b0>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d040      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a68      	ldr	r2, [pc, #416]	; (8007414 <HAL_DMA_Abort_IT+0x3b4>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d03b      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a66      	ldr	r2, [pc, #408]	; (8007418 <HAL_DMA_Abort_IT+0x3b8>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d036      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a65      	ldr	r2, [pc, #404]	; (800741c <HAL_DMA_Abort_IT+0x3bc>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d031      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a63      	ldr	r2, [pc, #396]	; (8007420 <HAL_DMA_Abort_IT+0x3c0>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d02c      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a62      	ldr	r2, [pc, #392]	; (8007424 <HAL_DMA_Abort_IT+0x3c4>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d027      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a60      	ldr	r2, [pc, #384]	; (8007428 <HAL_DMA_Abort_IT+0x3c8>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d022      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a5f      	ldr	r2, [pc, #380]	; (800742c <HAL_DMA_Abort_IT+0x3cc>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d01d      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a5d      	ldr	r2, [pc, #372]	; (8007430 <HAL_DMA_Abort_IT+0x3d0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d018      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a5c      	ldr	r2, [pc, #368]	; (8007434 <HAL_DMA_Abort_IT+0x3d4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d013      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a5a      	ldr	r2, [pc, #360]	; (8007438 <HAL_DMA_Abort_IT+0x3d8>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d00e      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a59      	ldr	r2, [pc, #356]	; (800743c <HAL_DMA_Abort_IT+0x3dc>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d009      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a57      	ldr	r2, [pc, #348]	; (8007440 <HAL_DMA_Abort_IT+0x3e0>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d004      	beq.n	80072f0 <HAL_DMA_Abort_IT+0x290>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a56      	ldr	r2, [pc, #344]	; (8007444 <HAL_DMA_Abort_IT+0x3e4>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d108      	bne.n	8007302 <HAL_DMA_Abort_IT+0x2a2>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f022 0201 	bic.w	r2, r2, #1
 80072fe:	601a      	str	r2, [r3, #0]
 8007300:	e007      	b.n	8007312 <HAL_DMA_Abort_IT+0x2b2>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f022 0201 	bic.w	r2, r2, #1
 8007310:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a3c      	ldr	r2, [pc, #240]	; (8007408 <HAL_DMA_Abort_IT+0x3a8>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d072      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a3a      	ldr	r2, [pc, #232]	; (800740c <HAL_DMA_Abort_IT+0x3ac>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d06d      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a39      	ldr	r2, [pc, #228]	; (8007410 <HAL_DMA_Abort_IT+0x3b0>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d068      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a37      	ldr	r2, [pc, #220]	; (8007414 <HAL_DMA_Abort_IT+0x3b4>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d063      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a36      	ldr	r2, [pc, #216]	; (8007418 <HAL_DMA_Abort_IT+0x3b8>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d05e      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a34      	ldr	r2, [pc, #208]	; (800741c <HAL_DMA_Abort_IT+0x3bc>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d059      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a33      	ldr	r2, [pc, #204]	; (8007420 <HAL_DMA_Abort_IT+0x3c0>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d054      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a31      	ldr	r2, [pc, #196]	; (8007424 <HAL_DMA_Abort_IT+0x3c4>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d04f      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a30      	ldr	r2, [pc, #192]	; (8007428 <HAL_DMA_Abort_IT+0x3c8>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d04a      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a2e      	ldr	r2, [pc, #184]	; (800742c <HAL_DMA_Abort_IT+0x3cc>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d045      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a2d      	ldr	r2, [pc, #180]	; (8007430 <HAL_DMA_Abort_IT+0x3d0>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d040      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a2b      	ldr	r2, [pc, #172]	; (8007434 <HAL_DMA_Abort_IT+0x3d4>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d03b      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a2a      	ldr	r2, [pc, #168]	; (8007438 <HAL_DMA_Abort_IT+0x3d8>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d036      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a28      	ldr	r2, [pc, #160]	; (800743c <HAL_DMA_Abort_IT+0x3dc>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d031      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a27      	ldr	r2, [pc, #156]	; (8007440 <HAL_DMA_Abort_IT+0x3e0>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d02c      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a25      	ldr	r2, [pc, #148]	; (8007444 <HAL_DMA_Abort_IT+0x3e4>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d027      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a24      	ldr	r2, [pc, #144]	; (8007448 <HAL_DMA_Abort_IT+0x3e8>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d022      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a22      	ldr	r2, [pc, #136]	; (800744c <HAL_DMA_Abort_IT+0x3ec>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d01d      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a21      	ldr	r2, [pc, #132]	; (8007450 <HAL_DMA_Abort_IT+0x3f0>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d018      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a1f      	ldr	r2, [pc, #124]	; (8007454 <HAL_DMA_Abort_IT+0x3f4>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d013      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a1e      	ldr	r2, [pc, #120]	; (8007458 <HAL_DMA_Abort_IT+0x3f8>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d00e      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a1c      	ldr	r2, [pc, #112]	; (800745c <HAL_DMA_Abort_IT+0x3fc>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d009      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	4a1b      	ldr	r2, [pc, #108]	; (8007460 <HAL_DMA_Abort_IT+0x400>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d004      	beq.n	8007402 <HAL_DMA_Abort_IT+0x3a2>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a19      	ldr	r2, [pc, #100]	; (8007464 <HAL_DMA_Abort_IT+0x404>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d132      	bne.n	8007468 <HAL_DMA_Abort_IT+0x408>
 8007402:	2301      	movs	r3, #1
 8007404:	e031      	b.n	800746a <HAL_DMA_Abort_IT+0x40a>
 8007406:	bf00      	nop
 8007408:	40020010 	.word	0x40020010
 800740c:	40020028 	.word	0x40020028
 8007410:	40020040 	.word	0x40020040
 8007414:	40020058 	.word	0x40020058
 8007418:	40020070 	.word	0x40020070
 800741c:	40020088 	.word	0x40020088
 8007420:	400200a0 	.word	0x400200a0
 8007424:	400200b8 	.word	0x400200b8
 8007428:	40020410 	.word	0x40020410
 800742c:	40020428 	.word	0x40020428
 8007430:	40020440 	.word	0x40020440
 8007434:	40020458 	.word	0x40020458
 8007438:	40020470 	.word	0x40020470
 800743c:	40020488 	.word	0x40020488
 8007440:	400204a0 	.word	0x400204a0
 8007444:	400204b8 	.word	0x400204b8
 8007448:	58025408 	.word	0x58025408
 800744c:	5802541c 	.word	0x5802541c
 8007450:	58025430 	.word	0x58025430
 8007454:	58025444 	.word	0x58025444
 8007458:	58025458 	.word	0x58025458
 800745c:	5802546c 	.word	0x5802546c
 8007460:	58025480 	.word	0x58025480
 8007464:	58025494 	.word	0x58025494
 8007468:	2300      	movs	r3, #0
 800746a:	2b00      	cmp	r3, #0
 800746c:	d028      	beq.n	80074c0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007478:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800747c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007482:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007488:	f003 031f 	and.w	r3, r3, #31
 800748c:	2201      	movs	r2, #1
 800748e:	409a      	lsls	r2, r3
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800749c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00c      	beq.n	80074c0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074b4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80074be:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d003      	beq.n	80074e0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop

080074ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b08a      	sub	sp, #40	; 0x28
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80074f8:	4b67      	ldr	r3, [pc, #412]	; (8007698 <HAL_DMA_IRQHandler+0x1ac>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a67      	ldr	r2, [pc, #412]	; (800769c <HAL_DMA_IRQHandler+0x1b0>)
 80074fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007502:	0a9b      	lsrs	r3, r3, #10
 8007504:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800750a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007510:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007512:	6a3b      	ldr	r3, [r7, #32]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a5f      	ldr	r2, [pc, #380]	; (80076a0 <HAL_DMA_IRQHandler+0x1b4>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d04a      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a5d      	ldr	r2, [pc, #372]	; (80076a4 <HAL_DMA_IRQHandler+0x1b8>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d045      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a5c      	ldr	r2, [pc, #368]	; (80076a8 <HAL_DMA_IRQHandler+0x1bc>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d040      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a5a      	ldr	r2, [pc, #360]	; (80076ac <HAL_DMA_IRQHandler+0x1c0>)
 8007542:	4293      	cmp	r3, r2
 8007544:	d03b      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a59      	ldr	r2, [pc, #356]	; (80076b0 <HAL_DMA_IRQHandler+0x1c4>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d036      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a57      	ldr	r2, [pc, #348]	; (80076b4 <HAL_DMA_IRQHandler+0x1c8>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d031      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a56      	ldr	r2, [pc, #344]	; (80076b8 <HAL_DMA_IRQHandler+0x1cc>)
 8007560:	4293      	cmp	r3, r2
 8007562:	d02c      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a54      	ldr	r2, [pc, #336]	; (80076bc <HAL_DMA_IRQHandler+0x1d0>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d027      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a53      	ldr	r2, [pc, #332]	; (80076c0 <HAL_DMA_IRQHandler+0x1d4>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d022      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a51      	ldr	r2, [pc, #324]	; (80076c4 <HAL_DMA_IRQHandler+0x1d8>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d01d      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a50      	ldr	r2, [pc, #320]	; (80076c8 <HAL_DMA_IRQHandler+0x1dc>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d018      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a4e      	ldr	r2, [pc, #312]	; (80076cc <HAL_DMA_IRQHandler+0x1e0>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d013      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a4d      	ldr	r2, [pc, #308]	; (80076d0 <HAL_DMA_IRQHandler+0x1e4>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d00e      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a4b      	ldr	r2, [pc, #300]	; (80076d4 <HAL_DMA_IRQHandler+0x1e8>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d009      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a4a      	ldr	r2, [pc, #296]	; (80076d8 <HAL_DMA_IRQHandler+0x1ec>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d004      	beq.n	80075be <HAL_DMA_IRQHandler+0xd2>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a48      	ldr	r2, [pc, #288]	; (80076dc <HAL_DMA_IRQHandler+0x1f0>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d101      	bne.n	80075c2 <HAL_DMA_IRQHandler+0xd6>
 80075be:	2301      	movs	r3, #1
 80075c0:	e000      	b.n	80075c4 <HAL_DMA_IRQHandler+0xd8>
 80075c2:	2300      	movs	r3, #0
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	f000 842b 	beq.w	8007e20 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075ce:	f003 031f 	and.w	r3, r3, #31
 80075d2:	2208      	movs	r2, #8
 80075d4:	409a      	lsls	r2, r3
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	4013      	ands	r3, r2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f000 80a2 	beq.w	8007724 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a2e      	ldr	r2, [pc, #184]	; (80076a0 <HAL_DMA_IRQHandler+0x1b4>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d04a      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a2d      	ldr	r2, [pc, #180]	; (80076a4 <HAL_DMA_IRQHandler+0x1b8>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d045      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a2b      	ldr	r2, [pc, #172]	; (80076a8 <HAL_DMA_IRQHandler+0x1bc>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d040      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a2a      	ldr	r2, [pc, #168]	; (80076ac <HAL_DMA_IRQHandler+0x1c0>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d03b      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a28      	ldr	r2, [pc, #160]	; (80076b0 <HAL_DMA_IRQHandler+0x1c4>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d036      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a27      	ldr	r2, [pc, #156]	; (80076b4 <HAL_DMA_IRQHandler+0x1c8>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d031      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a25      	ldr	r2, [pc, #148]	; (80076b8 <HAL_DMA_IRQHandler+0x1cc>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d02c      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a24      	ldr	r2, [pc, #144]	; (80076bc <HAL_DMA_IRQHandler+0x1d0>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d027      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a22      	ldr	r2, [pc, #136]	; (80076c0 <HAL_DMA_IRQHandler+0x1d4>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d022      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a21      	ldr	r2, [pc, #132]	; (80076c4 <HAL_DMA_IRQHandler+0x1d8>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d01d      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a1f      	ldr	r2, [pc, #124]	; (80076c8 <HAL_DMA_IRQHandler+0x1dc>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d018      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a1e      	ldr	r2, [pc, #120]	; (80076cc <HAL_DMA_IRQHandler+0x1e0>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d013      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a1c      	ldr	r2, [pc, #112]	; (80076d0 <HAL_DMA_IRQHandler+0x1e4>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d00e      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a1b      	ldr	r2, [pc, #108]	; (80076d4 <HAL_DMA_IRQHandler+0x1e8>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d009      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a19      	ldr	r2, [pc, #100]	; (80076d8 <HAL_DMA_IRQHandler+0x1ec>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d004      	beq.n	8007680 <HAL_DMA_IRQHandler+0x194>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4a18      	ldr	r2, [pc, #96]	; (80076dc <HAL_DMA_IRQHandler+0x1f0>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d12f      	bne.n	80076e0 <HAL_DMA_IRQHandler+0x1f4>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0304 	and.w	r3, r3, #4
 800768a:	2b00      	cmp	r3, #0
 800768c:	bf14      	ite	ne
 800768e:	2301      	movne	r3, #1
 8007690:	2300      	moveq	r3, #0
 8007692:	b2db      	uxtb	r3, r3
 8007694:	e02e      	b.n	80076f4 <HAL_DMA_IRQHandler+0x208>
 8007696:	bf00      	nop
 8007698:	24000090 	.word	0x24000090
 800769c:	1b4e81b5 	.word	0x1b4e81b5
 80076a0:	40020010 	.word	0x40020010
 80076a4:	40020028 	.word	0x40020028
 80076a8:	40020040 	.word	0x40020040
 80076ac:	40020058 	.word	0x40020058
 80076b0:	40020070 	.word	0x40020070
 80076b4:	40020088 	.word	0x40020088
 80076b8:	400200a0 	.word	0x400200a0
 80076bc:	400200b8 	.word	0x400200b8
 80076c0:	40020410 	.word	0x40020410
 80076c4:	40020428 	.word	0x40020428
 80076c8:	40020440 	.word	0x40020440
 80076cc:	40020458 	.word	0x40020458
 80076d0:	40020470 	.word	0x40020470
 80076d4:	40020488 	.word	0x40020488
 80076d8:	400204a0 	.word	0x400204a0
 80076dc:	400204b8 	.word	0x400204b8
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 0308 	and.w	r3, r3, #8
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	bf14      	ite	ne
 80076ee:	2301      	movne	r3, #1
 80076f0:	2300      	moveq	r3, #0
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d015      	beq.n	8007724 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f022 0204 	bic.w	r2, r2, #4
 8007706:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800770c:	f003 031f 	and.w	r3, r3, #31
 8007710:	2208      	movs	r2, #8
 8007712:	409a      	lsls	r2, r3
 8007714:	6a3b      	ldr	r3, [r7, #32]
 8007716:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800771c:	f043 0201 	orr.w	r2, r3, #1
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007728:	f003 031f 	and.w	r3, r3, #31
 800772c:	69ba      	ldr	r2, [r7, #24]
 800772e:	fa22 f303 	lsr.w	r3, r2, r3
 8007732:	f003 0301 	and.w	r3, r3, #1
 8007736:	2b00      	cmp	r3, #0
 8007738:	d06e      	beq.n	8007818 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a69      	ldr	r2, [pc, #420]	; (80078e4 <HAL_DMA_IRQHandler+0x3f8>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d04a      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a67      	ldr	r2, [pc, #412]	; (80078e8 <HAL_DMA_IRQHandler+0x3fc>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d045      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a66      	ldr	r2, [pc, #408]	; (80078ec <HAL_DMA_IRQHandler+0x400>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d040      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a64      	ldr	r2, [pc, #400]	; (80078f0 <HAL_DMA_IRQHandler+0x404>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d03b      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a63      	ldr	r2, [pc, #396]	; (80078f4 <HAL_DMA_IRQHandler+0x408>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d036      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a61      	ldr	r2, [pc, #388]	; (80078f8 <HAL_DMA_IRQHandler+0x40c>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d031      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a60      	ldr	r2, [pc, #384]	; (80078fc <HAL_DMA_IRQHandler+0x410>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d02c      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a5e      	ldr	r2, [pc, #376]	; (8007900 <HAL_DMA_IRQHandler+0x414>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d027      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a5d      	ldr	r2, [pc, #372]	; (8007904 <HAL_DMA_IRQHandler+0x418>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d022      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a5b      	ldr	r2, [pc, #364]	; (8007908 <HAL_DMA_IRQHandler+0x41c>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d01d      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a5a      	ldr	r2, [pc, #360]	; (800790c <HAL_DMA_IRQHandler+0x420>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d018      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	4a58      	ldr	r2, [pc, #352]	; (8007910 <HAL_DMA_IRQHandler+0x424>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d013      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a57      	ldr	r2, [pc, #348]	; (8007914 <HAL_DMA_IRQHandler+0x428>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d00e      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a55      	ldr	r2, [pc, #340]	; (8007918 <HAL_DMA_IRQHandler+0x42c>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d009      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a54      	ldr	r2, [pc, #336]	; (800791c <HAL_DMA_IRQHandler+0x430>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d004      	beq.n	80077da <HAL_DMA_IRQHandler+0x2ee>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a52      	ldr	r2, [pc, #328]	; (8007920 <HAL_DMA_IRQHandler+0x434>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d10a      	bne.n	80077f0 <HAL_DMA_IRQHandler+0x304>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	695b      	ldr	r3, [r3, #20]
 80077e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	bf14      	ite	ne
 80077e8:	2301      	movne	r3, #1
 80077ea:	2300      	moveq	r3, #0
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	e003      	b.n	80077f8 <HAL_DMA_IRQHandler+0x30c>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2300      	movs	r3, #0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00d      	beq.n	8007818 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007800:	f003 031f 	and.w	r3, r3, #31
 8007804:	2201      	movs	r2, #1
 8007806:	409a      	lsls	r2, r3
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007810:	f043 0202 	orr.w	r2, r3, #2
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800781c:	f003 031f 	and.w	r3, r3, #31
 8007820:	2204      	movs	r2, #4
 8007822:	409a      	lsls	r2, r3
 8007824:	69bb      	ldr	r3, [r7, #24]
 8007826:	4013      	ands	r3, r2
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 808f 	beq.w	800794c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a2c      	ldr	r2, [pc, #176]	; (80078e4 <HAL_DMA_IRQHandler+0x3f8>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d04a      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a2a      	ldr	r2, [pc, #168]	; (80078e8 <HAL_DMA_IRQHandler+0x3fc>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d045      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a29      	ldr	r2, [pc, #164]	; (80078ec <HAL_DMA_IRQHandler+0x400>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d040      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a27      	ldr	r2, [pc, #156]	; (80078f0 <HAL_DMA_IRQHandler+0x404>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d03b      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a26      	ldr	r2, [pc, #152]	; (80078f4 <HAL_DMA_IRQHandler+0x408>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d036      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a24      	ldr	r2, [pc, #144]	; (80078f8 <HAL_DMA_IRQHandler+0x40c>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d031      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a23      	ldr	r2, [pc, #140]	; (80078fc <HAL_DMA_IRQHandler+0x410>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d02c      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a21      	ldr	r2, [pc, #132]	; (8007900 <HAL_DMA_IRQHandler+0x414>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d027      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a20      	ldr	r2, [pc, #128]	; (8007904 <HAL_DMA_IRQHandler+0x418>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d022      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a1e      	ldr	r2, [pc, #120]	; (8007908 <HAL_DMA_IRQHandler+0x41c>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d01d      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a1d      	ldr	r2, [pc, #116]	; (800790c <HAL_DMA_IRQHandler+0x420>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d018      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a1b      	ldr	r2, [pc, #108]	; (8007910 <HAL_DMA_IRQHandler+0x424>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d013      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a1a      	ldr	r2, [pc, #104]	; (8007914 <HAL_DMA_IRQHandler+0x428>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d00e      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a18      	ldr	r2, [pc, #96]	; (8007918 <HAL_DMA_IRQHandler+0x42c>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d009      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a17      	ldr	r2, [pc, #92]	; (800791c <HAL_DMA_IRQHandler+0x430>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d004      	beq.n	80078ce <HAL_DMA_IRQHandler+0x3e2>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a15      	ldr	r2, [pc, #84]	; (8007920 <HAL_DMA_IRQHandler+0x434>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d12a      	bne.n	8007924 <HAL_DMA_IRQHandler+0x438>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	bf14      	ite	ne
 80078dc:	2301      	movne	r3, #1
 80078de:	2300      	moveq	r3, #0
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	e023      	b.n	800792c <HAL_DMA_IRQHandler+0x440>
 80078e4:	40020010 	.word	0x40020010
 80078e8:	40020028 	.word	0x40020028
 80078ec:	40020040 	.word	0x40020040
 80078f0:	40020058 	.word	0x40020058
 80078f4:	40020070 	.word	0x40020070
 80078f8:	40020088 	.word	0x40020088
 80078fc:	400200a0 	.word	0x400200a0
 8007900:	400200b8 	.word	0x400200b8
 8007904:	40020410 	.word	0x40020410
 8007908:	40020428 	.word	0x40020428
 800790c:	40020440 	.word	0x40020440
 8007910:	40020458 	.word	0x40020458
 8007914:	40020470 	.word	0x40020470
 8007918:	40020488 	.word	0x40020488
 800791c:	400204a0 	.word	0x400204a0
 8007920:	400204b8 	.word	0x400204b8
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2300      	movs	r3, #0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00d      	beq.n	800794c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007934:	f003 031f 	and.w	r3, r3, #31
 8007938:	2204      	movs	r2, #4
 800793a:	409a      	lsls	r2, r3
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007944:	f043 0204 	orr.w	r2, r3, #4
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007950:	f003 031f 	and.w	r3, r3, #31
 8007954:	2210      	movs	r2, #16
 8007956:	409a      	lsls	r2, r3
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	4013      	ands	r3, r2
 800795c:	2b00      	cmp	r3, #0
 800795e:	f000 80a6 	beq.w	8007aae <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a85      	ldr	r2, [pc, #532]	; (8007b7c <HAL_DMA_IRQHandler+0x690>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d04a      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a83      	ldr	r2, [pc, #524]	; (8007b80 <HAL_DMA_IRQHandler+0x694>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d045      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4a82      	ldr	r2, [pc, #520]	; (8007b84 <HAL_DMA_IRQHandler+0x698>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d040      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a80      	ldr	r2, [pc, #512]	; (8007b88 <HAL_DMA_IRQHandler+0x69c>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d03b      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a7f      	ldr	r2, [pc, #508]	; (8007b8c <HAL_DMA_IRQHandler+0x6a0>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d036      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a7d      	ldr	r2, [pc, #500]	; (8007b90 <HAL_DMA_IRQHandler+0x6a4>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d031      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a7c      	ldr	r2, [pc, #496]	; (8007b94 <HAL_DMA_IRQHandler+0x6a8>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d02c      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a7a      	ldr	r2, [pc, #488]	; (8007b98 <HAL_DMA_IRQHandler+0x6ac>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d027      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a79      	ldr	r2, [pc, #484]	; (8007b9c <HAL_DMA_IRQHandler+0x6b0>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d022      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a77      	ldr	r2, [pc, #476]	; (8007ba0 <HAL_DMA_IRQHandler+0x6b4>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d01d      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a76      	ldr	r2, [pc, #472]	; (8007ba4 <HAL_DMA_IRQHandler+0x6b8>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d018      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a74      	ldr	r2, [pc, #464]	; (8007ba8 <HAL_DMA_IRQHandler+0x6bc>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d013      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a73      	ldr	r2, [pc, #460]	; (8007bac <HAL_DMA_IRQHandler+0x6c0>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d00e      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a71      	ldr	r2, [pc, #452]	; (8007bb0 <HAL_DMA_IRQHandler+0x6c4>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d009      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a70      	ldr	r2, [pc, #448]	; (8007bb4 <HAL_DMA_IRQHandler+0x6c8>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d004      	beq.n	8007a02 <HAL_DMA_IRQHandler+0x516>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a6e      	ldr	r2, [pc, #440]	; (8007bb8 <HAL_DMA_IRQHandler+0x6cc>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d10a      	bne.n	8007a18 <HAL_DMA_IRQHandler+0x52c>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 0308 	and.w	r3, r3, #8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	bf14      	ite	ne
 8007a10:	2301      	movne	r3, #1
 8007a12:	2300      	moveq	r3, #0
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	e009      	b.n	8007a2c <HAL_DMA_IRQHandler+0x540>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0304 	and.w	r3, r3, #4
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	bf14      	ite	ne
 8007a26:	2301      	movne	r3, #1
 8007a28:	2300      	moveq	r3, #0
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d03e      	beq.n	8007aae <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a34:	f003 031f 	and.w	r3, r3, #31
 8007a38:	2210      	movs	r2, #16
 8007a3a:	409a      	lsls	r2, r3
 8007a3c:	6a3b      	ldr	r3, [r7, #32]
 8007a3e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d018      	beq.n	8007a80 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d108      	bne.n	8007a6e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d024      	beq.n	8007aae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	4798      	blx	r3
 8007a6c:	e01f      	b.n	8007aae <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d01b      	beq.n	8007aae <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	4798      	blx	r3
 8007a7e:	e016      	b.n	8007aae <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d107      	bne.n	8007a9e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f022 0208 	bic.w	r2, r2, #8
 8007a9c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d003      	beq.n	8007aae <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007ab2:	f003 031f 	and.w	r3, r3, #31
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	409a      	lsls	r2, r3
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	4013      	ands	r3, r2
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	f000 8110 	beq.w	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a2c      	ldr	r2, [pc, #176]	; (8007b7c <HAL_DMA_IRQHandler+0x690>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d04a      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a2b      	ldr	r2, [pc, #172]	; (8007b80 <HAL_DMA_IRQHandler+0x694>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d045      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a29      	ldr	r2, [pc, #164]	; (8007b84 <HAL_DMA_IRQHandler+0x698>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d040      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	4a28      	ldr	r2, [pc, #160]	; (8007b88 <HAL_DMA_IRQHandler+0x69c>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d03b      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	4a26      	ldr	r2, [pc, #152]	; (8007b8c <HAL_DMA_IRQHandler+0x6a0>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d036      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a25      	ldr	r2, [pc, #148]	; (8007b90 <HAL_DMA_IRQHandler+0x6a4>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d031      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4a23      	ldr	r2, [pc, #140]	; (8007b94 <HAL_DMA_IRQHandler+0x6a8>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d02c      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a22      	ldr	r2, [pc, #136]	; (8007b98 <HAL_DMA_IRQHandler+0x6ac>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d027      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	4a20      	ldr	r2, [pc, #128]	; (8007b9c <HAL_DMA_IRQHandler+0x6b0>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d022      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a1f      	ldr	r2, [pc, #124]	; (8007ba0 <HAL_DMA_IRQHandler+0x6b4>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d01d      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a1d      	ldr	r2, [pc, #116]	; (8007ba4 <HAL_DMA_IRQHandler+0x6b8>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d018      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a1c      	ldr	r2, [pc, #112]	; (8007ba8 <HAL_DMA_IRQHandler+0x6bc>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d013      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a1a      	ldr	r2, [pc, #104]	; (8007bac <HAL_DMA_IRQHandler+0x6c0>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d00e      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a19      	ldr	r2, [pc, #100]	; (8007bb0 <HAL_DMA_IRQHandler+0x6c4>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d009      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a17      	ldr	r2, [pc, #92]	; (8007bb4 <HAL_DMA_IRQHandler+0x6c8>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d004      	beq.n	8007b64 <HAL_DMA_IRQHandler+0x678>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a16      	ldr	r2, [pc, #88]	; (8007bb8 <HAL_DMA_IRQHandler+0x6cc>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d12b      	bne.n	8007bbc <HAL_DMA_IRQHandler+0x6d0>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 0310 	and.w	r3, r3, #16
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	bf14      	ite	ne
 8007b72:	2301      	movne	r3, #1
 8007b74:	2300      	moveq	r3, #0
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	e02a      	b.n	8007bd0 <HAL_DMA_IRQHandler+0x6e4>
 8007b7a:	bf00      	nop
 8007b7c:	40020010 	.word	0x40020010
 8007b80:	40020028 	.word	0x40020028
 8007b84:	40020040 	.word	0x40020040
 8007b88:	40020058 	.word	0x40020058
 8007b8c:	40020070 	.word	0x40020070
 8007b90:	40020088 	.word	0x40020088
 8007b94:	400200a0 	.word	0x400200a0
 8007b98:	400200b8 	.word	0x400200b8
 8007b9c:	40020410 	.word	0x40020410
 8007ba0:	40020428 	.word	0x40020428
 8007ba4:	40020440 	.word	0x40020440
 8007ba8:	40020458 	.word	0x40020458
 8007bac:	40020470 	.word	0x40020470
 8007bb0:	40020488 	.word	0x40020488
 8007bb4:	400204a0 	.word	0x400204a0
 8007bb8:	400204b8 	.word	0x400204b8
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f003 0302 	and.w	r3, r3, #2
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	bf14      	ite	ne
 8007bca:	2301      	movne	r3, #1
 8007bcc:	2300      	moveq	r3, #0
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 8087 	beq.w	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007bda:	f003 031f 	and.w	r3, r3, #31
 8007bde:	2220      	movs	r2, #32
 8007be0:	409a      	lsls	r2, r3
 8007be2:	6a3b      	ldr	r3, [r7, #32]
 8007be4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b04      	cmp	r3, #4
 8007bf0:	d139      	bne.n	8007c66 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f022 0216 	bic.w	r2, r2, #22
 8007c00:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	695a      	ldr	r2, [r3, #20]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c10:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d103      	bne.n	8007c22 <HAL_DMA_IRQHandler+0x736>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d007      	beq.n	8007c32 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f022 0208 	bic.w	r2, r2, #8
 8007c30:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c36:	f003 031f 	and.w	r3, r3, #31
 8007c3a:	223f      	movs	r2, #63	; 0x3f
 8007c3c:	409a      	lsls	r2, r3
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2201      	movs	r2, #1
 8007c46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	f000 834a 	beq.w	80082f0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	4798      	blx	r3
          }
          return;
 8007c64:	e344      	b.n	80082f0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d018      	beq.n	8007ca6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d108      	bne.n	8007c94 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d02c      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4798      	blx	r3
 8007c92:	e027      	b.n	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d023      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	4798      	blx	r3
 8007ca4:	e01e      	b.n	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10f      	bne.n	8007cd4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f022 0210 	bic.w	r2, r2, #16
 8007cc2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d003      	beq.n	8007ce4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 8306 	beq.w	80082fa <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cf2:	f003 0301 	and.w	r3, r3, #1
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	f000 8088 	beq.w	8007e0c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2204      	movs	r2, #4
 8007d00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a7a      	ldr	r2, [pc, #488]	; (8007ef4 <HAL_DMA_IRQHandler+0xa08>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d04a      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a79      	ldr	r2, [pc, #484]	; (8007ef8 <HAL_DMA_IRQHandler+0xa0c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d045      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a77      	ldr	r2, [pc, #476]	; (8007efc <HAL_DMA_IRQHandler+0xa10>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d040      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a76      	ldr	r2, [pc, #472]	; (8007f00 <HAL_DMA_IRQHandler+0xa14>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d03b      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a74      	ldr	r2, [pc, #464]	; (8007f04 <HAL_DMA_IRQHandler+0xa18>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d036      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a73      	ldr	r2, [pc, #460]	; (8007f08 <HAL_DMA_IRQHandler+0xa1c>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d031      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a71      	ldr	r2, [pc, #452]	; (8007f0c <HAL_DMA_IRQHandler+0xa20>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d02c      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a70      	ldr	r2, [pc, #448]	; (8007f10 <HAL_DMA_IRQHandler+0xa24>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d027      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a6e      	ldr	r2, [pc, #440]	; (8007f14 <HAL_DMA_IRQHandler+0xa28>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d022      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a6d      	ldr	r2, [pc, #436]	; (8007f18 <HAL_DMA_IRQHandler+0xa2c>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d01d      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a6b      	ldr	r2, [pc, #428]	; (8007f1c <HAL_DMA_IRQHandler+0xa30>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d018      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a6a      	ldr	r2, [pc, #424]	; (8007f20 <HAL_DMA_IRQHandler+0xa34>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d013      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a68      	ldr	r2, [pc, #416]	; (8007f24 <HAL_DMA_IRQHandler+0xa38>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d00e      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a67      	ldr	r2, [pc, #412]	; (8007f28 <HAL_DMA_IRQHandler+0xa3c>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d009      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a65      	ldr	r2, [pc, #404]	; (8007f2c <HAL_DMA_IRQHandler+0xa40>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d004      	beq.n	8007da4 <HAL_DMA_IRQHandler+0x8b8>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a64      	ldr	r2, [pc, #400]	; (8007f30 <HAL_DMA_IRQHandler+0xa44>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d108      	bne.n	8007db6 <HAL_DMA_IRQHandler+0x8ca>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f022 0201 	bic.w	r2, r2, #1
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	e007      	b.n	8007dc6 <HAL_DMA_IRQHandler+0x8da>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	681a      	ldr	r2, [r3, #0]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f022 0201 	bic.w	r2, r2, #1
 8007dc4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	60fb      	str	r3, [r7, #12]
 8007dcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d307      	bcc.n	8007de2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f003 0301 	and.w	r3, r3, #1
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d1f2      	bne.n	8007dc6 <HAL_DMA_IRQHandler+0x8da>
 8007de0:	e000      	b.n	8007de4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007de2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d004      	beq.n	8007dfc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2203      	movs	r2, #3
 8007df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007dfa:	e003      	b.n	8007e04 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 8272 	beq.w	80082fa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	4798      	blx	r3
 8007e1e:	e26c      	b.n	80082fa <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a43      	ldr	r2, [pc, #268]	; (8007f34 <HAL_DMA_IRQHandler+0xa48>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d022      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a42      	ldr	r2, [pc, #264]	; (8007f38 <HAL_DMA_IRQHandler+0xa4c>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d01d      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a40      	ldr	r2, [pc, #256]	; (8007f3c <HAL_DMA_IRQHandler+0xa50>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d018      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a3f      	ldr	r2, [pc, #252]	; (8007f40 <HAL_DMA_IRQHandler+0xa54>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d013      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a3d      	ldr	r2, [pc, #244]	; (8007f44 <HAL_DMA_IRQHandler+0xa58>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d00e      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a3c      	ldr	r2, [pc, #240]	; (8007f48 <HAL_DMA_IRQHandler+0xa5c>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d009      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a3a      	ldr	r2, [pc, #232]	; (8007f4c <HAL_DMA_IRQHandler+0xa60>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d004      	beq.n	8007e70 <HAL_DMA_IRQHandler+0x984>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a39      	ldr	r2, [pc, #228]	; (8007f50 <HAL_DMA_IRQHandler+0xa64>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d101      	bne.n	8007e74 <HAL_DMA_IRQHandler+0x988>
 8007e70:	2301      	movs	r3, #1
 8007e72:	e000      	b.n	8007e76 <HAL_DMA_IRQHandler+0x98a>
 8007e74:	2300      	movs	r3, #0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	f000 823f 	beq.w	80082fa <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e88:	f003 031f 	and.w	r3, r3, #31
 8007e8c:	2204      	movs	r2, #4
 8007e8e:	409a      	lsls	r2, r3
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	4013      	ands	r3, r2
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	f000 80cd 	beq.w	8008034 <HAL_DMA_IRQHandler+0xb48>
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	f003 0304 	and.w	r3, r3, #4
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	f000 80c7 	beq.w	8008034 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007eaa:	f003 031f 	and.w	r3, r3, #31
 8007eae:	2204      	movs	r2, #4
 8007eb0:	409a      	lsls	r2, r3
 8007eb2:	69fb      	ldr	r3, [r7, #28]
 8007eb4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d049      	beq.n	8007f54 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d109      	bne.n	8007ede <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f000 8210 	beq.w	80082f4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007edc:	e20a      	b.n	80082f4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f000 8206 	beq.w	80082f4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007ef0:	e200      	b.n	80082f4 <HAL_DMA_IRQHandler+0xe08>
 8007ef2:	bf00      	nop
 8007ef4:	40020010 	.word	0x40020010
 8007ef8:	40020028 	.word	0x40020028
 8007efc:	40020040 	.word	0x40020040
 8007f00:	40020058 	.word	0x40020058
 8007f04:	40020070 	.word	0x40020070
 8007f08:	40020088 	.word	0x40020088
 8007f0c:	400200a0 	.word	0x400200a0
 8007f10:	400200b8 	.word	0x400200b8
 8007f14:	40020410 	.word	0x40020410
 8007f18:	40020428 	.word	0x40020428
 8007f1c:	40020440 	.word	0x40020440
 8007f20:	40020458 	.word	0x40020458
 8007f24:	40020470 	.word	0x40020470
 8007f28:	40020488 	.word	0x40020488
 8007f2c:	400204a0 	.word	0x400204a0
 8007f30:	400204b8 	.word	0x400204b8
 8007f34:	58025408 	.word	0x58025408
 8007f38:	5802541c 	.word	0x5802541c
 8007f3c:	58025430 	.word	0x58025430
 8007f40:	58025444 	.word	0x58025444
 8007f44:	58025458 	.word	0x58025458
 8007f48:	5802546c 	.word	0x5802546c
 8007f4c:	58025480 	.word	0x58025480
 8007f50:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	f003 0320 	and.w	r3, r3, #32
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d160      	bne.n	8008020 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a7f      	ldr	r2, [pc, #508]	; (8008160 <HAL_DMA_IRQHandler+0xc74>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d04a      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a7d      	ldr	r2, [pc, #500]	; (8008164 <HAL_DMA_IRQHandler+0xc78>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d045      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a7c      	ldr	r2, [pc, #496]	; (8008168 <HAL_DMA_IRQHandler+0xc7c>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d040      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a7a      	ldr	r2, [pc, #488]	; (800816c <HAL_DMA_IRQHandler+0xc80>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d03b      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a79      	ldr	r2, [pc, #484]	; (8008170 <HAL_DMA_IRQHandler+0xc84>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d036      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a77      	ldr	r2, [pc, #476]	; (8008174 <HAL_DMA_IRQHandler+0xc88>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d031      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a76      	ldr	r2, [pc, #472]	; (8008178 <HAL_DMA_IRQHandler+0xc8c>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d02c      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a74      	ldr	r2, [pc, #464]	; (800817c <HAL_DMA_IRQHandler+0xc90>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d027      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a73      	ldr	r2, [pc, #460]	; (8008180 <HAL_DMA_IRQHandler+0xc94>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d022      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a71      	ldr	r2, [pc, #452]	; (8008184 <HAL_DMA_IRQHandler+0xc98>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d01d      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a70      	ldr	r2, [pc, #448]	; (8008188 <HAL_DMA_IRQHandler+0xc9c>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d018      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a6e      	ldr	r2, [pc, #440]	; (800818c <HAL_DMA_IRQHandler+0xca0>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d013      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a6d      	ldr	r2, [pc, #436]	; (8008190 <HAL_DMA_IRQHandler+0xca4>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d00e      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a6b      	ldr	r2, [pc, #428]	; (8008194 <HAL_DMA_IRQHandler+0xca8>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d009      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a6a      	ldr	r2, [pc, #424]	; (8008198 <HAL_DMA_IRQHandler+0xcac>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d004      	beq.n	8007ffe <HAL_DMA_IRQHandler+0xb12>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a68      	ldr	r2, [pc, #416]	; (800819c <HAL_DMA_IRQHandler+0xcb0>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d108      	bne.n	8008010 <HAL_DMA_IRQHandler+0xb24>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f022 0208 	bic.w	r2, r2, #8
 800800c:	601a      	str	r2, [r3, #0]
 800800e:	e007      	b.n	8008020 <HAL_DMA_IRQHandler+0xb34>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f022 0204 	bic.w	r2, r2, #4
 800801e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008024:	2b00      	cmp	r3, #0
 8008026:	f000 8165 	beq.w	80082f4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008032:	e15f      	b.n	80082f4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008038:	f003 031f 	and.w	r3, r3, #31
 800803c:	2202      	movs	r2, #2
 800803e:	409a      	lsls	r2, r3
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	4013      	ands	r3, r2
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 80c5 	beq.w	80081d4 <HAL_DMA_IRQHandler+0xce8>
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	f003 0302 	and.w	r3, r3, #2
 8008050:	2b00      	cmp	r3, #0
 8008052:	f000 80bf 	beq.w	80081d4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800805a:	f003 031f 	and.w	r3, r3, #31
 800805e:	2202      	movs	r2, #2
 8008060:	409a      	lsls	r2, r3
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d018      	beq.n	80080a2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008076:	2b00      	cmp	r3, #0
 8008078:	d109      	bne.n	800808e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800807e:	2b00      	cmp	r3, #0
 8008080:	f000 813a 	beq.w	80082f8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008088:	6878      	ldr	r0, [r7, #4]
 800808a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800808c:	e134      	b.n	80082f8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008092:	2b00      	cmp	r3, #0
 8008094:	f000 8130 	beq.w	80082f8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80080a0:	e12a      	b.n	80082f8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	f003 0320 	and.w	r3, r3, #32
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f040 8089 	bne.w	80081c0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a2b      	ldr	r2, [pc, #172]	; (8008160 <HAL_DMA_IRQHandler+0xc74>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d04a      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a29      	ldr	r2, [pc, #164]	; (8008164 <HAL_DMA_IRQHandler+0xc78>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d045      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a28      	ldr	r2, [pc, #160]	; (8008168 <HAL_DMA_IRQHandler+0xc7c>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d040      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a26      	ldr	r2, [pc, #152]	; (800816c <HAL_DMA_IRQHandler+0xc80>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d03b      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a25      	ldr	r2, [pc, #148]	; (8008170 <HAL_DMA_IRQHandler+0xc84>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d036      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a23      	ldr	r2, [pc, #140]	; (8008174 <HAL_DMA_IRQHandler+0xc88>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d031      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a22      	ldr	r2, [pc, #136]	; (8008178 <HAL_DMA_IRQHandler+0xc8c>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d02c      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a20      	ldr	r2, [pc, #128]	; (800817c <HAL_DMA_IRQHandler+0xc90>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d027      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a1f      	ldr	r2, [pc, #124]	; (8008180 <HAL_DMA_IRQHandler+0xc94>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d022      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a1d      	ldr	r2, [pc, #116]	; (8008184 <HAL_DMA_IRQHandler+0xc98>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d01d      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a1c      	ldr	r2, [pc, #112]	; (8008188 <HAL_DMA_IRQHandler+0xc9c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d018      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a1a      	ldr	r2, [pc, #104]	; (800818c <HAL_DMA_IRQHandler+0xca0>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d013      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a19      	ldr	r2, [pc, #100]	; (8008190 <HAL_DMA_IRQHandler+0xca4>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d00e      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a17      	ldr	r2, [pc, #92]	; (8008194 <HAL_DMA_IRQHandler+0xca8>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d009      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a16      	ldr	r2, [pc, #88]	; (8008198 <HAL_DMA_IRQHandler+0xcac>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d004      	beq.n	800814e <HAL_DMA_IRQHandler+0xc62>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a14      	ldr	r2, [pc, #80]	; (800819c <HAL_DMA_IRQHandler+0xcb0>)
 800814a:	4293      	cmp	r3, r2
 800814c:	d128      	bne.n	80081a0 <HAL_DMA_IRQHandler+0xcb4>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f022 0214 	bic.w	r2, r2, #20
 800815c:	601a      	str	r2, [r3, #0]
 800815e:	e027      	b.n	80081b0 <HAL_DMA_IRQHandler+0xcc4>
 8008160:	40020010 	.word	0x40020010
 8008164:	40020028 	.word	0x40020028
 8008168:	40020040 	.word	0x40020040
 800816c:	40020058 	.word	0x40020058
 8008170:	40020070 	.word	0x40020070
 8008174:	40020088 	.word	0x40020088
 8008178:	400200a0 	.word	0x400200a0
 800817c:	400200b8 	.word	0x400200b8
 8008180:	40020410 	.word	0x40020410
 8008184:	40020428 	.word	0x40020428
 8008188:	40020440 	.word	0x40020440
 800818c:	40020458 	.word	0x40020458
 8008190:	40020470 	.word	0x40020470
 8008194:	40020488 	.word	0x40020488
 8008198:	400204a0 	.word	0x400204a0
 800819c:	400204b8 	.word	0x400204b8
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681a      	ldr	r2, [r3, #0]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f022 020a 	bic.w	r2, r2, #10
 80081ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2201      	movs	r2, #1
 80081b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 8097 	beq.w	80082f8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80081d2:	e091      	b.n	80082f8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081d8:	f003 031f 	and.w	r3, r3, #31
 80081dc:	2208      	movs	r2, #8
 80081de:	409a      	lsls	r2, r3
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	4013      	ands	r3, r2
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 8088 	beq.w	80082fa <HAL_DMA_IRQHandler+0xe0e>
 80081ea:	693b      	ldr	r3, [r7, #16]
 80081ec:	f003 0308 	and.w	r3, r3, #8
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f000 8082 	beq.w	80082fa <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a41      	ldr	r2, [pc, #260]	; (8008300 <HAL_DMA_IRQHandler+0xe14>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d04a      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a3f      	ldr	r2, [pc, #252]	; (8008304 <HAL_DMA_IRQHandler+0xe18>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d045      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a3e      	ldr	r2, [pc, #248]	; (8008308 <HAL_DMA_IRQHandler+0xe1c>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d040      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a3c      	ldr	r2, [pc, #240]	; (800830c <HAL_DMA_IRQHandler+0xe20>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d03b      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a3b      	ldr	r2, [pc, #236]	; (8008310 <HAL_DMA_IRQHandler+0xe24>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d036      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a39      	ldr	r2, [pc, #228]	; (8008314 <HAL_DMA_IRQHandler+0xe28>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d031      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a38      	ldr	r2, [pc, #224]	; (8008318 <HAL_DMA_IRQHandler+0xe2c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d02c      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a36      	ldr	r2, [pc, #216]	; (800831c <HAL_DMA_IRQHandler+0xe30>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d027      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a35      	ldr	r2, [pc, #212]	; (8008320 <HAL_DMA_IRQHandler+0xe34>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d022      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a33      	ldr	r2, [pc, #204]	; (8008324 <HAL_DMA_IRQHandler+0xe38>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d01d      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a32      	ldr	r2, [pc, #200]	; (8008328 <HAL_DMA_IRQHandler+0xe3c>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d018      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a30      	ldr	r2, [pc, #192]	; (800832c <HAL_DMA_IRQHandler+0xe40>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d013      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a2f      	ldr	r2, [pc, #188]	; (8008330 <HAL_DMA_IRQHandler+0xe44>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d00e      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a2d      	ldr	r2, [pc, #180]	; (8008334 <HAL_DMA_IRQHandler+0xe48>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d009      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a2c      	ldr	r2, [pc, #176]	; (8008338 <HAL_DMA_IRQHandler+0xe4c>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d004      	beq.n	8008296 <HAL_DMA_IRQHandler+0xdaa>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a2a      	ldr	r2, [pc, #168]	; (800833c <HAL_DMA_IRQHandler+0xe50>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d108      	bne.n	80082a8 <HAL_DMA_IRQHandler+0xdbc>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f022 021c 	bic.w	r2, r2, #28
 80082a4:	601a      	str	r2, [r3, #0]
 80082a6:	e007      	b.n	80082b8 <HAL_DMA_IRQHandler+0xdcc>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681a      	ldr	r2, [r3, #0]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f022 020e 	bic.w	r2, r2, #14
 80082b6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80082bc:	f003 031f 	and.w	r3, r3, #31
 80082c0:	2201      	movs	r2, #1
 80082c2:	409a      	lsls	r2, r3
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2201      	movs	r2, #1
 80082d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d009      	beq.n	80082fa <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	4798      	blx	r3
 80082ee:	e004      	b.n	80082fa <HAL_DMA_IRQHandler+0xe0e>
          return;
 80082f0:	bf00      	nop
 80082f2:	e002      	b.n	80082fa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082f4:	bf00      	nop
 80082f6:	e000      	b.n	80082fa <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80082f8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80082fa:	3728      	adds	r7, #40	; 0x28
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40020010 	.word	0x40020010
 8008304:	40020028 	.word	0x40020028
 8008308:	40020040 	.word	0x40020040
 800830c:	40020058 	.word	0x40020058
 8008310:	40020070 	.word	0x40020070
 8008314:	40020088 	.word	0x40020088
 8008318:	400200a0 	.word	0x400200a0
 800831c:	400200b8 	.word	0x400200b8
 8008320:	40020410 	.word	0x40020410
 8008324:	40020428 	.word	0x40020428
 8008328:	40020440 	.word	0x40020440
 800832c:	40020458 	.word	0x40020458
 8008330:	40020470 	.word	0x40020470
 8008334:	40020488 	.word	0x40020488
 8008338:	400204a0 	.word	0x400204a0
 800833c:	400204b8 	.word	0x400204b8

08008340 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800834c:	4618      	mov	r0, r3
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008358:	b480      	push	{r7}
 800835a:	b087      	sub	sp, #28
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
 8008364:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800836a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008370:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4a7f      	ldr	r2, [pc, #508]	; (8008574 <DMA_SetConfig+0x21c>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d072      	beq.n	8008462 <DMA_SetConfig+0x10a>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a7d      	ldr	r2, [pc, #500]	; (8008578 <DMA_SetConfig+0x220>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d06d      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a7c      	ldr	r2, [pc, #496]	; (800857c <DMA_SetConfig+0x224>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d068      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a7a      	ldr	r2, [pc, #488]	; (8008580 <DMA_SetConfig+0x228>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d063      	beq.n	8008462 <DMA_SetConfig+0x10a>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a79      	ldr	r2, [pc, #484]	; (8008584 <DMA_SetConfig+0x22c>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d05e      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a77      	ldr	r2, [pc, #476]	; (8008588 <DMA_SetConfig+0x230>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d059      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a76      	ldr	r2, [pc, #472]	; (800858c <DMA_SetConfig+0x234>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d054      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a74      	ldr	r2, [pc, #464]	; (8008590 <DMA_SetConfig+0x238>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d04f      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a73      	ldr	r2, [pc, #460]	; (8008594 <DMA_SetConfig+0x23c>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d04a      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a71      	ldr	r2, [pc, #452]	; (8008598 <DMA_SetConfig+0x240>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d045      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a70      	ldr	r2, [pc, #448]	; (800859c <DMA_SetConfig+0x244>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d040      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a6e      	ldr	r2, [pc, #440]	; (80085a0 <DMA_SetConfig+0x248>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d03b      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a6d      	ldr	r2, [pc, #436]	; (80085a4 <DMA_SetConfig+0x24c>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d036      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a6b      	ldr	r2, [pc, #428]	; (80085a8 <DMA_SetConfig+0x250>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d031      	beq.n	8008462 <DMA_SetConfig+0x10a>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a6a      	ldr	r2, [pc, #424]	; (80085ac <DMA_SetConfig+0x254>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d02c      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a68      	ldr	r2, [pc, #416]	; (80085b0 <DMA_SetConfig+0x258>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d027      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a67      	ldr	r2, [pc, #412]	; (80085b4 <DMA_SetConfig+0x25c>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d022      	beq.n	8008462 <DMA_SetConfig+0x10a>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a65      	ldr	r2, [pc, #404]	; (80085b8 <DMA_SetConfig+0x260>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d01d      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a64      	ldr	r2, [pc, #400]	; (80085bc <DMA_SetConfig+0x264>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d018      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a62      	ldr	r2, [pc, #392]	; (80085c0 <DMA_SetConfig+0x268>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d013      	beq.n	8008462 <DMA_SetConfig+0x10a>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a61      	ldr	r2, [pc, #388]	; (80085c4 <DMA_SetConfig+0x26c>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d00e      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a5f      	ldr	r2, [pc, #380]	; (80085c8 <DMA_SetConfig+0x270>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d009      	beq.n	8008462 <DMA_SetConfig+0x10a>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4a5e      	ldr	r2, [pc, #376]	; (80085cc <DMA_SetConfig+0x274>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d004      	beq.n	8008462 <DMA_SetConfig+0x10a>
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	4a5c      	ldr	r2, [pc, #368]	; (80085d0 <DMA_SetConfig+0x278>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d101      	bne.n	8008466 <DMA_SetConfig+0x10e>
 8008462:	2301      	movs	r3, #1
 8008464:	e000      	b.n	8008468 <DMA_SetConfig+0x110>
 8008466:	2300      	movs	r3, #0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00d      	beq.n	8008488 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008474:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800847a:	2b00      	cmp	r3, #0
 800847c:	d004      	beq.n	8008488 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008482:	68fa      	ldr	r2, [r7, #12]
 8008484:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008486:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a39      	ldr	r2, [pc, #228]	; (8008574 <DMA_SetConfig+0x21c>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d04a      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a38      	ldr	r2, [pc, #224]	; (8008578 <DMA_SetConfig+0x220>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d045      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a36      	ldr	r2, [pc, #216]	; (800857c <DMA_SetConfig+0x224>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d040      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a35      	ldr	r2, [pc, #212]	; (8008580 <DMA_SetConfig+0x228>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d03b      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a33      	ldr	r2, [pc, #204]	; (8008584 <DMA_SetConfig+0x22c>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d036      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a32      	ldr	r2, [pc, #200]	; (8008588 <DMA_SetConfig+0x230>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d031      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a30      	ldr	r2, [pc, #192]	; (800858c <DMA_SetConfig+0x234>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d02c      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4a2f      	ldr	r2, [pc, #188]	; (8008590 <DMA_SetConfig+0x238>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d027      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a2d      	ldr	r2, [pc, #180]	; (8008594 <DMA_SetConfig+0x23c>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d022      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a2c      	ldr	r2, [pc, #176]	; (8008598 <DMA_SetConfig+0x240>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d01d      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a2a      	ldr	r2, [pc, #168]	; (800859c <DMA_SetConfig+0x244>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d018      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a29      	ldr	r2, [pc, #164]	; (80085a0 <DMA_SetConfig+0x248>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d013      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a27      	ldr	r2, [pc, #156]	; (80085a4 <DMA_SetConfig+0x24c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d00e      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a26      	ldr	r2, [pc, #152]	; (80085a8 <DMA_SetConfig+0x250>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d009      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a24      	ldr	r2, [pc, #144]	; (80085ac <DMA_SetConfig+0x254>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d004      	beq.n	8008528 <DMA_SetConfig+0x1d0>
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a23      	ldr	r2, [pc, #140]	; (80085b0 <DMA_SetConfig+0x258>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d101      	bne.n	800852c <DMA_SetConfig+0x1d4>
 8008528:	2301      	movs	r3, #1
 800852a:	e000      	b.n	800852e <DMA_SetConfig+0x1d6>
 800852c:	2300      	movs	r3, #0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d059      	beq.n	80085e6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008536:	f003 031f 	and.w	r3, r3, #31
 800853a:	223f      	movs	r2, #63	; 0x3f
 800853c:	409a      	lsls	r2, r3
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008550:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	683a      	ldr	r2, [r7, #0]
 8008558:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	2b40      	cmp	r3, #64	; 0x40
 8008560:	d138      	bne.n	80085d4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68ba      	ldr	r2, [r7, #8]
 8008570:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008572:	e086      	b.n	8008682 <DMA_SetConfig+0x32a>
 8008574:	40020010 	.word	0x40020010
 8008578:	40020028 	.word	0x40020028
 800857c:	40020040 	.word	0x40020040
 8008580:	40020058 	.word	0x40020058
 8008584:	40020070 	.word	0x40020070
 8008588:	40020088 	.word	0x40020088
 800858c:	400200a0 	.word	0x400200a0
 8008590:	400200b8 	.word	0x400200b8
 8008594:	40020410 	.word	0x40020410
 8008598:	40020428 	.word	0x40020428
 800859c:	40020440 	.word	0x40020440
 80085a0:	40020458 	.word	0x40020458
 80085a4:	40020470 	.word	0x40020470
 80085a8:	40020488 	.word	0x40020488
 80085ac:	400204a0 	.word	0x400204a0
 80085b0:	400204b8 	.word	0x400204b8
 80085b4:	58025408 	.word	0x58025408
 80085b8:	5802541c 	.word	0x5802541c
 80085bc:	58025430 	.word	0x58025430
 80085c0:	58025444 	.word	0x58025444
 80085c4:	58025458 	.word	0x58025458
 80085c8:	5802546c 	.word	0x5802546c
 80085cc:	58025480 	.word	0x58025480
 80085d0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	60da      	str	r2, [r3, #12]
}
 80085e4:	e04d      	b.n	8008682 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a29      	ldr	r2, [pc, #164]	; (8008690 <DMA_SetConfig+0x338>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d022      	beq.n	8008636 <DMA_SetConfig+0x2de>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a27      	ldr	r2, [pc, #156]	; (8008694 <DMA_SetConfig+0x33c>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d01d      	beq.n	8008636 <DMA_SetConfig+0x2de>
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a26      	ldr	r2, [pc, #152]	; (8008698 <DMA_SetConfig+0x340>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d018      	beq.n	8008636 <DMA_SetConfig+0x2de>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a24      	ldr	r2, [pc, #144]	; (800869c <DMA_SetConfig+0x344>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d013      	beq.n	8008636 <DMA_SetConfig+0x2de>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a23      	ldr	r2, [pc, #140]	; (80086a0 <DMA_SetConfig+0x348>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d00e      	beq.n	8008636 <DMA_SetConfig+0x2de>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a21      	ldr	r2, [pc, #132]	; (80086a4 <DMA_SetConfig+0x34c>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d009      	beq.n	8008636 <DMA_SetConfig+0x2de>
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a20      	ldr	r2, [pc, #128]	; (80086a8 <DMA_SetConfig+0x350>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d004      	beq.n	8008636 <DMA_SetConfig+0x2de>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a1e      	ldr	r2, [pc, #120]	; (80086ac <DMA_SetConfig+0x354>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d101      	bne.n	800863a <DMA_SetConfig+0x2e2>
 8008636:	2301      	movs	r3, #1
 8008638:	e000      	b.n	800863c <DMA_SetConfig+0x2e4>
 800863a:	2300      	movs	r3, #0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d020      	beq.n	8008682 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008644:	f003 031f 	and.w	r3, r3, #31
 8008648:	2201      	movs	r2, #1
 800864a:	409a      	lsls	r2, r3
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	683a      	ldr	r2, [r7, #0]
 8008656:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	2b40      	cmp	r3, #64	; 0x40
 800865e:	d108      	bne.n	8008672 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	60da      	str	r2, [r3, #12]
}
 8008670:	e007      	b.n	8008682 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68ba      	ldr	r2, [r7, #8]
 8008678:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	687a      	ldr	r2, [r7, #4]
 8008680:	60da      	str	r2, [r3, #12]
}
 8008682:	bf00      	nop
 8008684:	371c      	adds	r7, #28
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	58025408 	.word	0x58025408
 8008694:	5802541c 	.word	0x5802541c
 8008698:	58025430 	.word	0x58025430
 800869c:	58025444 	.word	0x58025444
 80086a0:	58025458 	.word	0x58025458
 80086a4:	5802546c 	.word	0x5802546c
 80086a8:	58025480 	.word	0x58025480
 80086ac:	58025494 	.word	0x58025494

080086b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a42      	ldr	r2, [pc, #264]	; (80087c8 <DMA_CalcBaseAndBitshift+0x118>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d04a      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a41      	ldr	r2, [pc, #260]	; (80087cc <DMA_CalcBaseAndBitshift+0x11c>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d045      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a3f      	ldr	r2, [pc, #252]	; (80087d0 <DMA_CalcBaseAndBitshift+0x120>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d040      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a3e      	ldr	r2, [pc, #248]	; (80087d4 <DMA_CalcBaseAndBitshift+0x124>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d03b      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a3c      	ldr	r2, [pc, #240]	; (80087d8 <DMA_CalcBaseAndBitshift+0x128>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d036      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a3b      	ldr	r2, [pc, #236]	; (80087dc <DMA_CalcBaseAndBitshift+0x12c>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d031      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4a39      	ldr	r2, [pc, #228]	; (80087e0 <DMA_CalcBaseAndBitshift+0x130>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d02c      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4a38      	ldr	r2, [pc, #224]	; (80087e4 <DMA_CalcBaseAndBitshift+0x134>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d027      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4a36      	ldr	r2, [pc, #216]	; (80087e8 <DMA_CalcBaseAndBitshift+0x138>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d022      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a35      	ldr	r2, [pc, #212]	; (80087ec <DMA_CalcBaseAndBitshift+0x13c>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d01d      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a33      	ldr	r2, [pc, #204]	; (80087f0 <DMA_CalcBaseAndBitshift+0x140>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d018      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a32      	ldr	r2, [pc, #200]	; (80087f4 <DMA_CalcBaseAndBitshift+0x144>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d013      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a30      	ldr	r2, [pc, #192]	; (80087f8 <DMA_CalcBaseAndBitshift+0x148>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d00e      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a2f      	ldr	r2, [pc, #188]	; (80087fc <DMA_CalcBaseAndBitshift+0x14c>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d009      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a2d      	ldr	r2, [pc, #180]	; (8008800 <DMA_CalcBaseAndBitshift+0x150>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d004      	beq.n	8008758 <DMA_CalcBaseAndBitshift+0xa8>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a2c      	ldr	r2, [pc, #176]	; (8008804 <DMA_CalcBaseAndBitshift+0x154>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d101      	bne.n	800875c <DMA_CalcBaseAndBitshift+0xac>
 8008758:	2301      	movs	r3, #1
 800875a:	e000      	b.n	800875e <DMA_CalcBaseAndBitshift+0xae>
 800875c:	2300      	movs	r3, #0
 800875e:	2b00      	cmp	r3, #0
 8008760:	d024      	beq.n	80087ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	b2db      	uxtb	r3, r3
 8008768:	3b10      	subs	r3, #16
 800876a:	4a27      	ldr	r2, [pc, #156]	; (8008808 <DMA_CalcBaseAndBitshift+0x158>)
 800876c:	fba2 2303 	umull	r2, r3, r2, r3
 8008770:	091b      	lsrs	r3, r3, #4
 8008772:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f003 0307 	and.w	r3, r3, #7
 800877a:	4a24      	ldr	r2, [pc, #144]	; (800880c <DMA_CalcBaseAndBitshift+0x15c>)
 800877c:	5cd3      	ldrb	r3, [r2, r3]
 800877e:	461a      	mov	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2b03      	cmp	r3, #3
 8008788:	d908      	bls.n	800879c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	461a      	mov	r2, r3
 8008790:	4b1f      	ldr	r3, [pc, #124]	; (8008810 <DMA_CalcBaseAndBitshift+0x160>)
 8008792:	4013      	ands	r3, r2
 8008794:	1d1a      	adds	r2, r3, #4
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	659a      	str	r2, [r3, #88]	; 0x58
 800879a:	e00d      	b.n	80087b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	461a      	mov	r2, r3
 80087a2:	4b1b      	ldr	r3, [pc, #108]	; (8008810 <DMA_CalcBaseAndBitshift+0x160>)
 80087a4:	4013      	ands	r3, r2
 80087a6:	687a      	ldr	r2, [r7, #4]
 80087a8:	6593      	str	r3, [r2, #88]	; 0x58
 80087aa:	e005      	b.n	80087b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3714      	adds	r7, #20
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr
 80087c8:	40020010 	.word	0x40020010
 80087cc:	40020028 	.word	0x40020028
 80087d0:	40020040 	.word	0x40020040
 80087d4:	40020058 	.word	0x40020058
 80087d8:	40020070 	.word	0x40020070
 80087dc:	40020088 	.word	0x40020088
 80087e0:	400200a0 	.word	0x400200a0
 80087e4:	400200b8 	.word	0x400200b8
 80087e8:	40020410 	.word	0x40020410
 80087ec:	40020428 	.word	0x40020428
 80087f0:	40020440 	.word	0x40020440
 80087f4:	40020458 	.word	0x40020458
 80087f8:	40020470 	.word	0x40020470
 80087fc:	40020488 	.word	0x40020488
 8008800:	400204a0 	.word	0x400204a0
 8008804:	400204b8 	.word	0x400204b8
 8008808:	aaaaaaab 	.word	0xaaaaaaab
 800880c:	08017540 	.word	0x08017540
 8008810:	fffffc00 	.word	0xfffffc00

08008814 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800881c:	2300      	movs	r3, #0
 800881e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	699b      	ldr	r3, [r3, #24]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d120      	bne.n	800886a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800882c:	2b03      	cmp	r3, #3
 800882e:	d858      	bhi.n	80088e2 <DMA_CheckFifoParam+0xce>
 8008830:	a201      	add	r2, pc, #4	; (adr r2, 8008838 <DMA_CheckFifoParam+0x24>)
 8008832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008836:	bf00      	nop
 8008838:	08008849 	.word	0x08008849
 800883c:	0800885b 	.word	0x0800885b
 8008840:	08008849 	.word	0x08008849
 8008844:	080088e3 	.word	0x080088e3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800884c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d048      	beq.n	80088e6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008858:	e045      	b.n	80088e6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800885e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008862:	d142      	bne.n	80088ea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008864:	2301      	movs	r3, #1
 8008866:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008868:	e03f      	b.n	80088ea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	699b      	ldr	r3, [r3, #24]
 800886e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008872:	d123      	bne.n	80088bc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008878:	2b03      	cmp	r3, #3
 800887a:	d838      	bhi.n	80088ee <DMA_CheckFifoParam+0xda>
 800887c:	a201      	add	r2, pc, #4	; (adr r2, 8008884 <DMA_CheckFifoParam+0x70>)
 800887e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008882:	bf00      	nop
 8008884:	08008895 	.word	0x08008895
 8008888:	0800889b 	.word	0x0800889b
 800888c:	08008895 	.word	0x08008895
 8008890:	080088ad 	.word	0x080088ad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008894:	2301      	movs	r3, #1
 8008896:	73fb      	strb	r3, [r7, #15]
        break;
 8008898:	e030      	b.n	80088fc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800889e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d025      	beq.n	80088f2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80088aa:	e022      	b.n	80088f2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80088b4:	d11f      	bne.n	80088f6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80088ba:	e01c      	b.n	80088f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c0:	2b02      	cmp	r3, #2
 80088c2:	d902      	bls.n	80088ca <DMA_CheckFifoParam+0xb6>
 80088c4:	2b03      	cmp	r3, #3
 80088c6:	d003      	beq.n	80088d0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80088c8:	e018      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	73fb      	strb	r3, [r7, #15]
        break;
 80088ce:	e015      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d00e      	beq.n	80088fa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	73fb      	strb	r3, [r7, #15]
    break;
 80088e0:	e00b      	b.n	80088fa <DMA_CheckFifoParam+0xe6>
        break;
 80088e2:	bf00      	nop
 80088e4:	e00a      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        break;
 80088e6:	bf00      	nop
 80088e8:	e008      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        break;
 80088ea:	bf00      	nop
 80088ec:	e006      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        break;
 80088ee:	bf00      	nop
 80088f0:	e004      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        break;
 80088f2:	bf00      	nop
 80088f4:	e002      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
        break;
 80088f6:	bf00      	nop
 80088f8:	e000      	b.n	80088fc <DMA_CheckFifoParam+0xe8>
    break;
 80088fa:	bf00      	nop
    }
  }

  return status;
 80088fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr
 800890a:	bf00      	nop

0800890c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a38      	ldr	r2, [pc, #224]	; (8008a00 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d022      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a36      	ldr	r2, [pc, #216]	; (8008a04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d01d      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a35      	ldr	r2, [pc, #212]	; (8008a08 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d018      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a33      	ldr	r2, [pc, #204]	; (8008a0c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d013      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a32      	ldr	r2, [pc, #200]	; (8008a10 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d00e      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a30      	ldr	r2, [pc, #192]	; (8008a14 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d009      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a2f      	ldr	r2, [pc, #188]	; (8008a18 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d004      	beq.n	800896a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a2d      	ldr	r2, [pc, #180]	; (8008a1c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d101      	bne.n	800896e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800896a:	2301      	movs	r3, #1
 800896c:	e000      	b.n	8008970 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800896e:	2300      	movs	r3, #0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d01a      	beq.n	80089aa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	b2db      	uxtb	r3, r3
 800897a:	3b08      	subs	r3, #8
 800897c:	4a28      	ldr	r2, [pc, #160]	; (8008a20 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800897e:	fba2 2303 	umull	r2, r3, r2, r3
 8008982:	091b      	lsrs	r3, r3, #4
 8008984:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008986:	68fa      	ldr	r2, [r7, #12]
 8008988:	4b26      	ldr	r3, [pc, #152]	; (8008a24 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800898a:	4413      	add	r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	461a      	mov	r2, r3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a24      	ldr	r2, [pc, #144]	; (8008a28 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008998:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f003 031f 	and.w	r3, r3, #31
 80089a0:	2201      	movs	r2, #1
 80089a2:	409a      	lsls	r2, r3
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80089a8:	e024      	b.n	80089f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	3b10      	subs	r3, #16
 80089b2:	4a1e      	ldr	r2, [pc, #120]	; (8008a2c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80089b4:	fba2 2303 	umull	r2, r3, r2, r3
 80089b8:	091b      	lsrs	r3, r3, #4
 80089ba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	4a1c      	ldr	r2, [pc, #112]	; (8008a30 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d806      	bhi.n	80089d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	4a1b      	ldr	r2, [pc, #108]	; (8008a34 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d902      	bls.n	80089d2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	3308      	adds	r3, #8
 80089d0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	4b18      	ldr	r3, [pc, #96]	; (8008a38 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80089d6:	4413      	add	r3, r2
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	461a      	mov	r2, r3
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	4a16      	ldr	r2, [pc, #88]	; (8008a3c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80089e4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f003 031f 	and.w	r3, r3, #31
 80089ec:	2201      	movs	r2, #1
 80089ee:	409a      	lsls	r2, r3
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	669a      	str	r2, [r3, #104]	; 0x68
}
 80089f4:	bf00      	nop
 80089f6:	3714      	adds	r7, #20
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr
 8008a00:	58025408 	.word	0x58025408
 8008a04:	5802541c 	.word	0x5802541c
 8008a08:	58025430 	.word	0x58025430
 8008a0c:	58025444 	.word	0x58025444
 8008a10:	58025458 	.word	0x58025458
 8008a14:	5802546c 	.word	0x5802546c
 8008a18:	58025480 	.word	0x58025480
 8008a1c:	58025494 	.word	0x58025494
 8008a20:	cccccccd 	.word	0xcccccccd
 8008a24:	16009600 	.word	0x16009600
 8008a28:	58025880 	.word	0x58025880
 8008a2c:	aaaaaaab 	.word	0xaaaaaaab
 8008a30:	400204b8 	.word	0x400204b8
 8008a34:	4002040f 	.word	0x4002040f
 8008a38:	10008200 	.word	0x10008200
 8008a3c:	40020880 	.word	0x40020880

08008a40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008a40:	b480      	push	{r7}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	685b      	ldr	r3, [r3, #4]
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d04a      	beq.n	8008aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2b08      	cmp	r3, #8
 8008a5a:	d847      	bhi.n	8008aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a25      	ldr	r2, [pc, #148]	; (8008af8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d022      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a24      	ldr	r2, [pc, #144]	; (8008afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d01d      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a22      	ldr	r2, [pc, #136]	; (8008b00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d018      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a21      	ldr	r2, [pc, #132]	; (8008b04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d013      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a1f      	ldr	r2, [pc, #124]	; (8008b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d00e      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4a1e      	ldr	r2, [pc, #120]	; (8008b0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d009      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a1c      	ldr	r2, [pc, #112]	; (8008b10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d004      	beq.n	8008aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a1b      	ldr	r2, [pc, #108]	; (8008b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d101      	bne.n	8008ab0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008aac:	2301      	movs	r3, #1
 8008aae:	e000      	b.n	8008ab2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00a      	beq.n	8008acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8008ab6:	68fa      	ldr	r2, [r7, #12]
 8008ab8:	4b17      	ldr	r3, [pc, #92]	; (8008b18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8008aba:	4413      	add	r3, r2
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	461a      	mov	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4a15      	ldr	r2, [pc, #84]	; (8008b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008ac8:	671a      	str	r2, [r3, #112]	; 0x70
 8008aca:	e009      	b.n	8008ae0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	4b14      	ldr	r3, [pc, #80]	; (8008b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008ad0:	4413      	add	r3, r2
 8008ad2:	009b      	lsls	r3, r3, #2
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	4a11      	ldr	r2, [pc, #68]	; (8008b24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008ade:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	409a      	lsls	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008aec:	bf00      	nop
 8008aee:	3714      	adds	r7, #20
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr
 8008af8:	58025408 	.word	0x58025408
 8008afc:	5802541c 	.word	0x5802541c
 8008b00:	58025430 	.word	0x58025430
 8008b04:	58025444 	.word	0x58025444
 8008b08:	58025458 	.word	0x58025458
 8008b0c:	5802546c 	.word	0x5802546c
 8008b10:	58025480 	.word	0x58025480
 8008b14:	58025494 	.word	0x58025494
 8008b18:	1600963f 	.word	0x1600963f
 8008b1c:	58025940 	.word	0x58025940
 8008b20:	1000823f 	.word	0x1000823f
 8008b24:	40020940 	.word	0x40020940

08008b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b089      	sub	sp, #36	; 0x24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008b36:	4b89      	ldr	r3, [pc, #548]	; (8008d5c <HAL_GPIO_Init+0x234>)
 8008b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008b3a:	e194      	b.n	8008e66 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	2101      	movs	r1, #1
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	fa01 f303 	lsl.w	r3, r1, r3
 8008b48:	4013      	ands	r3, r2
 8008b4a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f000 8186 	beq.w	8008e60 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	f003 0303 	and.w	r3, r3, #3
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d005      	beq.n	8008b6c <HAL_GPIO_Init+0x44>
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	f003 0303 	and.w	r3, r3, #3
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d130      	bne.n	8008bce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	2203      	movs	r2, #3
 8008b78:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7c:	43db      	mvns	r3, r3
 8008b7e:	69ba      	ldr	r2, [r7, #24]
 8008b80:	4013      	ands	r3, r2
 8008b82:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	68da      	ldr	r2, [r3, #12]
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	005b      	lsls	r3, r3, #1
 8008b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b90:	69ba      	ldr	r2, [r7, #24]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8008baa:	43db      	mvns	r3, r3
 8008bac:	69ba      	ldr	r2, [r7, #24]
 8008bae:	4013      	ands	r3, r2
 8008bb0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	091b      	lsrs	r3, r3, #4
 8008bb8:	f003 0201 	and.w	r2, r3, #1
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc2:	69ba      	ldr	r2, [r7, #24]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	69ba      	ldr	r2, [r7, #24]
 8008bcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	f003 0303 	and.w	r3, r3, #3
 8008bd6:	2b03      	cmp	r3, #3
 8008bd8:	d017      	beq.n	8008c0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	2203      	movs	r2, #3
 8008be6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bea:	43db      	mvns	r3, r3
 8008bec:	69ba      	ldr	r2, [r7, #24]
 8008bee:	4013      	ands	r3, r2
 8008bf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	689a      	ldr	r2, [r3, #8]
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	005b      	lsls	r3, r3, #1
 8008bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f003 0303 	and.w	r3, r3, #3
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d123      	bne.n	8008c5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	08da      	lsrs	r2, r3, #3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	3208      	adds	r2, #8
 8008c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	220f      	movs	r2, #15
 8008c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c32:	43db      	mvns	r3, r3
 8008c34:	69ba      	ldr	r2, [r7, #24]
 8008c36:	4013      	ands	r3, r2
 8008c38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	691a      	ldr	r2, [r3, #16]
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	f003 0307 	and.w	r3, r3, #7
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4a:	69ba      	ldr	r2, [r7, #24]
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008c50:	69fb      	ldr	r3, [r7, #28]
 8008c52:	08da      	lsrs	r2, r3, #3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	3208      	adds	r2, #8
 8008c58:	69b9      	ldr	r1, [r7, #24]
 8008c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	2203      	movs	r2, #3
 8008c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c6e:	43db      	mvns	r3, r3
 8008c70:	69ba      	ldr	r2, [r7, #24]
 8008c72:	4013      	ands	r3, r2
 8008c74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f003 0203 	and.w	r2, r3, #3
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	005b      	lsls	r3, r3, #1
 8008c82:	fa02 f303 	lsl.w	r3, r2, r3
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 80e0 	beq.w	8008e60 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ca0:	4b2f      	ldr	r3, [pc, #188]	; (8008d60 <HAL_GPIO_Init+0x238>)
 8008ca2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008ca6:	4a2e      	ldr	r2, [pc, #184]	; (8008d60 <HAL_GPIO_Init+0x238>)
 8008ca8:	f043 0302 	orr.w	r3, r3, #2
 8008cac:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008cb0:	4b2b      	ldr	r3, [pc, #172]	; (8008d60 <HAL_GPIO_Init+0x238>)
 8008cb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008cb6:	f003 0302 	and.w	r3, r3, #2
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008cbe:	4a29      	ldr	r2, [pc, #164]	; (8008d64 <HAL_GPIO_Init+0x23c>)
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	089b      	lsrs	r3, r3, #2
 8008cc4:	3302      	adds	r3, #2
 8008cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	f003 0303 	and.w	r3, r3, #3
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	220f      	movs	r2, #15
 8008cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cda:	43db      	mvns	r3, r3
 8008cdc:	69ba      	ldr	r2, [r7, #24]
 8008cde:	4013      	ands	r3, r2
 8008ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a20      	ldr	r2, [pc, #128]	; (8008d68 <HAL_GPIO_Init+0x240>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d052      	beq.n	8008d90 <HAL_GPIO_Init+0x268>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a1f      	ldr	r2, [pc, #124]	; (8008d6c <HAL_GPIO_Init+0x244>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d031      	beq.n	8008d56 <HAL_GPIO_Init+0x22e>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a1e      	ldr	r2, [pc, #120]	; (8008d70 <HAL_GPIO_Init+0x248>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d02b      	beq.n	8008d52 <HAL_GPIO_Init+0x22a>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a1d      	ldr	r2, [pc, #116]	; (8008d74 <HAL_GPIO_Init+0x24c>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d025      	beq.n	8008d4e <HAL_GPIO_Init+0x226>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a1c      	ldr	r2, [pc, #112]	; (8008d78 <HAL_GPIO_Init+0x250>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d01f      	beq.n	8008d4a <HAL_GPIO_Init+0x222>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4a1b      	ldr	r2, [pc, #108]	; (8008d7c <HAL_GPIO_Init+0x254>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d019      	beq.n	8008d46 <HAL_GPIO_Init+0x21e>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	4a1a      	ldr	r2, [pc, #104]	; (8008d80 <HAL_GPIO_Init+0x258>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d013      	beq.n	8008d42 <HAL_GPIO_Init+0x21a>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a19      	ldr	r2, [pc, #100]	; (8008d84 <HAL_GPIO_Init+0x25c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d00d      	beq.n	8008d3e <HAL_GPIO_Init+0x216>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a18      	ldr	r2, [pc, #96]	; (8008d88 <HAL_GPIO_Init+0x260>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d007      	beq.n	8008d3a <HAL_GPIO_Init+0x212>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4a17      	ldr	r2, [pc, #92]	; (8008d8c <HAL_GPIO_Init+0x264>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d101      	bne.n	8008d36 <HAL_GPIO_Init+0x20e>
 8008d32:	2309      	movs	r3, #9
 8008d34:	e02d      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d36:	230a      	movs	r3, #10
 8008d38:	e02b      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d3a:	2308      	movs	r3, #8
 8008d3c:	e029      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d3e:	2307      	movs	r3, #7
 8008d40:	e027      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d42:	2306      	movs	r3, #6
 8008d44:	e025      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d46:	2305      	movs	r3, #5
 8008d48:	e023      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d4a:	2304      	movs	r3, #4
 8008d4c:	e021      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d4e:	2303      	movs	r3, #3
 8008d50:	e01f      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d52:	2302      	movs	r3, #2
 8008d54:	e01d      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d56:	2301      	movs	r3, #1
 8008d58:	e01b      	b.n	8008d92 <HAL_GPIO_Init+0x26a>
 8008d5a:	bf00      	nop
 8008d5c:	58000080 	.word	0x58000080
 8008d60:	58024400 	.word	0x58024400
 8008d64:	58000400 	.word	0x58000400
 8008d68:	58020000 	.word	0x58020000
 8008d6c:	58020400 	.word	0x58020400
 8008d70:	58020800 	.word	0x58020800
 8008d74:	58020c00 	.word	0x58020c00
 8008d78:	58021000 	.word	0x58021000
 8008d7c:	58021400 	.word	0x58021400
 8008d80:	58021800 	.word	0x58021800
 8008d84:	58021c00 	.word	0x58021c00
 8008d88:	58022000 	.word	0x58022000
 8008d8c:	58022400 	.word	0x58022400
 8008d90:	2300      	movs	r3, #0
 8008d92:	69fa      	ldr	r2, [r7, #28]
 8008d94:	f002 0203 	and.w	r2, r2, #3
 8008d98:	0092      	lsls	r2, r2, #2
 8008d9a:	4093      	lsls	r3, r2
 8008d9c:	69ba      	ldr	r2, [r7, #24]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008da2:	4938      	ldr	r1, [pc, #224]	; (8008e84 <HAL_GPIO_Init+0x35c>)
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	089b      	lsrs	r3, r3, #2
 8008da8:	3302      	adds	r3, #2
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	43db      	mvns	r3, r3
 8008dbc:	69ba      	ldr	r2, [r7, #24]
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d003      	beq.n	8008dd6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008dce:	69ba      	ldr	r2, [r7, #24]
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	4313      	orrs	r3, r2
 8008dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008dd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008dda:	69bb      	ldr	r3, [r7, #24]
 8008ddc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008dde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	43db      	mvns	r3, r3
 8008dea:	69ba      	ldr	r2, [r7, #24]
 8008dec:	4013      	ands	r3, r2
 8008dee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d003      	beq.n	8008e04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008dfc:	69ba      	ldr	r2, [r7, #24]
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008e04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	43db      	mvns	r3, r3
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	4013      	ands	r3, r2
 8008e1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d003      	beq.n	8008e30 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008e28:	69ba      	ldr	r2, [r7, #24]
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	69ba      	ldr	r2, [r7, #24]
 8008e34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	43db      	mvns	r3, r3
 8008e40:	69ba      	ldr	r2, [r7, #24]
 8008e42:	4013      	ands	r3, r2
 8008e44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d003      	beq.n	8008e5a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008e52:	69ba      	ldr	r2, [r7, #24]
 8008e54:	693b      	ldr	r3, [r7, #16]
 8008e56:	4313      	orrs	r3, r2
 8008e58:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	69ba      	ldr	r2, [r7, #24]
 8008e5e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	3301      	adds	r3, #1
 8008e64:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f47f ae63 	bne.w	8008b3c <HAL_GPIO_Init+0x14>
  }
}
 8008e76:	bf00      	nop
 8008e78:	bf00      	nop
 8008e7a:	3724      	adds	r7, #36	; 0x24
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e82:	4770      	bx	lr
 8008e84:	58000400 	.word	0x58000400

08008e88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	460b      	mov	r3, r1
 8008e92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	691a      	ldr	r2, [r3, #16]
 8008e98:	887b      	ldrh	r3, [r7, #2]
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d002      	beq.n	8008ea6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	73fb      	strb	r3, [r7, #15]
 8008ea4:	e001      	b.n	8008eaa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3714      	adds	r7, #20
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb6:	4770      	bx	lr

08008eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	807b      	strh	r3, [r7, #2]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008ec8:	787b      	ldrb	r3, [r7, #1]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d003      	beq.n	8008ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ece:	887a      	ldrh	r2, [r7, #2]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008ed4:	e003      	b.n	8008ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008ed6:	887b      	ldrh	r3, [r7, #2]
 8008ed8:	041a      	lsls	r2, r3, #16
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	619a      	str	r2, [r3, #24]
}
 8008ede:	bf00      	nop
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr
	...

08008eec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e08b      	b.n	8009016 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d106      	bne.n	8008f18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7fa f8c6 	bl	80030a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2224      	movs	r2, #36	; 0x24
 8008f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f022 0201 	bic.w	r2, r2, #1
 8008f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685a      	ldr	r2, [r3, #4]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008f3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	689a      	ldr	r2, [r3, #8]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	2b01      	cmp	r3, #1
 8008f54:	d107      	bne.n	8008f66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	689a      	ldr	r2, [r3, #8]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f62:	609a      	str	r2, [r3, #8]
 8008f64:	e006      	b.n	8008f74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	689a      	ldr	r2, [r3, #8]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008f72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d108      	bne.n	8008f8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	685a      	ldr	r2, [r3, #4]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f8a:	605a      	str	r2, [r3, #4]
 8008f8c:	e007      	b.n	8008f9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	685a      	ldr	r2, [r3, #4]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	6859      	ldr	r1, [r3, #4]
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681a      	ldr	r2, [r3, #0]
 8008fa8:	4b1d      	ldr	r3, [pc, #116]	; (8009020 <HAL_I2C_Init+0x134>)
 8008faa:	430b      	orrs	r3, r1
 8008fac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	68da      	ldr	r2, [r3, #12]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008fbc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	691a      	ldr	r2, [r3, #16]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	430a      	orrs	r2, r1
 8008fd6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	69d9      	ldr	r1, [r3, #28]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6a1a      	ldr	r2, [r3, #32]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	430a      	orrs	r2, r1
 8008fe6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f042 0201 	orr.w	r2, r2, #1
 8008ff6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2220      	movs	r2, #32
 8009002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3708      	adds	r7, #8
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	02008000 	.word	0x02008000

08009024 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b088      	sub	sp, #32
 8009028:	af02      	add	r7, sp, #8
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	607a      	str	r2, [r7, #4]
 800902e:	461a      	mov	r2, r3
 8009030:	460b      	mov	r3, r1
 8009032:	817b      	strh	r3, [r7, #10]
 8009034:	4613      	mov	r3, r2
 8009036:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b20      	cmp	r3, #32
 8009042:	f040 80fd 	bne.w	8009240 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800904c:	2b01      	cmp	r3, #1
 800904e:	d101      	bne.n	8009054 <HAL_I2C_Master_Transmit+0x30>
 8009050:	2302      	movs	r3, #2
 8009052:	e0f6      	b.n	8009242 <HAL_I2C_Master_Transmit+0x21e>
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800905c:	f7fa fdf4 	bl	8003c48 <HAL_GetTick>
 8009060:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	2319      	movs	r3, #25
 8009068:	2201      	movs	r2, #1
 800906a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f000 fa0a 	bl	8009488 <I2C_WaitOnFlagUntilTimeout>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e0e1      	b.n	8009242 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2221      	movs	r2, #33	; 0x21
 8009082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2210      	movs	r2, #16
 800908a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	893a      	ldrh	r2, [r7, #8]
 800909e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	2bff      	cmp	r3, #255	; 0xff
 80090ae:	d906      	bls.n	80090be <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	22ff      	movs	r2, #255	; 0xff
 80090b4:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80090b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80090ba:	617b      	str	r3, [r7, #20]
 80090bc:	e007      	b.n	80090ce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090c2:	b29a      	uxth	r2, r3
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80090c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80090cc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d024      	beq.n	8009120 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090da:	781a      	ldrb	r2, [r3, #0]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e6:	1c5a      	adds	r2, r3, #1
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	3b01      	subs	r3, #1
 80090f4:	b29a      	uxth	r2, r3
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090fe:	3b01      	subs	r3, #1
 8009100:	b29a      	uxth	r2, r3
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800910a:	b2db      	uxtb	r3, r3
 800910c:	3301      	adds	r3, #1
 800910e:	b2da      	uxtb	r2, r3
 8009110:	8979      	ldrh	r1, [r7, #10]
 8009112:	4b4e      	ldr	r3, [pc, #312]	; (800924c <HAL_I2C_Master_Transmit+0x228>)
 8009114:	9300      	str	r3, [sp, #0]
 8009116:	697b      	ldr	r3, [r7, #20]
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f000 fc05 	bl	8009928 <I2C_TransferConfig>
 800911e:	e066      	b.n	80091ee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009124:	b2da      	uxtb	r2, r3
 8009126:	8979      	ldrh	r1, [r7, #10]
 8009128:	4b48      	ldr	r3, [pc, #288]	; (800924c <HAL_I2C_Master_Transmit+0x228>)
 800912a:	9300      	str	r3, [sp, #0]
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	68f8      	ldr	r0, [r7, #12]
 8009130:	f000 fbfa 	bl	8009928 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009134:	e05b      	b.n	80091ee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009136:	693a      	ldr	r2, [r7, #16]
 8009138:	6a39      	ldr	r1, [r7, #32]
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f000 f9fd 	bl	800953a <I2C_WaitOnTXISFlagUntilTimeout>
 8009140:	4603      	mov	r3, r0
 8009142:	2b00      	cmp	r3, #0
 8009144:	d001      	beq.n	800914a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e07b      	b.n	8009242 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800914e:	781a      	ldrb	r2, [r3, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800915a:	1c5a      	adds	r2, r3, #1
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009164:	b29b      	uxth	r3, r3
 8009166:	3b01      	subs	r3, #1
 8009168:	b29a      	uxth	r2, r3
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009172:	3b01      	subs	r3, #1
 8009174:	b29a      	uxth	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800917e:	b29b      	uxth	r3, r3
 8009180:	2b00      	cmp	r3, #0
 8009182:	d034      	beq.n	80091ee <HAL_I2C_Master_Transmit+0x1ca>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009188:	2b00      	cmp	r3, #0
 800918a:	d130      	bne.n	80091ee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	9300      	str	r3, [sp, #0]
 8009190:	6a3b      	ldr	r3, [r7, #32]
 8009192:	2200      	movs	r2, #0
 8009194:	2180      	movs	r1, #128	; 0x80
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f000 f976 	bl	8009488 <I2C_WaitOnFlagUntilTimeout>
 800919c:	4603      	mov	r3, r0
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d001      	beq.n	80091a6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e04d      	b.n	8009242 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	2bff      	cmp	r3, #255	; 0xff
 80091ae:	d90e      	bls.n	80091ce <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	22ff      	movs	r2, #255	; 0xff
 80091b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091ba:	b2da      	uxtb	r2, r3
 80091bc:	8979      	ldrh	r1, [r7, #10]
 80091be:	2300      	movs	r3, #0
 80091c0:	9300      	str	r3, [sp, #0]
 80091c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f000 fbae 	bl	8009928 <I2C_TransferConfig>
 80091cc:	e00f      	b.n	80091ee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091dc:	b2da      	uxtb	r2, r3
 80091de:	8979      	ldrh	r1, [r7, #10]
 80091e0:	2300      	movs	r3, #0
 80091e2:	9300      	str	r3, [sp, #0]
 80091e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f000 fb9d 	bl	8009928 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d19e      	bne.n	8009136 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091f8:	693a      	ldr	r2, [r7, #16]
 80091fa:	6a39      	ldr	r1, [r7, #32]
 80091fc:	68f8      	ldr	r0, [r7, #12]
 80091fe:	f000 f9e3 	bl	80095c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d001      	beq.n	800920c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	e01a      	b.n	8009242 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2220      	movs	r2, #32
 8009212:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6859      	ldr	r1, [r3, #4]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	4b0c      	ldr	r3, [pc, #48]	; (8009250 <HAL_I2C_Master_Transmit+0x22c>)
 8009220:	400b      	ands	r3, r1
 8009222:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2220      	movs	r2, #32
 8009228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2200      	movs	r2, #0
 8009230:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2200      	movs	r2, #0
 8009238:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800923c:	2300      	movs	r3, #0
 800923e:	e000      	b.n	8009242 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009240:	2302      	movs	r3, #2
  }
}
 8009242:	4618      	mov	r0, r3
 8009244:	3718      	adds	r7, #24
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	80002000 	.word	0x80002000
 8009250:	fe00e800 	.word	0xfe00e800

08009254 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b088      	sub	sp, #32
 8009258:	af02      	add	r7, sp, #8
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	607a      	str	r2, [r7, #4]
 800925e:	461a      	mov	r2, r3
 8009260:	460b      	mov	r3, r1
 8009262:	817b      	strh	r3, [r7, #10]
 8009264:	4613      	mov	r3, r2
 8009266:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800926e:	b2db      	uxtb	r3, r3
 8009270:	2b20      	cmp	r3, #32
 8009272:	f040 80db 	bne.w	800942c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800927c:	2b01      	cmp	r3, #1
 800927e:	d101      	bne.n	8009284 <HAL_I2C_Master_Receive+0x30>
 8009280:	2302      	movs	r3, #2
 8009282:	e0d4      	b.n	800942e <HAL_I2C_Master_Receive+0x1da>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2201      	movs	r2, #1
 8009288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800928c:	f7fa fcdc 	bl	8003c48 <HAL_GetTick>
 8009290:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	9300      	str	r3, [sp, #0]
 8009296:	2319      	movs	r3, #25
 8009298:	2201      	movs	r2, #1
 800929a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800929e:	68f8      	ldr	r0, [r7, #12]
 80092a0:	f000 f8f2 	bl	8009488 <I2C_WaitOnFlagUntilTimeout>
 80092a4:	4603      	mov	r3, r0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d001      	beq.n	80092ae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	e0bf      	b.n	800942e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2222      	movs	r2, #34	; 0x22
 80092b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2210      	movs	r2, #16
 80092ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2200      	movs	r2, #0
 80092c2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	893a      	ldrh	r2, [r7, #8]
 80092ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2200      	movs	r2, #0
 80092d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092da:	b29b      	uxth	r3, r3
 80092dc:	2bff      	cmp	r3, #255	; 0xff
 80092de:	d90e      	bls.n	80092fe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	22ff      	movs	r2, #255	; 0xff
 80092e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092ea:	b2da      	uxtb	r2, r3
 80092ec:	8979      	ldrh	r1, [r7, #10]
 80092ee:	4b52      	ldr	r3, [pc, #328]	; (8009438 <HAL_I2C_Master_Receive+0x1e4>)
 80092f0:	9300      	str	r3, [sp, #0]
 80092f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f000 fb16 	bl	8009928 <I2C_TransferConfig>
 80092fc:	e06d      	b.n	80093da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009302:	b29a      	uxth	r2, r3
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800930c:	b2da      	uxtb	r2, r3
 800930e:	8979      	ldrh	r1, [r7, #10]
 8009310:	4b49      	ldr	r3, [pc, #292]	; (8009438 <HAL_I2C_Master_Receive+0x1e4>)
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f000 fb05 	bl	8009928 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800931e:	e05c      	b.n	80093da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009320:	697a      	ldr	r2, [r7, #20]
 8009322:	6a39      	ldr	r1, [r7, #32]
 8009324:	68f8      	ldr	r0, [r7, #12]
 8009326:	f000 f993 	bl	8009650 <I2C_WaitOnRXNEFlagUntilTimeout>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d001      	beq.n	8009334 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e07c      	b.n	800942e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800933e:	b2d2      	uxtb	r2, r2
 8009340:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009346:	1c5a      	adds	r2, r3, #1
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009350:	3b01      	subs	r3, #1
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800935c:	b29b      	uxth	r3, r3
 800935e:	3b01      	subs	r3, #1
 8009360:	b29a      	uxth	r2, r3
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800936a:	b29b      	uxth	r3, r3
 800936c:	2b00      	cmp	r3, #0
 800936e:	d034      	beq.n	80093da <HAL_I2C_Master_Receive+0x186>
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009374:	2b00      	cmp	r3, #0
 8009376:	d130      	bne.n	80093da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	6a3b      	ldr	r3, [r7, #32]
 800937e:	2200      	movs	r2, #0
 8009380:	2180      	movs	r1, #128	; 0x80
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f000 f880 	bl	8009488 <I2C_WaitOnFlagUntilTimeout>
 8009388:	4603      	mov	r3, r0
 800938a:	2b00      	cmp	r3, #0
 800938c:	d001      	beq.n	8009392 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800938e:	2301      	movs	r3, #1
 8009390:	e04d      	b.n	800942e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009396:	b29b      	uxth	r3, r3
 8009398:	2bff      	cmp	r3, #255	; 0xff
 800939a:	d90e      	bls.n	80093ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	22ff      	movs	r2, #255	; 0xff
 80093a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093a6:	b2da      	uxtb	r2, r3
 80093a8:	8979      	ldrh	r1, [r7, #10]
 80093aa:	2300      	movs	r3, #0
 80093ac:	9300      	str	r3, [sp, #0]
 80093ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80093b2:	68f8      	ldr	r0, [r7, #12]
 80093b4:	f000 fab8 	bl	8009928 <I2C_TransferConfig>
 80093b8:	e00f      	b.n	80093da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093be:	b29a      	uxth	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093c8:	b2da      	uxtb	r2, r3
 80093ca:	8979      	ldrh	r1, [r7, #10]
 80093cc:	2300      	movs	r3, #0
 80093ce:	9300      	str	r3, [sp, #0]
 80093d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f000 faa7 	bl	8009928 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093de:	b29b      	uxth	r3, r3
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d19d      	bne.n	8009320 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093e4:	697a      	ldr	r2, [r7, #20]
 80093e6:	6a39      	ldr	r1, [r7, #32]
 80093e8:	68f8      	ldr	r0, [r7, #12]
 80093ea:	f000 f8ed 	bl	80095c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d001      	beq.n	80093f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	e01a      	b.n	800942e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2220      	movs	r2, #32
 80093fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	6859      	ldr	r1, [r3, #4]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	4b0c      	ldr	r3, [pc, #48]	; (800943c <HAL_I2C_Master_Receive+0x1e8>)
 800940c:	400b      	ands	r3, r1
 800940e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2220      	movs	r2, #32
 8009414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2200      	movs	r2, #0
 800941c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2200      	movs	r2, #0
 8009424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009428:	2300      	movs	r3, #0
 800942a:	e000      	b.n	800942e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800942c:	2302      	movs	r3, #2
  }
}
 800942e:	4618      	mov	r0, r3
 8009430:	3718      	adds	r7, #24
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	80002400 	.word	0x80002400
 800943c:	fe00e800 	.word	0xfe00e800

08009440 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009440:	b480      	push	{r7}
 8009442:	b083      	sub	sp, #12
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	699b      	ldr	r3, [r3, #24]
 800944e:	f003 0302 	and.w	r3, r3, #2
 8009452:	2b02      	cmp	r3, #2
 8009454:	d103      	bne.n	800945e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	2200      	movs	r2, #0
 800945c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	699b      	ldr	r3, [r3, #24]
 8009464:	f003 0301 	and.w	r3, r3, #1
 8009468:	2b01      	cmp	r3, #1
 800946a:	d007      	beq.n	800947c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699a      	ldr	r2, [r3, #24]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f042 0201 	orr.w	r2, r2, #1
 800947a:	619a      	str	r2, [r3, #24]
  }
}
 800947c:	bf00      	nop
 800947e:	370c      	adds	r7, #12
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	60b9      	str	r1, [r7, #8]
 8009492:	603b      	str	r3, [r7, #0]
 8009494:	4613      	mov	r3, r2
 8009496:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009498:	e03b      	b.n	8009512 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800949a:	69ba      	ldr	r2, [r7, #24]
 800949c:	6839      	ldr	r1, [r7, #0]
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f000 f962 	bl	8009768 <I2C_IsErrorOccurred>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d001      	beq.n	80094ae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	e041      	b.n	8009532 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094b4:	d02d      	beq.n	8009512 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094b6:	f7fa fbc7 	bl	8003c48 <HAL_GetTick>
 80094ba:	4602      	mov	r2, r0
 80094bc:	69bb      	ldr	r3, [r7, #24]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	683a      	ldr	r2, [r7, #0]
 80094c2:	429a      	cmp	r2, r3
 80094c4:	d302      	bcc.n	80094cc <I2C_WaitOnFlagUntilTimeout+0x44>
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d122      	bne.n	8009512 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	699a      	ldr	r2, [r3, #24]
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	4013      	ands	r3, r2
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	429a      	cmp	r2, r3
 80094da:	bf0c      	ite	eq
 80094dc:	2301      	moveq	r3, #1
 80094de:	2300      	movne	r3, #0
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	461a      	mov	r2, r3
 80094e4:	79fb      	ldrb	r3, [r7, #7]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	d113      	bne.n	8009512 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094ee:	f043 0220 	orr.w	r2, r3, #32
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e00f      	b.n	8009532 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	699a      	ldr	r2, [r3, #24]
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	4013      	ands	r3, r2
 800951c:	68ba      	ldr	r2, [r7, #8]
 800951e:	429a      	cmp	r2, r3
 8009520:	bf0c      	ite	eq
 8009522:	2301      	moveq	r3, #1
 8009524:	2300      	movne	r3, #0
 8009526:	b2db      	uxtb	r3, r3
 8009528:	461a      	mov	r2, r3
 800952a:	79fb      	ldrb	r3, [r7, #7]
 800952c:	429a      	cmp	r2, r3
 800952e:	d0b4      	beq.n	800949a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	3710      	adds	r7, #16
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b084      	sub	sp, #16
 800953e:	af00      	add	r7, sp, #0
 8009540:	60f8      	str	r0, [r7, #12]
 8009542:	60b9      	str	r1, [r7, #8]
 8009544:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009546:	e033      	b.n	80095b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009548:	687a      	ldr	r2, [r7, #4]
 800954a:	68b9      	ldr	r1, [r7, #8]
 800954c:	68f8      	ldr	r0, [r7, #12]
 800954e:	f000 f90b 	bl	8009768 <I2C_IsErrorOccurred>
 8009552:	4603      	mov	r3, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	d001      	beq.n	800955c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	e031      	b.n	80095c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009562:	d025      	beq.n	80095b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009564:	f7fa fb70 	bl	8003c48 <HAL_GetTick>
 8009568:	4602      	mov	r2, r0
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	1ad3      	subs	r3, r2, r3
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	429a      	cmp	r2, r3
 8009572:	d302      	bcc.n	800957a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d11a      	bne.n	80095b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	699b      	ldr	r3, [r3, #24]
 8009580:	f003 0302 	and.w	r3, r3, #2
 8009584:	2b02      	cmp	r3, #2
 8009586:	d013      	beq.n	80095b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800958c:	f043 0220 	orr.w	r2, r3, #32
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2220      	movs	r2, #32
 8009598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80095ac:	2301      	movs	r3, #1
 80095ae:	e007      	b.n	80095c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	699b      	ldr	r3, [r3, #24]
 80095b6:	f003 0302 	and.w	r3, r3, #2
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	d1c4      	bne.n	8009548 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3710      	adds	r7, #16
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80095d4:	e02f      	b.n	8009636 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80095d6:	687a      	ldr	r2, [r7, #4]
 80095d8:	68b9      	ldr	r1, [r7, #8]
 80095da:	68f8      	ldr	r0, [r7, #12]
 80095dc:	f000 f8c4 	bl	8009768 <I2C_IsErrorOccurred>
 80095e0:	4603      	mov	r3, r0
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d001      	beq.n	80095ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80095e6:	2301      	movs	r3, #1
 80095e8:	e02d      	b.n	8009646 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095ea:	f7fa fb2d 	bl	8003c48 <HAL_GetTick>
 80095ee:	4602      	mov	r2, r0
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	1ad3      	subs	r3, r2, r3
 80095f4:	68ba      	ldr	r2, [r7, #8]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d302      	bcc.n	8009600 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d11a      	bne.n	8009636 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	699b      	ldr	r3, [r3, #24]
 8009606:	f003 0320 	and.w	r3, r3, #32
 800960a:	2b20      	cmp	r3, #32
 800960c:	d013      	beq.n	8009636 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009612:	f043 0220 	orr.w	r2, r3, #32
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2220      	movs	r2, #32
 800961e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2200      	movs	r2, #0
 800962e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8009632:	2301      	movs	r3, #1
 8009634:	e007      	b.n	8009646 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	699b      	ldr	r3, [r3, #24]
 800963c:	f003 0320 	and.w	r3, r3, #32
 8009640:	2b20      	cmp	r3, #32
 8009642:	d1c8      	bne.n	80095d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
	...

08009650 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b086      	sub	sp, #24
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800965c:	2300      	movs	r3, #0
 800965e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009660:	e071      	b.n	8009746 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009662:	687a      	ldr	r2, [r7, #4]
 8009664:	68b9      	ldr	r1, [r7, #8]
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 f87e 	bl	8009768 <I2C_IsErrorOccurred>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d001      	beq.n	8009676 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	699b      	ldr	r3, [r3, #24]
 800967c:	f003 0320 	and.w	r3, r3, #32
 8009680:	2b20      	cmp	r3, #32
 8009682:	d13b      	bne.n	80096fc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009684:	7dfb      	ldrb	r3, [r7, #23]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d138      	bne.n	80096fc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	f003 0304 	and.w	r3, r3, #4
 8009694:	2b04      	cmp	r3, #4
 8009696:	d105      	bne.n	80096a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800969c:	2b00      	cmp	r3, #0
 800969e:	d001      	beq.n	80096a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80096a0:	2300      	movs	r3, #0
 80096a2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	699b      	ldr	r3, [r3, #24]
 80096aa:	f003 0310 	and.w	r3, r3, #16
 80096ae:	2b10      	cmp	r3, #16
 80096b0:	d121      	bne.n	80096f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	2210      	movs	r2, #16
 80096b8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2204      	movs	r2, #4
 80096be:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2220      	movs	r2, #32
 80096c6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	6859      	ldr	r1, [r3, #4]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	4b24      	ldr	r3, [pc, #144]	; (8009764 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80096d4:	400b      	ands	r3, r1
 80096d6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2220      	movs	r2, #32
 80096dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	75fb      	strb	r3, [r7, #23]
 80096f4:	e002      	b.n	80096fc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2200      	movs	r2, #0
 80096fa:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80096fc:	f7fa faa4 	bl	8003c48 <HAL_GetTick>
 8009700:	4602      	mov	r2, r0
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	1ad3      	subs	r3, r2, r3
 8009706:	68ba      	ldr	r2, [r7, #8]
 8009708:	429a      	cmp	r2, r3
 800970a:	d302      	bcc.n	8009712 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d119      	bne.n	8009746 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8009712:	7dfb      	ldrb	r3, [r7, #23]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d116      	bne.n	8009746 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	699b      	ldr	r3, [r3, #24]
 800971e:	f003 0304 	and.w	r3, r3, #4
 8009722:	2b04      	cmp	r3, #4
 8009724:	d00f      	beq.n	8009746 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800972a:	f043 0220 	orr.w	r2, r3, #32
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	2220      	movs	r2, #32
 8009736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2200      	movs	r2, #0
 800973e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	699b      	ldr	r3, [r3, #24]
 800974c:	f003 0304 	and.w	r3, r3, #4
 8009750:	2b04      	cmp	r3, #4
 8009752:	d002      	beq.n	800975a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009754:	7dfb      	ldrb	r3, [r7, #23]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d083      	beq.n	8009662 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800975a:	7dfb      	ldrb	r3, [r7, #23]
}
 800975c:	4618      	mov	r0, r3
 800975e:	3718      	adds	r7, #24
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}
 8009764:	fe00e800 	.word	0xfe00e800

08009768 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b08a      	sub	sp, #40	; 0x28
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009774:	2300      	movs	r3, #0
 8009776:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009782:	2300      	movs	r3, #0
 8009784:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	f003 0310 	and.w	r3, r3, #16
 8009790:	2b00      	cmp	r3, #0
 8009792:	d068      	beq.n	8009866 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2210      	movs	r2, #16
 800979a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800979c:	e049      	b.n	8009832 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097a4:	d045      	beq.n	8009832 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80097a6:	f7fa fa4f 	bl	8003c48 <HAL_GetTick>
 80097aa:	4602      	mov	r2, r0
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	68ba      	ldr	r2, [r7, #8]
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d302      	bcc.n	80097bc <I2C_IsErrorOccurred+0x54>
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d13a      	bne.n	8009832 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80097c6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80097ce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	699b      	ldr	r3, [r3, #24]
 80097d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80097da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097de:	d121      	bne.n	8009824 <I2C_IsErrorOccurred+0xbc>
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80097e6:	d01d      	beq.n	8009824 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80097e8:	7cfb      	ldrb	r3, [r7, #19]
 80097ea:	2b20      	cmp	r3, #32
 80097ec:	d01a      	beq.n	8009824 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	685a      	ldr	r2, [r3, #4]
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80097fc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80097fe:	f7fa fa23 	bl	8003c48 <HAL_GetTick>
 8009802:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009804:	e00e      	b.n	8009824 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009806:	f7fa fa1f 	bl	8003c48 <HAL_GetTick>
 800980a:	4602      	mov	r2, r0
 800980c:	69fb      	ldr	r3, [r7, #28]
 800980e:	1ad3      	subs	r3, r2, r3
 8009810:	2b19      	cmp	r3, #25
 8009812:	d907      	bls.n	8009824 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	f043 0320 	orr.w	r3, r3, #32
 800981a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800981c:	2301      	movs	r3, #1
 800981e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8009822:	e006      	b.n	8009832 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	699b      	ldr	r3, [r3, #24]
 800982a:	f003 0320 	and.w	r3, r3, #32
 800982e:	2b20      	cmp	r3, #32
 8009830:	d1e9      	bne.n	8009806 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	699b      	ldr	r3, [r3, #24]
 8009838:	f003 0320 	and.w	r3, r3, #32
 800983c:	2b20      	cmp	r3, #32
 800983e:	d003      	beq.n	8009848 <I2C_IsErrorOccurred+0xe0>
 8009840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009844:	2b00      	cmp	r3, #0
 8009846:	d0aa      	beq.n	800979e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009848:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800984c:	2b00      	cmp	r3, #0
 800984e:	d103      	bne.n	8009858 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2220      	movs	r2, #32
 8009856:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009858:	6a3b      	ldr	r3, [r7, #32]
 800985a:	f043 0304 	orr.w	r3, r3, #4
 800985e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009860:	2301      	movs	r3, #1
 8009862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	699b      	ldr	r3, [r3, #24]
 800986c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800986e:	69bb      	ldr	r3, [r7, #24]
 8009870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009874:	2b00      	cmp	r3, #0
 8009876:	d00b      	beq.n	8009890 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009878:	6a3b      	ldr	r3, [r7, #32]
 800987a:	f043 0301 	orr.w	r3, r3, #1
 800987e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009888:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009896:	2b00      	cmp	r3, #0
 8009898:	d00b      	beq.n	80098b2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800989a:	6a3b      	ldr	r3, [r7, #32]
 800989c:	f043 0308 	orr.w	r3, r3, #8
 80098a0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80098aa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80098ac:	2301      	movs	r3, #1
 80098ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d00b      	beq.n	80098d4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80098bc:	6a3b      	ldr	r3, [r7, #32]
 80098be:	f043 0302 	orr.w	r3, r3, #2
 80098c2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80098ce:	2301      	movs	r3, #1
 80098d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80098d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d01c      	beq.n	8009916 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80098dc:	68f8      	ldr	r0, [r7, #12]
 80098de:	f7ff fdaf 	bl	8009440 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	6859      	ldr	r1, [r3, #4]
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	4b0d      	ldr	r3, [pc, #52]	; (8009924 <I2C_IsErrorOccurred+0x1bc>)
 80098ee:	400b      	ands	r3, r1
 80098f0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80098f6:	6a3b      	ldr	r3, [r7, #32]
 80098f8:	431a      	orrs	r2, r3
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2220      	movs	r2, #32
 8009902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8009916:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800991a:	4618      	mov	r0, r3
 800991c:	3728      	adds	r7, #40	; 0x28
 800991e:	46bd      	mov	sp, r7
 8009920:	bd80      	pop	{r7, pc}
 8009922:	bf00      	nop
 8009924:	fe00e800 	.word	0xfe00e800

08009928 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009928:	b480      	push	{r7}
 800992a:	b087      	sub	sp, #28
 800992c:	af00      	add	r7, sp, #0
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	607b      	str	r3, [r7, #4]
 8009932:	460b      	mov	r3, r1
 8009934:	817b      	strh	r3, [r7, #10]
 8009936:	4613      	mov	r3, r2
 8009938:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800993a:	897b      	ldrh	r3, [r7, #10]
 800993c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009940:	7a7b      	ldrb	r3, [r7, #9]
 8009942:	041b      	lsls	r3, r3, #16
 8009944:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009948:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800994e:	6a3b      	ldr	r3, [r7, #32]
 8009950:	4313      	orrs	r3, r2
 8009952:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009956:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	685a      	ldr	r2, [r3, #4]
 800995e:	6a3b      	ldr	r3, [r7, #32]
 8009960:	0d5b      	lsrs	r3, r3, #21
 8009962:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8009966:	4b08      	ldr	r3, [pc, #32]	; (8009988 <I2C_TransferConfig+0x60>)
 8009968:	430b      	orrs	r3, r1
 800996a:	43db      	mvns	r3, r3
 800996c:	ea02 0103 	and.w	r1, r2, r3
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	697a      	ldr	r2, [r7, #20]
 8009976:	430a      	orrs	r2, r1
 8009978:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800997a:	bf00      	nop
 800997c:	371c      	adds	r7, #28
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop
 8009988:	03ff63ff 	.word	0x03ff63ff

0800998c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800998c:	b480      	push	{r7}
 800998e:	b083      	sub	sp, #12
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
 8009994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800999c:	b2db      	uxtb	r3, r3
 800999e:	2b20      	cmp	r3, #32
 80099a0:	d138      	bne.n	8009a14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	d101      	bne.n	80099b0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80099ac:	2302      	movs	r3, #2
 80099ae:	e032      	b.n	8009a16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2224      	movs	r2, #36	; 0x24
 80099bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681a      	ldr	r2, [r3, #0]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f022 0201 	bic.w	r2, r2, #1
 80099ce:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80099de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6819      	ldr	r1, [r3, #0]
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	683a      	ldr	r2, [r7, #0]
 80099ec:	430a      	orrs	r2, r1
 80099ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	681a      	ldr	r2, [r3, #0]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f042 0201 	orr.w	r2, r2, #1
 80099fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2220      	movs	r2, #32
 8009a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009a10:	2300      	movs	r3, #0
 8009a12:	e000      	b.n	8009a16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009a14:	2302      	movs	r3, #2
  }
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	370c      	adds	r7, #12
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b085      	sub	sp, #20
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	2b20      	cmp	r3, #32
 8009a36:	d139      	bne.n	8009aac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	d101      	bne.n	8009a46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009a42:	2302      	movs	r3, #2
 8009a44:	e033      	b.n	8009aae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2201      	movs	r2, #1
 8009a4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	2224      	movs	r2, #36	; 0x24
 8009a52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f022 0201 	bic.w	r2, r2, #1
 8009a64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009a74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	021b      	lsls	r3, r3, #8
 8009a7a:	68fa      	ldr	r2, [r7, #12]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	68fa      	ldr	r2, [r7, #12]
 8009a86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f042 0201 	orr.w	r2, r2, #1
 8009a96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2220      	movs	r2, #32
 8009a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	e000      	b.n	8009aae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009aac:	2302      	movs	r3, #2
  }
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3714      	adds	r7, #20
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr
	...

08009abc <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C5 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C5 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ac4:	4b0d      	ldr	r3, [pc, #52]	; (8009afc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009ac6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009aca:	4a0c      	ldr	r2, [pc, #48]	; (8009afc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009acc:	f043 0302 	orr.w	r3, r3, #2
 8009ad0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8009ad4:	4b09      	ldr	r3, [pc, #36]	; (8009afc <HAL_I2CEx_EnableFastModePlus+0x40>)
 8009ad6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009ada:	f003 0302 	and.w	r3, r3, #2
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8009ae2:	4b07      	ldr	r3, [pc, #28]	; (8009b00 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	4906      	ldr	r1, [pc, #24]	; (8009b00 <HAL_I2CEx_EnableFastModePlus+0x44>)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4313      	orrs	r3, r2
 8009aec:	604b      	str	r3, [r1, #4]
}
 8009aee:	bf00      	nop
 8009af0:	3714      	adds	r7, #20
 8009af2:	46bd      	mov	sp, r7
 8009af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af8:	4770      	bx	lr
 8009afa:	bf00      	nop
 8009afc:	58024400 	.word	0x58024400
 8009b00:	58000400 	.word	0x58000400

08009b04 <HAL_PWR_EnterSTOPMode>:
  *         is waking up. By keeping the internal regulator ON during STOP mode,
  *         the consumption is higher although the startup time is reduced.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry)
{
 8009b04:	b480      	push	{r7}
 8009b06:	b083      	sub	sp, #12
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
 8009b0c:	460b      	mov	r3, r1
 8009b0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8009b10:	4b18      	ldr	r3, [pc, #96]	; (8009b74 <HAL_PWR_EnterSTOPMode+0x70>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f023 0201 	bic.w	r2, r3, #1
 8009b18:	4916      	ldr	r1, [pc, #88]	; (8009b74 <HAL_PWR_EnterSTOPMode+0x70>)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	600b      	str	r3, [r1, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 8009b20:	4b14      	ldr	r3, [pc, #80]	; (8009b74 <HAL_PWR_EnterSTOPMode+0x70>)
 8009b22:	691b      	ldr	r3, [r3, #16]
 8009b24:	4a13      	ldr	r2, [pc, #76]	; (8009b74 <HAL_PWR_EnterSTOPMode+0x70>)
 8009b26:	f023 0305 	bic.w	r3, r3, #5
 8009b2a:	6113      	str	r3, [r2, #16]

#if defined (PWR_CPUCR_PDDS_D2)
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
 8009b2c:	4b11      	ldr	r3, [pc, #68]	; (8009b74 <HAL_PWR_EnterSTOPMode+0x70>)
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	4a10      	ldr	r2, [pc, #64]	; (8009b74 <HAL_PWR_EnterSTOPMode+0x70>)
 8009b32:	f023 0302 	bic.w	r3, r3, #2
 8009b36:	6113      	str	r3, [r2, #16]
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8009b38:	4b0f      	ldr	r3, [pc, #60]	; (8009b78 <HAL_PWR_EnterSTOPMode+0x74>)
 8009b3a:	691b      	ldr	r3, [r3, #16]
 8009b3c:	4a0e      	ldr	r2, [pc, #56]	; (8009b78 <HAL_PWR_EnterSTOPMode+0x74>)
 8009b3e:	f043 0304 	orr.w	r3, r3, #4
 8009b42:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8009b44:	f3bf 8f4f 	dsb	sy
}
 8009b48:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009b4a:	f3bf 8f6f 	isb	sy
}
 8009b4e:	bf00      	nop
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8009b50:	78fb      	ldrb	r3, [r7, #3]
 8009b52:	2b01      	cmp	r3, #1
 8009b54:	d101      	bne.n	8009b5a <HAL_PWR_EnterSTOPMode+0x56>
  {
    /* Request Wait For Interrupt */
    __WFI ();
 8009b56:	bf30      	wfi
 8009b58:	e000      	b.n	8009b5c <HAL_PWR_EnterSTOPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 8009b5a:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8009b5c:	4b06      	ldr	r3, [pc, #24]	; (8009b78 <HAL_PWR_EnterSTOPMode+0x74>)
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	4a05      	ldr	r2, [pc, #20]	; (8009b78 <HAL_PWR_EnterSTOPMode+0x74>)
 8009b62:	f023 0304 	bic.w	r3, r3, #4
 8009b66:	6113      	str	r3, [r2, #16]
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr
 8009b74:	58024800 	.word	0x58024800
 8009b78:	e000ed00 	.word	0xe000ed00

08009b7c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b084      	sub	sp, #16
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009b84:	4b19      	ldr	r3, [pc, #100]	; (8009bec <HAL_PWREx_ConfigSupply+0x70>)
 8009b86:	68db      	ldr	r3, [r3, #12]
 8009b88:	f003 0304 	and.w	r3, r3, #4
 8009b8c:	2b04      	cmp	r3, #4
 8009b8e:	d00a      	beq.n	8009ba6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009b90:	4b16      	ldr	r3, [pc, #88]	; (8009bec <HAL_PWREx_ConfigSupply+0x70>)
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	f003 0307 	and.w	r3, r3, #7
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	429a      	cmp	r2, r3
 8009b9c:	d001      	beq.n	8009ba2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	e01f      	b.n	8009be2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	e01d      	b.n	8009be2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009ba6:	4b11      	ldr	r3, [pc, #68]	; (8009bec <HAL_PWREx_ConfigSupply+0x70>)
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	f023 0207 	bic.w	r2, r3, #7
 8009bae:	490f      	ldr	r1, [pc, #60]	; (8009bec <HAL_PWREx_ConfigSupply+0x70>)
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009bb6:	f7fa f847 	bl	8003c48 <HAL_GetTick>
 8009bba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009bbc:	e009      	b.n	8009bd2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009bbe:	f7fa f843 	bl	8003c48 <HAL_GetTick>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	1ad3      	subs	r3, r2, r3
 8009bc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009bcc:	d901      	bls.n	8009bd2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009bce:	2301      	movs	r3, #1
 8009bd0:	e007      	b.n	8009be2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009bd2:	4b06      	ldr	r3, [pc, #24]	; (8009bec <HAL_PWREx_ConfigSupply+0x70>)
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009bda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009bde:	d1ee      	bne.n	8009bbe <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009be0:	2300      	movs	r3, #0
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3710      	adds	r7, #16
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	58024800 	.word	0x58024800

08009bf0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b08c      	sub	sp, #48	; 0x30
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d102      	bne.n	8009c04 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009bfe:	2301      	movs	r3, #1
 8009c00:	f000 bc48 	b.w	800a494 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f003 0301 	and.w	r3, r3, #1
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	f000 8088 	beq.w	8009d22 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c12:	4b99      	ldr	r3, [pc, #612]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c14:	691b      	ldr	r3, [r3, #16]
 8009c16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009c1c:	4b96      	ldr	r3, [pc, #600]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c20:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c24:	2b10      	cmp	r3, #16
 8009c26:	d007      	beq.n	8009c38 <HAL_RCC_OscConfig+0x48>
 8009c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c2a:	2b18      	cmp	r3, #24
 8009c2c:	d111      	bne.n	8009c52 <HAL_RCC_OscConfig+0x62>
 8009c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c30:	f003 0303 	and.w	r3, r3, #3
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d10c      	bne.n	8009c52 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c38:	4b8f      	ldr	r3, [pc, #572]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d06d      	beq.n	8009d20 <HAL_RCC_OscConfig+0x130>
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d169      	bne.n	8009d20 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	f000 bc21 	b.w	800a494 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c5a:	d106      	bne.n	8009c6a <HAL_RCC_OscConfig+0x7a>
 8009c5c:	4b86      	ldr	r3, [pc, #536]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	4a85      	ldr	r2, [pc, #532]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009c66:	6013      	str	r3, [r2, #0]
 8009c68:	e02e      	b.n	8009cc8 <HAL_RCC_OscConfig+0xd8>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d10c      	bne.n	8009c8c <HAL_RCC_OscConfig+0x9c>
 8009c72:	4b81      	ldr	r3, [pc, #516]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a80      	ldr	r2, [pc, #512]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009c7c:	6013      	str	r3, [r2, #0]
 8009c7e:	4b7e      	ldr	r3, [pc, #504]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	4a7d      	ldr	r2, [pc, #500]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009c88:	6013      	str	r3, [r2, #0]
 8009c8a:	e01d      	b.n	8009cc8 <HAL_RCC_OscConfig+0xd8>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009c94:	d10c      	bne.n	8009cb0 <HAL_RCC_OscConfig+0xc0>
 8009c96:	4b78      	ldr	r3, [pc, #480]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a77      	ldr	r2, [pc, #476]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009c9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009ca0:	6013      	str	r3, [r2, #0]
 8009ca2:	4b75      	ldr	r3, [pc, #468]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4a74      	ldr	r2, [pc, #464]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cac:	6013      	str	r3, [r2, #0]
 8009cae:	e00b      	b.n	8009cc8 <HAL_RCC_OscConfig+0xd8>
 8009cb0:	4b71      	ldr	r3, [pc, #452]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	4a70      	ldr	r2, [pc, #448]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009cb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009cba:	6013      	str	r3, [r2, #0]
 8009cbc:	4b6e      	ldr	r3, [pc, #440]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a6d      	ldr	r2, [pc, #436]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009cc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009cc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	685b      	ldr	r3, [r3, #4]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d013      	beq.n	8009cf8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cd0:	f7f9 ffba 	bl	8003c48 <HAL_GetTick>
 8009cd4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009cd6:	e008      	b.n	8009cea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009cd8:	f7f9 ffb6 	bl	8003c48 <HAL_GetTick>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	2b64      	cmp	r3, #100	; 0x64
 8009ce4:	d901      	bls.n	8009cea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ce6:	2303      	movs	r3, #3
 8009ce8:	e3d4      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009cea:	4b63      	ldr	r3, [pc, #396]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d0f0      	beq.n	8009cd8 <HAL_RCC_OscConfig+0xe8>
 8009cf6:	e014      	b.n	8009d22 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cf8:	f7f9 ffa6 	bl	8003c48 <HAL_GetTick>
 8009cfc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009cfe:	e008      	b.n	8009d12 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d00:	f7f9 ffa2 	bl	8003c48 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	2b64      	cmp	r3, #100	; 0x64
 8009d0c:	d901      	bls.n	8009d12 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e3c0      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009d12:	4b59      	ldr	r3, [pc, #356]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d1f0      	bne.n	8009d00 <HAL_RCC_OscConfig+0x110>
 8009d1e:	e000      	b.n	8009d22 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f003 0302 	and.w	r3, r3, #2
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	f000 80ca 	beq.w	8009ec4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d30:	4b51      	ldr	r3, [pc, #324]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d32:	691b      	ldr	r3, [r3, #16]
 8009d34:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009d38:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009d3a:	4b4f      	ldr	r3, [pc, #316]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d3e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009d40:	6a3b      	ldr	r3, [r7, #32]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d007      	beq.n	8009d56 <HAL_RCC_OscConfig+0x166>
 8009d46:	6a3b      	ldr	r3, [r7, #32]
 8009d48:	2b18      	cmp	r3, #24
 8009d4a:	d156      	bne.n	8009dfa <HAL_RCC_OscConfig+0x20a>
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	f003 0303 	and.w	r3, r3, #3
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d151      	bne.n	8009dfa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009d56:	4b48      	ldr	r3, [pc, #288]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f003 0304 	and.w	r3, r3, #4
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d005      	beq.n	8009d6e <HAL_RCC_OscConfig+0x17e>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	68db      	ldr	r3, [r3, #12]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d101      	bne.n	8009d6e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e392      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009d6e:	4b42      	ldr	r3, [pc, #264]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f023 0219 	bic.w	r2, r3, #25
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	493f      	ldr	r1, [pc, #252]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d80:	f7f9 ff62 	bl	8003c48 <HAL_GetTick>
 8009d84:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009d86:	e008      	b.n	8009d9a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009d88:	f7f9 ff5e 	bl	8003c48 <HAL_GetTick>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d90:	1ad3      	subs	r3, r2, r3
 8009d92:	2b02      	cmp	r3, #2
 8009d94:	d901      	bls.n	8009d9a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009d96:	2303      	movs	r3, #3
 8009d98:	e37c      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009d9a:	4b37      	ldr	r3, [pc, #220]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f003 0304 	and.w	r3, r3, #4
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d0f0      	beq.n	8009d88 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009da6:	f7f9 ff5b 	bl	8003c60 <HAL_GetREVID>
 8009daa:	4603      	mov	r3, r0
 8009dac:	f241 0203 	movw	r2, #4099	; 0x1003
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d817      	bhi.n	8009de4 <HAL_RCC_OscConfig+0x1f4>
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	2b40      	cmp	r3, #64	; 0x40
 8009dba:	d108      	bne.n	8009dce <HAL_RCC_OscConfig+0x1de>
 8009dbc:	4b2e      	ldr	r3, [pc, #184]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009dc4:	4a2c      	ldr	r2, [pc, #176]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009dc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009dca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009dcc:	e07a      	b.n	8009ec4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dce:	4b2a      	ldr	r3, [pc, #168]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	691b      	ldr	r3, [r3, #16]
 8009dda:	031b      	lsls	r3, r3, #12
 8009ddc:	4926      	ldr	r1, [pc, #152]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009dde:	4313      	orrs	r3, r2
 8009de0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009de2:	e06f      	b.n	8009ec4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009de4:	4b24      	ldr	r3, [pc, #144]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009de6:	685b      	ldr	r3, [r3, #4]
 8009de8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	061b      	lsls	r3, r3, #24
 8009df2:	4921      	ldr	r1, [pc, #132]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009df4:	4313      	orrs	r3, r2
 8009df6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009df8:	e064      	b.n	8009ec4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	68db      	ldr	r3, [r3, #12]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d047      	beq.n	8009e92 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009e02:	4b1d      	ldr	r3, [pc, #116]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f023 0219 	bic.w	r2, r3, #25
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	491a      	ldr	r1, [pc, #104]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e10:	4313      	orrs	r3, r2
 8009e12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e14:	f7f9 ff18 	bl	8003c48 <HAL_GetTick>
 8009e18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e1a:	e008      	b.n	8009e2e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e1c:	f7f9 ff14 	bl	8003c48 <HAL_GetTick>
 8009e20:	4602      	mov	r2, r0
 8009e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e24:	1ad3      	subs	r3, r2, r3
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	d901      	bls.n	8009e2e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009e2a:	2303      	movs	r3, #3
 8009e2c:	e332      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e2e:	4b12      	ldr	r3, [pc, #72]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f003 0304 	and.w	r3, r3, #4
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d0f0      	beq.n	8009e1c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e3a:	f7f9 ff11 	bl	8003c60 <HAL_GetREVID>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	f241 0203 	movw	r2, #4099	; 0x1003
 8009e44:	4293      	cmp	r3, r2
 8009e46:	d819      	bhi.n	8009e7c <HAL_RCC_OscConfig+0x28c>
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	691b      	ldr	r3, [r3, #16]
 8009e4c:	2b40      	cmp	r3, #64	; 0x40
 8009e4e:	d108      	bne.n	8009e62 <HAL_RCC_OscConfig+0x272>
 8009e50:	4b09      	ldr	r3, [pc, #36]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e52:	685b      	ldr	r3, [r3, #4]
 8009e54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009e58:	4a07      	ldr	r2, [pc, #28]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009e5e:	6053      	str	r3, [r2, #4]
 8009e60:	e030      	b.n	8009ec4 <HAL_RCC_OscConfig+0x2d4>
 8009e62:	4b05      	ldr	r3, [pc, #20]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e64:	685b      	ldr	r3, [r3, #4]
 8009e66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	031b      	lsls	r3, r3, #12
 8009e70:	4901      	ldr	r1, [pc, #4]	; (8009e78 <HAL_RCC_OscConfig+0x288>)
 8009e72:	4313      	orrs	r3, r2
 8009e74:	604b      	str	r3, [r1, #4]
 8009e76:	e025      	b.n	8009ec4 <HAL_RCC_OscConfig+0x2d4>
 8009e78:	58024400 	.word	0x58024400
 8009e7c:	4b9a      	ldr	r3, [pc, #616]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	061b      	lsls	r3, r3, #24
 8009e8a:	4997      	ldr	r1, [pc, #604]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	604b      	str	r3, [r1, #4]
 8009e90:	e018      	b.n	8009ec4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e92:	4b95      	ldr	r3, [pc, #596]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4a94      	ldr	r2, [pc, #592]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009e98:	f023 0301 	bic.w	r3, r3, #1
 8009e9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e9e:	f7f9 fed3 	bl	8003c48 <HAL_GetTick>
 8009ea2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009ea4:	e008      	b.n	8009eb8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ea6:	f7f9 fecf 	bl	8003c48 <HAL_GetTick>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eae:	1ad3      	subs	r3, r2, r3
 8009eb0:	2b02      	cmp	r3, #2
 8009eb2:	d901      	bls.n	8009eb8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8009eb4:	2303      	movs	r3, #3
 8009eb6:	e2ed      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009eb8:	4b8b      	ldr	r3, [pc, #556]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f003 0304 	and.w	r3, r3, #4
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1f0      	bne.n	8009ea6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f003 0310 	and.w	r3, r3, #16
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	f000 80a9 	beq.w	800a024 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ed2:	4b85      	ldr	r3, [pc, #532]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009ed4:	691b      	ldr	r3, [r3, #16]
 8009ed6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009eda:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009edc:	4b82      	ldr	r3, [pc, #520]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ee0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009ee2:	69bb      	ldr	r3, [r7, #24]
 8009ee4:	2b08      	cmp	r3, #8
 8009ee6:	d007      	beq.n	8009ef8 <HAL_RCC_OscConfig+0x308>
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	2b18      	cmp	r3, #24
 8009eec:	d13a      	bne.n	8009f64 <HAL_RCC_OscConfig+0x374>
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	f003 0303 	and.w	r3, r3, #3
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d135      	bne.n	8009f64 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009ef8:	4b7b      	ldr	r3, [pc, #492]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d005      	beq.n	8009f10 <HAL_RCC_OscConfig+0x320>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	69db      	ldr	r3, [r3, #28]
 8009f08:	2b80      	cmp	r3, #128	; 0x80
 8009f0a:	d001      	beq.n	8009f10 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	e2c1      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f10:	f7f9 fea6 	bl	8003c60 <HAL_GetREVID>
 8009f14:	4603      	mov	r3, r0
 8009f16:	f241 0203 	movw	r2, #4099	; 0x1003
 8009f1a:	4293      	cmp	r3, r2
 8009f1c:	d817      	bhi.n	8009f4e <HAL_RCC_OscConfig+0x35e>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6a1b      	ldr	r3, [r3, #32]
 8009f22:	2b20      	cmp	r3, #32
 8009f24:	d108      	bne.n	8009f38 <HAL_RCC_OscConfig+0x348>
 8009f26:	4b70      	ldr	r3, [pc, #448]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009f2e:	4a6e      	ldr	r2, [pc, #440]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009f34:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009f36:	e075      	b.n	800a024 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f38:	4b6b      	ldr	r3, [pc, #428]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6a1b      	ldr	r3, [r3, #32]
 8009f44:	069b      	lsls	r3, r3, #26
 8009f46:	4968      	ldr	r1, [pc, #416]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009f4c:	e06a      	b.n	800a024 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f4e:	4b66      	ldr	r3, [pc, #408]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f50:	68db      	ldr	r3, [r3, #12]
 8009f52:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6a1b      	ldr	r3, [r3, #32]
 8009f5a:	061b      	lsls	r3, r3, #24
 8009f5c:	4962      	ldr	r1, [pc, #392]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009f62:	e05f      	b.n	800a024 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	69db      	ldr	r3, [r3, #28]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d042      	beq.n	8009ff2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009f6c:	4b5e      	ldr	r3, [pc, #376]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a5d      	ldr	r2, [pc, #372]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f78:	f7f9 fe66 	bl	8003c48 <HAL_GetTick>
 8009f7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009f7e:	e008      	b.n	8009f92 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009f80:	f7f9 fe62 	bl	8003c48 <HAL_GetTick>
 8009f84:	4602      	mov	r2, r0
 8009f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f88:	1ad3      	subs	r3, r2, r3
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	d901      	bls.n	8009f92 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009f8e:	2303      	movs	r3, #3
 8009f90:	e280      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009f92:	4b55      	ldr	r3, [pc, #340]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d0f0      	beq.n	8009f80 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f9e:	f7f9 fe5f 	bl	8003c60 <HAL_GetREVID>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	f241 0203 	movw	r2, #4099	; 0x1003
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d817      	bhi.n	8009fdc <HAL_RCC_OscConfig+0x3ec>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6a1b      	ldr	r3, [r3, #32]
 8009fb0:	2b20      	cmp	r3, #32
 8009fb2:	d108      	bne.n	8009fc6 <HAL_RCC_OscConfig+0x3d6>
 8009fb4:	4b4c      	ldr	r3, [pc, #304]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009fbc:	4a4a      	ldr	r2, [pc, #296]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009fbe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009fc2:	6053      	str	r3, [r2, #4]
 8009fc4:	e02e      	b.n	800a024 <HAL_RCC_OscConfig+0x434>
 8009fc6:	4b48      	ldr	r3, [pc, #288]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	069b      	lsls	r3, r3, #26
 8009fd4:	4944      	ldr	r1, [pc, #272]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	604b      	str	r3, [r1, #4]
 8009fda:	e023      	b.n	800a024 <HAL_RCC_OscConfig+0x434>
 8009fdc:	4b42      	ldr	r3, [pc, #264]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009fde:	68db      	ldr	r3, [r3, #12]
 8009fe0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a1b      	ldr	r3, [r3, #32]
 8009fe8:	061b      	lsls	r3, r3, #24
 8009fea:	493f      	ldr	r1, [pc, #252]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009fec:	4313      	orrs	r3, r2
 8009fee:	60cb      	str	r3, [r1, #12]
 8009ff0:	e018      	b.n	800a024 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009ff2:	4b3d      	ldr	r3, [pc, #244]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a3c      	ldr	r2, [pc, #240]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 8009ff8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ffe:	f7f9 fe23 	bl	8003c48 <HAL_GetTick>
 800a002:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a004:	e008      	b.n	800a018 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a006:	f7f9 fe1f 	bl	8003c48 <HAL_GetTick>
 800a00a:	4602      	mov	r2, r0
 800a00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00e:	1ad3      	subs	r3, r2, r3
 800a010:	2b02      	cmp	r3, #2
 800a012:	d901      	bls.n	800a018 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a014:	2303      	movs	r3, #3
 800a016:	e23d      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a018:	4b33      	ldr	r3, [pc, #204]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1f0      	bne.n	800a006 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f003 0308 	and.w	r3, r3, #8
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d036      	beq.n	800a09e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	695b      	ldr	r3, [r3, #20]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d019      	beq.n	800a06c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a038:	4b2b      	ldr	r3, [pc, #172]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a03a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a03c:	4a2a      	ldr	r2, [pc, #168]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a03e:	f043 0301 	orr.w	r3, r3, #1
 800a042:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a044:	f7f9 fe00 	bl	8003c48 <HAL_GetTick>
 800a048:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a04a:	e008      	b.n	800a05e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a04c:	f7f9 fdfc 	bl	8003c48 <HAL_GetTick>
 800a050:	4602      	mov	r2, r0
 800a052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	2b02      	cmp	r3, #2
 800a058:	d901      	bls.n	800a05e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a05a:	2303      	movs	r3, #3
 800a05c:	e21a      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a05e:	4b22      	ldr	r3, [pc, #136]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a060:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a062:	f003 0302 	and.w	r3, r3, #2
 800a066:	2b00      	cmp	r3, #0
 800a068:	d0f0      	beq.n	800a04c <HAL_RCC_OscConfig+0x45c>
 800a06a:	e018      	b.n	800a09e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a06c:	4b1e      	ldr	r3, [pc, #120]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a06e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a070:	4a1d      	ldr	r2, [pc, #116]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a072:	f023 0301 	bic.w	r3, r3, #1
 800a076:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a078:	f7f9 fde6 	bl	8003c48 <HAL_GetTick>
 800a07c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a07e:	e008      	b.n	800a092 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a080:	f7f9 fde2 	bl	8003c48 <HAL_GetTick>
 800a084:	4602      	mov	r2, r0
 800a086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a088:	1ad3      	subs	r3, r2, r3
 800a08a:	2b02      	cmp	r3, #2
 800a08c:	d901      	bls.n	800a092 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a08e:	2303      	movs	r3, #3
 800a090:	e200      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a092:	4b15      	ldr	r3, [pc, #84]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a094:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a096:	f003 0302 	and.w	r3, r3, #2
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d1f0      	bne.n	800a080 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f003 0320 	and.w	r3, r3, #32
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d039      	beq.n	800a11e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d01c      	beq.n	800a0ec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a0b2:	4b0d      	ldr	r3, [pc, #52]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	4a0c      	ldr	r2, [pc, #48]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a0b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a0bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a0be:	f7f9 fdc3 	bl	8003c48 <HAL_GetTick>
 800a0c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a0c4:	e008      	b.n	800a0d8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a0c6:	f7f9 fdbf 	bl	8003c48 <HAL_GetTick>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ce:	1ad3      	subs	r3, r2, r3
 800a0d0:	2b02      	cmp	r3, #2
 800a0d2:	d901      	bls.n	800a0d8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a0d4:	2303      	movs	r3, #3
 800a0d6:	e1dd      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a0d8:	4b03      	ldr	r3, [pc, #12]	; (800a0e8 <HAL_RCC_OscConfig+0x4f8>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d0f0      	beq.n	800a0c6 <HAL_RCC_OscConfig+0x4d6>
 800a0e4:	e01b      	b.n	800a11e <HAL_RCC_OscConfig+0x52e>
 800a0e6:	bf00      	nop
 800a0e8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a0ec:	4b9b      	ldr	r3, [pc, #620]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a9a      	ldr	r2, [pc, #616]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a0f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a0f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a0f8:	f7f9 fda6 	bl	8003c48 <HAL_GetTick>
 800a0fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a0fe:	e008      	b.n	800a112 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a100:	f7f9 fda2 	bl	8003c48 <HAL_GetTick>
 800a104:	4602      	mov	r2, r0
 800a106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a108:	1ad3      	subs	r3, r2, r3
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d901      	bls.n	800a112 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a10e:	2303      	movs	r3, #3
 800a110:	e1c0      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a112:	4b92      	ldr	r3, [pc, #584]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d1f0      	bne.n	800a100 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f003 0304 	and.w	r3, r3, #4
 800a126:	2b00      	cmp	r3, #0
 800a128:	f000 8081 	beq.w	800a22e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a12c:	4b8c      	ldr	r3, [pc, #560]	; (800a360 <HAL_RCC_OscConfig+0x770>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a8b      	ldr	r2, [pc, #556]	; (800a360 <HAL_RCC_OscConfig+0x770>)
 800a132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a136:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a138:	f7f9 fd86 	bl	8003c48 <HAL_GetTick>
 800a13c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a13e:	e008      	b.n	800a152 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a140:	f7f9 fd82 	bl	8003c48 <HAL_GetTick>
 800a144:	4602      	mov	r2, r0
 800a146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	2b64      	cmp	r3, #100	; 0x64
 800a14c:	d901      	bls.n	800a152 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a14e:	2303      	movs	r3, #3
 800a150:	e1a0      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a152:	4b83      	ldr	r3, [pc, #524]	; (800a360 <HAL_RCC_OscConfig+0x770>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d0f0      	beq.n	800a140 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	2b01      	cmp	r3, #1
 800a164:	d106      	bne.n	800a174 <HAL_RCC_OscConfig+0x584>
 800a166:	4b7d      	ldr	r3, [pc, #500]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a16a:	4a7c      	ldr	r2, [pc, #496]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a16c:	f043 0301 	orr.w	r3, r3, #1
 800a170:	6713      	str	r3, [r2, #112]	; 0x70
 800a172:	e02d      	b.n	800a1d0 <HAL_RCC_OscConfig+0x5e0>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d10c      	bne.n	800a196 <HAL_RCC_OscConfig+0x5a6>
 800a17c:	4b77      	ldr	r3, [pc, #476]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a17e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a180:	4a76      	ldr	r2, [pc, #472]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a182:	f023 0301 	bic.w	r3, r3, #1
 800a186:	6713      	str	r3, [r2, #112]	; 0x70
 800a188:	4b74      	ldr	r3, [pc, #464]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a18a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a18c:	4a73      	ldr	r2, [pc, #460]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a18e:	f023 0304 	bic.w	r3, r3, #4
 800a192:	6713      	str	r3, [r2, #112]	; 0x70
 800a194:	e01c      	b.n	800a1d0 <HAL_RCC_OscConfig+0x5e0>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	689b      	ldr	r3, [r3, #8]
 800a19a:	2b05      	cmp	r3, #5
 800a19c:	d10c      	bne.n	800a1b8 <HAL_RCC_OscConfig+0x5c8>
 800a19e:	4b6f      	ldr	r3, [pc, #444]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1a2:	4a6e      	ldr	r2, [pc, #440]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1a4:	f043 0304 	orr.w	r3, r3, #4
 800a1a8:	6713      	str	r3, [r2, #112]	; 0x70
 800a1aa:	4b6c      	ldr	r3, [pc, #432]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1ae:	4a6b      	ldr	r2, [pc, #428]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1b0:	f043 0301 	orr.w	r3, r3, #1
 800a1b4:	6713      	str	r3, [r2, #112]	; 0x70
 800a1b6:	e00b      	b.n	800a1d0 <HAL_RCC_OscConfig+0x5e0>
 800a1b8:	4b68      	ldr	r3, [pc, #416]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1bc:	4a67      	ldr	r2, [pc, #412]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1be:	f023 0301 	bic.w	r3, r3, #1
 800a1c2:	6713      	str	r3, [r2, #112]	; 0x70
 800a1c4:	4b65      	ldr	r3, [pc, #404]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1c8:	4a64      	ldr	r2, [pc, #400]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1ca:	f023 0304 	bic.w	r3, r3, #4
 800a1ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d015      	beq.n	800a204 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1d8:	f7f9 fd36 	bl	8003c48 <HAL_GetTick>
 800a1dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a1de:	e00a      	b.n	800a1f6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a1e0:	f7f9 fd32 	bl	8003c48 <HAL_GetTick>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d901      	bls.n	800a1f6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	e14e      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a1f6:	4b59      	ldr	r3, [pc, #356]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a1f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1fa:	f003 0302 	and.w	r3, r3, #2
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d0ee      	beq.n	800a1e0 <HAL_RCC_OscConfig+0x5f0>
 800a202:	e014      	b.n	800a22e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a204:	f7f9 fd20 	bl	8003c48 <HAL_GetTick>
 800a208:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a20a:	e00a      	b.n	800a222 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a20c:	f7f9 fd1c 	bl	8003c48 <HAL_GetTick>
 800a210:	4602      	mov	r2, r0
 800a212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a214:	1ad3      	subs	r3, r2, r3
 800a216:	f241 3288 	movw	r2, #5000	; 0x1388
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d901      	bls.n	800a222 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a21e:	2303      	movs	r3, #3
 800a220:	e138      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a222:	4b4e      	ldr	r3, [pc, #312]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a226:	f003 0302 	and.w	r3, r3, #2
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d1ee      	bne.n	800a20c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a232:	2b00      	cmp	r3, #0
 800a234:	f000 812d 	beq.w	800a492 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a238:	4b48      	ldr	r3, [pc, #288]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a23a:	691b      	ldr	r3, [r3, #16]
 800a23c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a240:	2b18      	cmp	r3, #24
 800a242:	f000 80bd 	beq.w	800a3c0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a24a:	2b02      	cmp	r3, #2
 800a24c:	f040 809e 	bne.w	800a38c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a250:	4b42      	ldr	r3, [pc, #264]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a41      	ldr	r2, [pc, #260]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a256:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a25a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a25c:	f7f9 fcf4 	bl	8003c48 <HAL_GetTick>
 800a260:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a262:	e008      	b.n	800a276 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a264:	f7f9 fcf0 	bl	8003c48 <HAL_GetTick>
 800a268:	4602      	mov	r2, r0
 800a26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a26c:	1ad3      	subs	r3, r2, r3
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d901      	bls.n	800a276 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a272:	2303      	movs	r3, #3
 800a274:	e10e      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a276:	4b39      	ldr	r3, [pc, #228]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d1f0      	bne.n	800a264 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a282:	4b36      	ldr	r3, [pc, #216]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a286:	4b37      	ldr	r3, [pc, #220]	; (800a364 <HAL_RCC_OscConfig+0x774>)
 800a288:	4013      	ands	r3, r2
 800a28a:	687a      	ldr	r2, [r7, #4]
 800a28c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a292:	0112      	lsls	r2, r2, #4
 800a294:	430a      	orrs	r2, r1
 800a296:	4931      	ldr	r1, [pc, #196]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a298:	4313      	orrs	r3, r2
 800a29a:	628b      	str	r3, [r1, #40]	; 0x28
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2a0:	3b01      	subs	r3, #1
 800a2a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	025b      	lsls	r3, r3, #9
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	431a      	orrs	r2, r3
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	041b      	lsls	r3, r3, #16
 800a2ba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a2be:	431a      	orrs	r2, r3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	061b      	lsls	r3, r3, #24
 800a2c8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800a2cc:	4923      	ldr	r1, [pc, #140]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a2d2:	4b22      	ldr	r3, [pc, #136]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a2d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d6:	4a21      	ldr	r2, [pc, #132]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a2d8:	f023 0301 	bic.w	r3, r3, #1
 800a2dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a2de:	4b1f      	ldr	r3, [pc, #124]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a2e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a2e2:	4b21      	ldr	r3, [pc, #132]	; (800a368 <HAL_RCC_OscConfig+0x778>)
 800a2e4:	4013      	ands	r3, r2
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a2ea:	00d2      	lsls	r2, r2, #3
 800a2ec:	491b      	ldr	r1, [pc, #108]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a2f2:	4b1a      	ldr	r3, [pc, #104]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a2f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2f6:	f023 020c 	bic.w	r2, r3, #12
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2fe:	4917      	ldr	r1, [pc, #92]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a300:	4313      	orrs	r3, r2
 800a302:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a304:	4b15      	ldr	r3, [pc, #84]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a308:	f023 0202 	bic.w	r2, r3, #2
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a310:	4912      	ldr	r1, [pc, #72]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a312:	4313      	orrs	r3, r2
 800a314:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a316:	4b11      	ldr	r3, [pc, #68]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a31a:	4a10      	ldr	r2, [pc, #64]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a31c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a320:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a322:	4b0e      	ldr	r3, [pc, #56]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a326:	4a0d      	ldr	r2, [pc, #52]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a328:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a32c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a32e:	4b0b      	ldr	r3, [pc, #44]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a332:	4a0a      	ldr	r2, [pc, #40]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a334:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a338:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a33a:	4b08      	ldr	r3, [pc, #32]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a33c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a33e:	4a07      	ldr	r2, [pc, #28]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a340:	f043 0301 	orr.w	r3, r3, #1
 800a344:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a346:	4b05      	ldr	r3, [pc, #20]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a04      	ldr	r2, [pc, #16]	; (800a35c <HAL_RCC_OscConfig+0x76c>)
 800a34c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a352:	f7f9 fc79 	bl	8003c48 <HAL_GetTick>
 800a356:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a358:	e011      	b.n	800a37e <HAL_RCC_OscConfig+0x78e>
 800a35a:	bf00      	nop
 800a35c:	58024400 	.word	0x58024400
 800a360:	58024800 	.word	0x58024800
 800a364:	fffffc0c 	.word	0xfffffc0c
 800a368:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a36c:	f7f9 fc6c 	bl	8003c48 <HAL_GetTick>
 800a370:	4602      	mov	r2, r0
 800a372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a374:	1ad3      	subs	r3, r2, r3
 800a376:	2b02      	cmp	r3, #2
 800a378:	d901      	bls.n	800a37e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a37a:	2303      	movs	r3, #3
 800a37c:	e08a      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a37e:	4b47      	ldr	r3, [pc, #284]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a386:	2b00      	cmp	r3, #0
 800a388:	d0f0      	beq.n	800a36c <HAL_RCC_OscConfig+0x77c>
 800a38a:	e082      	b.n	800a492 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a38c:	4b43      	ldr	r3, [pc, #268]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a42      	ldr	r2, [pc, #264]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a392:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a398:	f7f9 fc56 	bl	8003c48 <HAL_GetTick>
 800a39c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a39e:	e008      	b.n	800a3b2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3a0:	f7f9 fc52 	bl	8003c48 <HAL_GetTick>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a8:	1ad3      	subs	r3, r2, r3
 800a3aa:	2b02      	cmp	r3, #2
 800a3ac:	d901      	bls.n	800a3b2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a3ae:	2303      	movs	r3, #3
 800a3b0:	e070      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a3b2:	4b3a      	ldr	r3, [pc, #232]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1f0      	bne.n	800a3a0 <HAL_RCC_OscConfig+0x7b0>
 800a3be:	e068      	b.n	800a492 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a3c0:	4b36      	ldr	r3, [pc, #216]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a3c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3c4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a3c6:	4b35      	ldr	r3, [pc, #212]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a3c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3ca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d031      	beq.n	800a438 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	f003 0203 	and.w	r2, r3, #3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d12a      	bne.n	800a438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	091b      	lsrs	r3, r3, #4
 800a3e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a3ee:	429a      	cmp	r2, r3
 800a3f0:	d122      	bne.n	800a438 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d11a      	bne.n	800a438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	0a5b      	lsrs	r3, r3, #9
 800a406:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a40e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a410:	429a      	cmp	r2, r3
 800a412:	d111      	bne.n	800a438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	0c1b      	lsrs	r3, r3, #16
 800a418:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a420:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a422:	429a      	cmp	r2, r3
 800a424:	d108      	bne.n	800a438 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	0e1b      	lsrs	r3, r3, #24
 800a42a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a432:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a434:	429a      	cmp	r2, r3
 800a436:	d001      	beq.n	800a43c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a438:	2301      	movs	r3, #1
 800a43a:	e02b      	b.n	800a494 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a43c:	4b17      	ldr	r3, [pc, #92]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a43e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a440:	08db      	lsrs	r3, r3, #3
 800a442:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a446:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a44c:	693a      	ldr	r2, [r7, #16]
 800a44e:	429a      	cmp	r2, r3
 800a450:	d01f      	beq.n	800a492 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a452:	4b12      	ldr	r3, [pc, #72]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a456:	4a11      	ldr	r2, [pc, #68]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a458:	f023 0301 	bic.w	r3, r3, #1
 800a45c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a45e:	f7f9 fbf3 	bl	8003c48 <HAL_GetTick>
 800a462:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a464:	bf00      	nop
 800a466:	f7f9 fbef 	bl	8003c48 <HAL_GetTick>
 800a46a:	4602      	mov	r2, r0
 800a46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a46e:	4293      	cmp	r3, r2
 800a470:	d0f9      	beq.n	800a466 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a472:	4b0a      	ldr	r3, [pc, #40]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a474:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a476:	4b0a      	ldr	r3, [pc, #40]	; (800a4a0 <HAL_RCC_OscConfig+0x8b0>)
 800a478:	4013      	ands	r3, r2
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a47e:	00d2      	lsls	r2, r2, #3
 800a480:	4906      	ldr	r1, [pc, #24]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a482:	4313      	orrs	r3, r2
 800a484:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a486:	4b05      	ldr	r3, [pc, #20]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a48a:	4a04      	ldr	r2, [pc, #16]	; (800a49c <HAL_RCC_OscConfig+0x8ac>)
 800a48c:	f043 0301 	orr.w	r3, r3, #1
 800a490:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a492:	2300      	movs	r3, #0
}
 800a494:	4618      	mov	r0, r3
 800a496:	3730      	adds	r7, #48	; 0x30
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}
 800a49c:	58024400 	.word	0x58024400
 800a4a0:	ffff0007 	.word	0xffff0007

0800a4a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b086      	sub	sp, #24
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d101      	bne.n	800a4b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e19c      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a4b8:	4b8a      	ldr	r3, [pc, #552]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f003 030f 	and.w	r3, r3, #15
 800a4c0:	683a      	ldr	r2, [r7, #0]
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d910      	bls.n	800a4e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4c6:	4b87      	ldr	r3, [pc, #540]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f023 020f 	bic.w	r2, r3, #15
 800a4ce:	4985      	ldr	r1, [pc, #532]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	4313      	orrs	r3, r2
 800a4d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4d6:	4b83      	ldr	r3, [pc, #524]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f003 030f 	and.w	r3, r3, #15
 800a4de:	683a      	ldr	r2, [r7, #0]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d001      	beq.n	800a4e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	e184      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f003 0304 	and.w	r3, r3, #4
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d010      	beq.n	800a516 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	691a      	ldr	r2, [r3, #16]
 800a4f8:	4b7b      	ldr	r3, [pc, #492]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a4fa:	699b      	ldr	r3, [r3, #24]
 800a4fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a500:	429a      	cmp	r2, r3
 800a502:	d908      	bls.n	800a516 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a504:	4b78      	ldr	r3, [pc, #480]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a506:	699b      	ldr	r3, [r3, #24]
 800a508:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	691b      	ldr	r3, [r3, #16]
 800a510:	4975      	ldr	r1, [pc, #468]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a512:	4313      	orrs	r3, r2
 800a514:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 0308 	and.w	r3, r3, #8
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d010      	beq.n	800a544 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	695a      	ldr	r2, [r3, #20]
 800a526:	4b70      	ldr	r3, [pc, #448]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a528:	69db      	ldr	r3, [r3, #28]
 800a52a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a52e:	429a      	cmp	r2, r3
 800a530:	d908      	bls.n	800a544 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a532:	4b6d      	ldr	r3, [pc, #436]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a534:	69db      	ldr	r3, [r3, #28]
 800a536:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	695b      	ldr	r3, [r3, #20]
 800a53e:	496a      	ldr	r1, [pc, #424]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a540:	4313      	orrs	r3, r2
 800a542:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 0310 	and.w	r3, r3, #16
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d010      	beq.n	800a572 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	699a      	ldr	r2, [r3, #24]
 800a554:	4b64      	ldr	r3, [pc, #400]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a556:	69db      	ldr	r3, [r3, #28]
 800a558:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d908      	bls.n	800a572 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a560:	4b61      	ldr	r3, [pc, #388]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a562:	69db      	ldr	r3, [r3, #28]
 800a564:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	699b      	ldr	r3, [r3, #24]
 800a56c:	495e      	ldr	r1, [pc, #376]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a56e:	4313      	orrs	r3, r2
 800a570:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	f003 0320 	and.w	r3, r3, #32
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d010      	beq.n	800a5a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	69da      	ldr	r2, [r3, #28]
 800a582:	4b59      	ldr	r3, [pc, #356]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a584:	6a1b      	ldr	r3, [r3, #32]
 800a586:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d908      	bls.n	800a5a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a58e:	4b56      	ldr	r3, [pc, #344]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a590:	6a1b      	ldr	r3, [r3, #32]
 800a592:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	69db      	ldr	r3, [r3, #28]
 800a59a:	4953      	ldr	r1, [pc, #332]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a59c:	4313      	orrs	r3, r2
 800a59e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f003 0302 	and.w	r3, r3, #2
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d010      	beq.n	800a5ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	68da      	ldr	r2, [r3, #12]
 800a5b0:	4b4d      	ldr	r3, [pc, #308]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	f003 030f 	and.w	r3, r3, #15
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d908      	bls.n	800a5ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a5bc:	4b4a      	ldr	r3, [pc, #296]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a5be:	699b      	ldr	r3, [r3, #24]
 800a5c0:	f023 020f 	bic.w	r2, r3, #15
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	68db      	ldr	r3, [r3, #12]
 800a5c8:	4947      	ldr	r1, [pc, #284]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f003 0301 	and.w	r3, r3, #1
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d055      	beq.n	800a686 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a5da:	4b43      	ldr	r3, [pc, #268]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a5dc:	699b      	ldr	r3, [r3, #24]
 800a5de:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	689b      	ldr	r3, [r3, #8]
 800a5e6:	4940      	ldr	r1, [pc, #256]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	685b      	ldr	r3, [r3, #4]
 800a5f0:	2b02      	cmp	r3, #2
 800a5f2:	d107      	bne.n	800a604 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a5f4:	4b3c      	ldr	r3, [pc, #240]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d121      	bne.n	800a644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a600:	2301      	movs	r3, #1
 800a602:	e0f6      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	2b03      	cmp	r3, #3
 800a60a:	d107      	bne.n	800a61c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a60c:	4b36      	ldr	r3, [pc, #216]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a614:	2b00      	cmp	r3, #0
 800a616:	d115      	bne.n	800a644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	e0ea      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	2b01      	cmp	r3, #1
 800a622:	d107      	bne.n	800a634 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a624:	4b30      	ldr	r3, [pc, #192]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d109      	bne.n	800a644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a630:	2301      	movs	r3, #1
 800a632:	e0de      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a634:	4b2c      	ldr	r3, [pc, #176]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f003 0304 	and.w	r3, r3, #4
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d101      	bne.n	800a644 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a640:	2301      	movs	r3, #1
 800a642:	e0d6      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a644:	4b28      	ldr	r3, [pc, #160]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a646:	691b      	ldr	r3, [r3, #16]
 800a648:	f023 0207 	bic.w	r2, r3, #7
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	4925      	ldr	r1, [pc, #148]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a652:	4313      	orrs	r3, r2
 800a654:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a656:	f7f9 faf7 	bl	8003c48 <HAL_GetTick>
 800a65a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a65c:	e00a      	b.n	800a674 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a65e:	f7f9 faf3 	bl	8003c48 <HAL_GetTick>
 800a662:	4602      	mov	r2, r0
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	1ad3      	subs	r3, r2, r3
 800a668:	f241 3288 	movw	r2, #5000	; 0x1388
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d901      	bls.n	800a674 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a670:	2303      	movs	r3, #3
 800a672:	e0be      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a674:	4b1c      	ldr	r3, [pc, #112]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a676:	691b      	ldr	r3, [r3, #16]
 800a678:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	685b      	ldr	r3, [r3, #4]
 800a680:	00db      	lsls	r3, r3, #3
 800a682:	429a      	cmp	r2, r3
 800a684:	d1eb      	bne.n	800a65e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f003 0302 	and.w	r3, r3, #2
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d010      	beq.n	800a6b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	68da      	ldr	r2, [r3, #12]
 800a696:	4b14      	ldr	r3, [pc, #80]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	f003 030f 	and.w	r3, r3, #15
 800a69e:	429a      	cmp	r2, r3
 800a6a0:	d208      	bcs.n	800a6b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a6a2:	4b11      	ldr	r3, [pc, #68]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a6a4:	699b      	ldr	r3, [r3, #24]
 800a6a6:	f023 020f 	bic.w	r2, r3, #15
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	68db      	ldr	r3, [r3, #12]
 800a6ae:	490e      	ldr	r1, [pc, #56]	; (800a6e8 <HAL_RCC_ClockConfig+0x244>)
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a6b4:	4b0b      	ldr	r3, [pc, #44]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f003 030f 	and.w	r3, r3, #15
 800a6bc:	683a      	ldr	r2, [r7, #0]
 800a6be:	429a      	cmp	r2, r3
 800a6c0:	d214      	bcs.n	800a6ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a6c2:	4b08      	ldr	r3, [pc, #32]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f023 020f 	bic.w	r2, r3, #15
 800a6ca:	4906      	ldr	r1, [pc, #24]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a6d2:	4b04      	ldr	r3, [pc, #16]	; (800a6e4 <HAL_RCC_ClockConfig+0x240>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f003 030f 	and.w	r3, r3, #15
 800a6da:	683a      	ldr	r2, [r7, #0]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d005      	beq.n	800a6ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	e086      	b.n	800a7f2 <HAL_RCC_ClockConfig+0x34e>
 800a6e4:	52002000 	.word	0x52002000
 800a6e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f003 0304 	and.w	r3, r3, #4
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d010      	beq.n	800a71a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	691a      	ldr	r2, [r3, #16]
 800a6fc:	4b3f      	ldr	r3, [pc, #252]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a6fe:	699b      	ldr	r3, [r3, #24]
 800a700:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a704:	429a      	cmp	r2, r3
 800a706:	d208      	bcs.n	800a71a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a708:	4b3c      	ldr	r3, [pc, #240]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a70a:	699b      	ldr	r3, [r3, #24]
 800a70c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	691b      	ldr	r3, [r3, #16]
 800a714:	4939      	ldr	r1, [pc, #228]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a716:	4313      	orrs	r3, r2
 800a718:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f003 0308 	and.w	r3, r3, #8
 800a722:	2b00      	cmp	r3, #0
 800a724:	d010      	beq.n	800a748 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	695a      	ldr	r2, [r3, #20]
 800a72a:	4b34      	ldr	r3, [pc, #208]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a72c:	69db      	ldr	r3, [r3, #28]
 800a72e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a732:	429a      	cmp	r2, r3
 800a734:	d208      	bcs.n	800a748 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a736:	4b31      	ldr	r3, [pc, #196]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a738:	69db      	ldr	r3, [r3, #28]
 800a73a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	695b      	ldr	r3, [r3, #20]
 800a742:	492e      	ldr	r1, [pc, #184]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a744:	4313      	orrs	r3, r2
 800a746:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f003 0310 	and.w	r3, r3, #16
 800a750:	2b00      	cmp	r3, #0
 800a752:	d010      	beq.n	800a776 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	699a      	ldr	r2, [r3, #24]
 800a758:	4b28      	ldr	r3, [pc, #160]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a75a:	69db      	ldr	r3, [r3, #28]
 800a75c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a760:	429a      	cmp	r2, r3
 800a762:	d208      	bcs.n	800a776 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a764:	4b25      	ldr	r3, [pc, #148]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a766:	69db      	ldr	r3, [r3, #28]
 800a768:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	699b      	ldr	r3, [r3, #24]
 800a770:	4922      	ldr	r1, [pc, #136]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a772:	4313      	orrs	r3, r2
 800a774:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f003 0320 	and.w	r3, r3, #32
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d010      	beq.n	800a7a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	69da      	ldr	r2, [r3, #28]
 800a786:	4b1d      	ldr	r3, [pc, #116]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a788:	6a1b      	ldr	r3, [r3, #32]
 800a78a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a78e:	429a      	cmp	r2, r3
 800a790:	d208      	bcs.n	800a7a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a792:	4b1a      	ldr	r3, [pc, #104]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a794:	6a1b      	ldr	r3, [r3, #32]
 800a796:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	69db      	ldr	r3, [r3, #28]
 800a79e:	4917      	ldr	r1, [pc, #92]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a7a4:	f000 f834 	bl	800a810 <HAL_RCC_GetSysClockFreq>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	4b14      	ldr	r3, [pc, #80]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a7ac:	699b      	ldr	r3, [r3, #24]
 800a7ae:	0a1b      	lsrs	r3, r3, #8
 800a7b0:	f003 030f 	and.w	r3, r3, #15
 800a7b4:	4912      	ldr	r1, [pc, #72]	; (800a800 <HAL_RCC_ClockConfig+0x35c>)
 800a7b6:	5ccb      	ldrb	r3, [r1, r3]
 800a7b8:	f003 031f 	and.w	r3, r3, #31
 800a7bc:	fa22 f303 	lsr.w	r3, r2, r3
 800a7c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a7c2:	4b0e      	ldr	r3, [pc, #56]	; (800a7fc <HAL_RCC_ClockConfig+0x358>)
 800a7c4:	699b      	ldr	r3, [r3, #24]
 800a7c6:	f003 030f 	and.w	r3, r3, #15
 800a7ca:	4a0d      	ldr	r2, [pc, #52]	; (800a800 <HAL_RCC_ClockConfig+0x35c>)
 800a7cc:	5cd3      	ldrb	r3, [r2, r3]
 800a7ce:	f003 031f 	and.w	r3, r3, #31
 800a7d2:	693a      	ldr	r2, [r7, #16]
 800a7d4:	fa22 f303 	lsr.w	r3, r2, r3
 800a7d8:	4a0a      	ldr	r2, [pc, #40]	; (800a804 <HAL_RCC_ClockConfig+0x360>)
 800a7da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a7dc:	4a0a      	ldr	r2, [pc, #40]	; (800a808 <HAL_RCC_ClockConfig+0x364>)
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a7e2:	4b0a      	ldr	r3, [pc, #40]	; (800a80c <HAL_RCC_ClockConfig+0x368>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7f8 ff52 	bl	8003690 <HAL_InitTick>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a7f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3718      	adds	r7, #24
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	58024400 	.word	0x58024400
 800a800:	08017530 	.word	0x08017530
 800a804:	24000094 	.word	0x24000094
 800a808:	24000090 	.word	0x24000090
 800a80c:	24000098 	.word	0x24000098

0800a810 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a810:	b480      	push	{r7}
 800a812:	b089      	sub	sp, #36	; 0x24
 800a814:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a816:	4bb3      	ldr	r3, [pc, #716]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a818:	691b      	ldr	r3, [r3, #16]
 800a81a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a81e:	2b18      	cmp	r3, #24
 800a820:	f200 8155 	bhi.w	800aace <HAL_RCC_GetSysClockFreq+0x2be>
 800a824:	a201      	add	r2, pc, #4	; (adr r2, 800a82c <HAL_RCC_GetSysClockFreq+0x1c>)
 800a826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a82a:	bf00      	nop
 800a82c:	0800a891 	.word	0x0800a891
 800a830:	0800aacf 	.word	0x0800aacf
 800a834:	0800aacf 	.word	0x0800aacf
 800a838:	0800aacf 	.word	0x0800aacf
 800a83c:	0800aacf 	.word	0x0800aacf
 800a840:	0800aacf 	.word	0x0800aacf
 800a844:	0800aacf 	.word	0x0800aacf
 800a848:	0800aacf 	.word	0x0800aacf
 800a84c:	0800a8b7 	.word	0x0800a8b7
 800a850:	0800aacf 	.word	0x0800aacf
 800a854:	0800aacf 	.word	0x0800aacf
 800a858:	0800aacf 	.word	0x0800aacf
 800a85c:	0800aacf 	.word	0x0800aacf
 800a860:	0800aacf 	.word	0x0800aacf
 800a864:	0800aacf 	.word	0x0800aacf
 800a868:	0800aacf 	.word	0x0800aacf
 800a86c:	0800a8bd 	.word	0x0800a8bd
 800a870:	0800aacf 	.word	0x0800aacf
 800a874:	0800aacf 	.word	0x0800aacf
 800a878:	0800aacf 	.word	0x0800aacf
 800a87c:	0800aacf 	.word	0x0800aacf
 800a880:	0800aacf 	.word	0x0800aacf
 800a884:	0800aacf 	.word	0x0800aacf
 800a888:	0800aacf 	.word	0x0800aacf
 800a88c:	0800a8c3 	.word	0x0800a8c3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a890:	4b94      	ldr	r3, [pc, #592]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f003 0320 	and.w	r3, r3, #32
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d009      	beq.n	800a8b0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a89c:	4b91      	ldr	r3, [pc, #580]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	08db      	lsrs	r3, r3, #3
 800a8a2:	f003 0303 	and.w	r3, r3, #3
 800a8a6:	4a90      	ldr	r2, [pc, #576]	; (800aae8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a8a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a8ac:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a8ae:	e111      	b.n	800aad4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a8b0:	4b8d      	ldr	r3, [pc, #564]	; (800aae8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a8b2:	61bb      	str	r3, [r7, #24]
      break;
 800a8b4:	e10e      	b.n	800aad4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a8b6:	4b8d      	ldr	r3, [pc, #564]	; (800aaec <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a8b8:	61bb      	str	r3, [r7, #24]
      break;
 800a8ba:	e10b      	b.n	800aad4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a8bc:	4b8c      	ldr	r3, [pc, #560]	; (800aaf0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a8be:	61bb      	str	r3, [r7, #24]
      break;
 800a8c0:	e108      	b.n	800aad4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a8c2:	4b88      	ldr	r3, [pc, #544]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8c6:	f003 0303 	and.w	r3, r3, #3
 800a8ca:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a8cc:	4b85      	ldr	r3, [pc, #532]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8d0:	091b      	lsrs	r3, r3, #4
 800a8d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a8d6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a8d8:	4b82      	ldr	r3, [pc, #520]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8dc:	f003 0301 	and.w	r3, r3, #1
 800a8e0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a8e2:	4b80      	ldr	r3, [pc, #512]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8e6:	08db      	lsrs	r3, r3, #3
 800a8e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a8ec:	68fa      	ldr	r2, [r7, #12]
 800a8ee:	fb02 f303 	mul.w	r3, r2, r3
 800a8f2:	ee07 3a90 	vmov	s15, r3
 800a8f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8fa:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	2b00      	cmp	r3, #0
 800a902:	f000 80e1 	beq.w	800aac8 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	2b02      	cmp	r3, #2
 800a90a:	f000 8083 	beq.w	800aa14 <HAL_RCC_GetSysClockFreq+0x204>
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	2b02      	cmp	r3, #2
 800a912:	f200 80a1 	bhi.w	800aa58 <HAL_RCC_GetSysClockFreq+0x248>
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d003      	beq.n	800a924 <HAL_RCC_GetSysClockFreq+0x114>
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d056      	beq.n	800a9d0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a922:	e099      	b.n	800aa58 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a924:	4b6f      	ldr	r3, [pc, #444]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f003 0320 	and.w	r3, r3, #32
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d02d      	beq.n	800a98c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a930:	4b6c      	ldr	r3, [pc, #432]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	08db      	lsrs	r3, r3, #3
 800a936:	f003 0303 	and.w	r3, r3, #3
 800a93a:	4a6b      	ldr	r2, [pc, #428]	; (800aae8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a93c:	fa22 f303 	lsr.w	r3, r2, r3
 800a940:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	ee07 3a90 	vmov	s15, r3
 800a948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a94c:	693b      	ldr	r3, [r7, #16]
 800a94e:	ee07 3a90 	vmov	s15, r3
 800a952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a95a:	4b62      	ldr	r3, [pc, #392]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a95c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a95e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a962:	ee07 3a90 	vmov	s15, r3
 800a966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a96a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a96e:	eddf 5a61 	vldr	s11, [pc, #388]	; 800aaf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a97a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a97e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a982:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a986:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a98a:	e087      	b.n	800aa9c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	ee07 3a90 	vmov	s15, r3
 800a992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a996:	eddf 6a58 	vldr	s13, [pc, #352]	; 800aaf8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a99a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a99e:	4b51      	ldr	r3, [pc, #324]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9a6:	ee07 3a90 	vmov	s15, r3
 800a9aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800a9b2:	eddf 5a50 	vldr	s11, [pc, #320]	; 800aaf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a9b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a9be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a9c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a9ce:	e065      	b.n	800aa9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	ee07 3a90 	vmov	s15, r3
 800a9d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9da:	eddf 6a48 	vldr	s13, [pc, #288]	; 800aafc <HAL_RCC_GetSysClockFreq+0x2ec>
 800a9de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9e2:	4b40      	ldr	r3, [pc, #256]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9ea:	ee07 3a90 	vmov	s15, r3
 800a9ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800a9f6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800aaf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a9fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aa12:	e043      	b.n	800aa9c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	ee07 3a90 	vmov	s15, r3
 800aa1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa1e:	eddf 6a38 	vldr	s13, [pc, #224]	; 800ab00 <HAL_RCC_GetSysClockFreq+0x2f0>
 800aa22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa26:	4b2f      	ldr	r3, [pc, #188]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa2e:	ee07 3a90 	vmov	s15, r3
 800aa32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa36:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa3a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800aaf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aa3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aa56:	e021      	b.n	800aa9c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	ee07 3a90 	vmov	s15, r3
 800aa5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa62:	eddf 6a26 	vldr	s13, [pc, #152]	; 800aafc <HAL_RCC_GetSysClockFreq+0x2ec>
 800aa66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa6a:	4b1e      	ldr	r3, [pc, #120]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa72:	ee07 3a90 	vmov	s15, r3
 800aa76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa7a:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa7e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800aaf4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aa82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aa8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aa9a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800aa9c:	4b11      	ldr	r3, [pc, #68]	; (800aae4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaa0:	0a5b      	lsrs	r3, r3, #9
 800aaa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaa6:	3301      	adds	r3, #1
 800aaa8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	ee07 3a90 	vmov	s15, r3
 800aab0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800aab4:	edd7 6a07 	vldr	s13, [r7, #28]
 800aab8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aabc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aac0:	ee17 3a90 	vmov	r3, s15
 800aac4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800aac6:	e005      	b.n	800aad4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800aac8:	2300      	movs	r3, #0
 800aaca:	61bb      	str	r3, [r7, #24]
      break;
 800aacc:	e002      	b.n	800aad4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800aace:	4b07      	ldr	r3, [pc, #28]	; (800aaec <HAL_RCC_GetSysClockFreq+0x2dc>)
 800aad0:	61bb      	str	r3, [r7, #24]
      break;
 800aad2:	bf00      	nop
  }

  return sysclockfreq;
 800aad4:	69bb      	ldr	r3, [r7, #24]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3724      	adds	r7, #36	; 0x24
 800aada:	46bd      	mov	sp, r7
 800aadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae0:	4770      	bx	lr
 800aae2:	bf00      	nop
 800aae4:	58024400 	.word	0x58024400
 800aae8:	03d09000 	.word	0x03d09000
 800aaec:	003d0900 	.word	0x003d0900
 800aaf0:	017d7840 	.word	0x017d7840
 800aaf4:	46000000 	.word	0x46000000
 800aaf8:	4c742400 	.word	0x4c742400
 800aafc:	4a742400 	.word	0x4a742400
 800ab00:	4bbebc20 	.word	0x4bbebc20

0800ab04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b082      	sub	sp, #8
 800ab08:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ab0a:	f7ff fe81 	bl	800a810 <HAL_RCC_GetSysClockFreq>
 800ab0e:	4602      	mov	r2, r0
 800ab10:	4b10      	ldr	r3, [pc, #64]	; (800ab54 <HAL_RCC_GetHCLKFreq+0x50>)
 800ab12:	699b      	ldr	r3, [r3, #24]
 800ab14:	0a1b      	lsrs	r3, r3, #8
 800ab16:	f003 030f 	and.w	r3, r3, #15
 800ab1a:	490f      	ldr	r1, [pc, #60]	; (800ab58 <HAL_RCC_GetHCLKFreq+0x54>)
 800ab1c:	5ccb      	ldrb	r3, [r1, r3]
 800ab1e:	f003 031f 	and.w	r3, r3, #31
 800ab22:	fa22 f303 	lsr.w	r3, r2, r3
 800ab26:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab28:	4b0a      	ldr	r3, [pc, #40]	; (800ab54 <HAL_RCC_GetHCLKFreq+0x50>)
 800ab2a:	699b      	ldr	r3, [r3, #24]
 800ab2c:	f003 030f 	and.w	r3, r3, #15
 800ab30:	4a09      	ldr	r2, [pc, #36]	; (800ab58 <HAL_RCC_GetHCLKFreq+0x54>)
 800ab32:	5cd3      	ldrb	r3, [r2, r3]
 800ab34:	f003 031f 	and.w	r3, r3, #31
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	fa22 f303 	lsr.w	r3, r2, r3
 800ab3e:	4a07      	ldr	r2, [pc, #28]	; (800ab5c <HAL_RCC_GetHCLKFreq+0x58>)
 800ab40:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ab42:	4a07      	ldr	r2, [pc, #28]	; (800ab60 <HAL_RCC_GetHCLKFreq+0x5c>)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ab48:	4b04      	ldr	r3, [pc, #16]	; (800ab5c <HAL_RCC_GetHCLKFreq+0x58>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3708      	adds	r7, #8
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	58024400 	.word	0x58024400
 800ab58:	08017530 	.word	0x08017530
 800ab5c:	24000094 	.word	0x24000094
 800ab60:	24000090 	.word	0x24000090

0800ab64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800ab68:	f7ff ffcc 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	4b06      	ldr	r3, [pc, #24]	; (800ab88 <HAL_RCC_GetPCLK1Freq+0x24>)
 800ab70:	69db      	ldr	r3, [r3, #28]
 800ab72:	091b      	lsrs	r3, r3, #4
 800ab74:	f003 0307 	and.w	r3, r3, #7
 800ab78:	4904      	ldr	r1, [pc, #16]	; (800ab8c <HAL_RCC_GetPCLK1Freq+0x28>)
 800ab7a:	5ccb      	ldrb	r3, [r1, r3]
 800ab7c:	f003 031f 	and.w	r3, r3, #31
 800ab80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	58024400 	.word	0x58024400
 800ab8c:	08017530 	.word	0x08017530

0800ab90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800ab94:	f7ff ffb6 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	4b06      	ldr	r3, [pc, #24]	; (800abb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800ab9c:	69db      	ldr	r3, [r3, #28]
 800ab9e:	0a1b      	lsrs	r3, r3, #8
 800aba0:	f003 0307 	and.w	r3, r3, #7
 800aba4:	4904      	ldr	r1, [pc, #16]	; (800abb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800aba6:	5ccb      	ldrb	r3, [r1, r3]
 800aba8:	f003 031f 	and.w	r3, r3, #31
 800abac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	bd80      	pop	{r7, pc}
 800abb4:	58024400 	.word	0x58024400
 800abb8:	08017530 	.word	0x08017530

0800abbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	223f      	movs	r2, #63	; 0x3f
 800abca:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800abcc:	4b1a      	ldr	r3, [pc, #104]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800abce:	691b      	ldr	r3, [r3, #16]
 800abd0:	f003 0207 	and.w	r2, r3, #7
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800abd8:	4b17      	ldr	r3, [pc, #92]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800abe4:	4b14      	ldr	r3, [pc, #80]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800abe6:	699b      	ldr	r3, [r3, #24]
 800abe8:	f003 020f 	and.w	r2, r3, #15
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800abf0:	4b11      	ldr	r3, [pc, #68]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800abf2:	699b      	ldr	r3, [r3, #24]
 800abf4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800abfc:	4b0e      	ldr	r3, [pc, #56]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800abfe:	69db      	ldr	r3, [r3, #28]
 800ac00:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800ac08:	4b0b      	ldr	r3, [pc, #44]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800ac0a:	69db      	ldr	r3, [r3, #28]
 800ac0c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800ac14:	4b08      	ldr	r3, [pc, #32]	; (800ac38 <HAL_RCC_GetClockConfig+0x7c>)
 800ac16:	6a1b      	ldr	r3, [r3, #32]
 800ac18:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800ac20:	4b06      	ldr	r3, [pc, #24]	; (800ac3c <HAL_RCC_GetClockConfig+0x80>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 020f 	and.w	r2, r3, #15
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	601a      	str	r2, [r3, #0]
}
 800ac2c:	bf00      	nop
 800ac2e:	370c      	adds	r7, #12
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr
 800ac38:	58024400 	.word	0x58024400
 800ac3c:	52002000 	.word	0x52002000

0800ac40 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ac40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac44:	b0ca      	sub	sp, #296	; 0x128
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ac52:	2300      	movs	r3, #0
 800ac54:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ac58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac60:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800ac64:	2500      	movs	r5, #0
 800ac66:	ea54 0305 	orrs.w	r3, r4, r5
 800ac6a:	d049      	beq.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800ac6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ac72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ac76:	d02f      	beq.n	800acd8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800ac78:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ac7c:	d828      	bhi.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ac7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ac82:	d01a      	beq.n	800acba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800ac84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ac88:	d822      	bhi.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d003      	beq.n	800ac96 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ac8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac92:	d007      	beq.n	800aca4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ac94:	e01c      	b.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac96:	4bb8      	ldr	r3, [pc, #736]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac9a:	4ab7      	ldr	r2, [pc, #732]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aca0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800aca2:	e01a      	b.n	800acda <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aca8:	3308      	adds	r3, #8
 800acaa:	2102      	movs	r1, #2
 800acac:	4618      	mov	r0, r3
 800acae:	f002 fb61 	bl	800d374 <RCCEx_PLL2_Config>
 800acb2:	4603      	mov	r3, r0
 800acb4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800acb8:	e00f      	b.n	800acda <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800acba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acbe:	3328      	adds	r3, #40	; 0x28
 800acc0:	2102      	movs	r1, #2
 800acc2:	4618      	mov	r0, r3
 800acc4:	f002 fc08 	bl	800d4d8 <RCCEx_PLL3_Config>
 800acc8:	4603      	mov	r3, r0
 800acca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800acce:	e004      	b.n	800acda <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acd0:	2301      	movs	r3, #1
 800acd2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800acd6:	e000      	b.n	800acda <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800acd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acda:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d10a      	bne.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800ace2:	4ba5      	ldr	r3, [pc, #660]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ace4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ace6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800acea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800acf0:	4aa1      	ldr	r2, [pc, #644]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800acf2:	430b      	orrs	r3, r1
 800acf4:	6513      	str	r3, [r2, #80]	; 0x50
 800acf6:	e003      	b.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acf8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acfc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ad00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad08:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800ad0c:	f04f 0900 	mov.w	r9, #0
 800ad10:	ea58 0309 	orrs.w	r3, r8, r9
 800ad14:	d047      	beq.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ad16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad1c:	2b04      	cmp	r3, #4
 800ad1e:	d82a      	bhi.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ad20:	a201      	add	r2, pc, #4	; (adr r2, 800ad28 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ad22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad26:	bf00      	nop
 800ad28:	0800ad3d 	.word	0x0800ad3d
 800ad2c:	0800ad4b 	.word	0x0800ad4b
 800ad30:	0800ad61 	.word	0x0800ad61
 800ad34:	0800ad7f 	.word	0x0800ad7f
 800ad38:	0800ad7f 	.word	0x0800ad7f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad3c:	4b8e      	ldr	r3, [pc, #568]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad40:	4a8d      	ldr	r2, [pc, #564]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad48:	e01a      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ad4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad4e:	3308      	adds	r3, #8
 800ad50:	2100      	movs	r1, #0
 800ad52:	4618      	mov	r0, r3
 800ad54:	f002 fb0e 	bl	800d374 <RCCEx_PLL2_Config>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad5e:	e00f      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ad60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad64:	3328      	adds	r3, #40	; 0x28
 800ad66:	2100      	movs	r1, #0
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f002 fbb5 	bl	800d4d8 <RCCEx_PLL3_Config>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad74:	e004      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad76:	2301      	movs	r3, #1
 800ad78:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ad7c:	e000      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ad7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d10a      	bne.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ad88:	4b7b      	ldr	r3, [pc, #492]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad8c:	f023 0107 	bic.w	r1, r3, #7
 800ad90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad96:	4a78      	ldr	r2, [pc, #480]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad98:	430b      	orrs	r3, r1
 800ad9a:	6513      	str	r3, [r2, #80]	; 0x50
 800ad9c:	e003      	b.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad9e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ada2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ada6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adae:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800adb2:	f04f 0b00 	mov.w	fp, #0
 800adb6:	ea5a 030b 	orrs.w	r3, sl, fp
 800adba:	d04c      	beq.n	800ae56 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800adbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800adc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800adc6:	d030      	beq.n	800ae2a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800adc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800adcc:	d829      	bhi.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800adce:	2bc0      	cmp	r3, #192	; 0xc0
 800add0:	d02d      	beq.n	800ae2e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800add2:	2bc0      	cmp	r3, #192	; 0xc0
 800add4:	d825      	bhi.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800add6:	2b80      	cmp	r3, #128	; 0x80
 800add8:	d018      	beq.n	800ae0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800adda:	2b80      	cmp	r3, #128	; 0x80
 800addc:	d821      	bhi.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d002      	beq.n	800ade8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800ade2:	2b40      	cmp	r3, #64	; 0x40
 800ade4:	d007      	beq.n	800adf6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800ade6:	e01c      	b.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ade8:	4b63      	ldr	r3, [pc, #396]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800adea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adec:	4a62      	ldr	r2, [pc, #392]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800adee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800adf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800adf4:	e01c      	b.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800adf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adfa:	3308      	adds	r3, #8
 800adfc:	2100      	movs	r1, #0
 800adfe:	4618      	mov	r0, r3
 800ae00:	f002 fab8 	bl	800d374 <RCCEx_PLL2_Config>
 800ae04:	4603      	mov	r3, r0
 800ae06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ae0a:	e011      	b.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ae0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae10:	3328      	adds	r3, #40	; 0x28
 800ae12:	2100      	movs	r1, #0
 800ae14:	4618      	mov	r0, r3
 800ae16:	f002 fb5f 	bl	800d4d8 <RCCEx_PLL3_Config>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ae20:	e006      	b.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae22:	2301      	movs	r3, #1
 800ae24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ae28:	e002      	b.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ae2a:	bf00      	nop
 800ae2c:	e000      	b.n	800ae30 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800ae2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae30:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d10a      	bne.n	800ae4e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800ae38:	4b4f      	ldr	r3, [pc, #316]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ae3c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800ae40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ae46:	4a4c      	ldr	r2, [pc, #304]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae48:	430b      	orrs	r3, r1
 800ae4a:	6513      	str	r3, [r2, #80]	; 0x50
 800ae4c:	e003      	b.n	800ae56 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae4e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae52:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ae56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800ae62:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800ae66:	2300      	movs	r3, #0
 800ae68:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800ae6c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800ae70:	460b      	mov	r3, r1
 800ae72:	4313      	orrs	r3, r2
 800ae74:	d053      	beq.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ae76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae7a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ae7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae82:	d035      	beq.n	800aef0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800ae84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ae88:	d82e      	bhi.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ae8a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ae8e:	d031      	beq.n	800aef4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800ae90:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800ae94:	d828      	bhi.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ae96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ae9a:	d01a      	beq.n	800aed2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800ae9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aea0:	d822      	bhi.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d003      	beq.n	800aeae <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800aea6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aeaa:	d007      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800aeac:	e01c      	b.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aeae:	4b32      	ldr	r3, [pc, #200]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aeb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb2:	4a31      	ldr	r2, [pc, #196]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aeb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aeb8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aeba:	e01c      	b.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aec0:	3308      	adds	r3, #8
 800aec2:	2100      	movs	r1, #0
 800aec4:	4618      	mov	r0, r3
 800aec6:	f002 fa55 	bl	800d374 <RCCEx_PLL2_Config>
 800aeca:	4603      	mov	r3, r0
 800aecc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aed0:	e011      	b.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aed6:	3328      	adds	r3, #40	; 0x28
 800aed8:	2100      	movs	r1, #0
 800aeda:	4618      	mov	r0, r3
 800aedc:	f002 fafc 	bl	800d4d8 <RCCEx_PLL3_Config>
 800aee0:	4603      	mov	r3, r0
 800aee2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aee6:	e006      	b.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aee8:	2301      	movs	r3, #1
 800aeea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aeee:	e002      	b.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800aef0:	bf00      	nop
 800aef2:	e000      	b.n	800aef6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800aef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aef6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d10b      	bne.n	800af16 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800aefe:	4b1e      	ldr	r3, [pc, #120]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af02:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800af06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800af0e:	4a1a      	ldr	r2, [pc, #104]	; (800af78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800af10:	430b      	orrs	r3, r1
 800af12:	6593      	str	r3, [r2, #88]	; 0x58
 800af14:	e003      	b.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af1a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800af1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af26:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800af2a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800af2e:	2300      	movs	r3, #0
 800af30:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800af34:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800af38:	460b      	mov	r3, r1
 800af3a:	4313      	orrs	r3, r2
 800af3c:	d056      	beq.n	800afec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800af3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800af46:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800af4a:	d038      	beq.n	800afbe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800af4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800af50:	d831      	bhi.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af52:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800af56:	d034      	beq.n	800afc2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800af58:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800af5c:	d82b      	bhi.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af5e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800af62:	d01d      	beq.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800af64:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800af68:	d825      	bhi.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d006      	beq.n	800af7c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800af6e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800af72:	d00a      	beq.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800af74:	e01f      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af76:	bf00      	nop
 800af78:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af7c:	4ba2      	ldr	r3, [pc, #648]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af80:	4aa1      	ldr	r2, [pc, #644]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af86:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af88:	e01c      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af8e:	3308      	adds	r3, #8
 800af90:	2100      	movs	r1, #0
 800af92:	4618      	mov	r0, r3
 800af94:	f002 f9ee 	bl	800d374 <RCCEx_PLL2_Config>
 800af98:	4603      	mov	r3, r0
 800af9a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800af9e:	e011      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800afa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afa4:	3328      	adds	r3, #40	; 0x28
 800afa6:	2100      	movs	r1, #0
 800afa8:	4618      	mov	r0, r3
 800afaa:	f002 fa95 	bl	800d4d8 <RCCEx_PLL3_Config>
 800afae:	4603      	mov	r3, r0
 800afb0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800afb4:	e006      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800afb6:	2301      	movs	r3, #1
 800afb8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800afbc:	e002      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800afbe:	bf00      	nop
 800afc0:	e000      	b.n	800afc4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800afc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afc4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10b      	bne.n	800afe4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800afcc:	4b8e      	ldr	r3, [pc, #568]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800afce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800afd0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800afd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afd8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800afdc:	4a8a      	ldr	r2, [pc, #552]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800afde:	430b      	orrs	r3, r1
 800afe0:	6593      	str	r3, [r2, #88]	; 0x58
 800afe2:	e003      	b.n	800afec <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afe4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afe8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800afec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff4:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800aff8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800affc:	2300      	movs	r3, #0
 800affe:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b002:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800b006:	460b      	mov	r3, r1
 800b008:	4313      	orrs	r3, r2
 800b00a:	d03a      	beq.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b00c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b012:	2b30      	cmp	r3, #48	; 0x30
 800b014:	d01f      	beq.n	800b056 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b016:	2b30      	cmp	r3, #48	; 0x30
 800b018:	d819      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b01a:	2b20      	cmp	r3, #32
 800b01c:	d00c      	beq.n	800b038 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800b01e:	2b20      	cmp	r3, #32
 800b020:	d815      	bhi.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b022:	2b00      	cmp	r3, #0
 800b024:	d019      	beq.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800b026:	2b10      	cmp	r3, #16
 800b028:	d111      	bne.n	800b04e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b02a:	4b77      	ldr	r3, [pc, #476]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b02c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b02e:	4a76      	ldr	r2, [pc, #472]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b030:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b034:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b036:	e011      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b038:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b03c:	3308      	adds	r3, #8
 800b03e:	2102      	movs	r1, #2
 800b040:	4618      	mov	r0, r3
 800b042:	f002 f997 	bl	800d374 <RCCEx_PLL2_Config>
 800b046:	4603      	mov	r3, r0
 800b048:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b04c:	e006      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b04e:	2301      	movs	r3, #1
 800b050:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b054:	e002      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b056:	bf00      	nop
 800b058:	e000      	b.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b05a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b05c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b060:	2b00      	cmp	r3, #0
 800b062:	d10a      	bne.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b064:	4b68      	ldr	r3, [pc, #416]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b066:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b068:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800b06c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b072:	4a65      	ldr	r2, [pc, #404]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b074:	430b      	orrs	r3, r1
 800b076:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b078:	e003      	b.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b07a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b07e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b082:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800b08e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800b092:	2300      	movs	r3, #0
 800b094:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800b098:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800b09c:	460b      	mov	r3, r1
 800b09e:	4313      	orrs	r3, r2
 800b0a0:	d051      	beq.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b0a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0ac:	d035      	beq.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b0ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b0b2:	d82e      	bhi.n	800b112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b0b4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b0b8:	d031      	beq.n	800b11e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b0ba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b0be:	d828      	bhi.n	800b112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b0c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0c4:	d01a      	beq.n	800b0fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b0c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b0ca:	d822      	bhi.n	800b112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d003      	beq.n	800b0d8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b0d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0d4:	d007      	beq.n	800b0e6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b0d6:	e01c      	b.n	800b112 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0d8:	4b4b      	ldr	r3, [pc, #300]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0dc:	4a4a      	ldr	r2, [pc, #296]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b0e4:	e01c      	b.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b0e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0ea:	3308      	adds	r3, #8
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f002 f940 	bl	800d374 <RCCEx_PLL2_Config>
 800b0f4:	4603      	mov	r3, r0
 800b0f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b0fa:	e011      	b.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b0fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b100:	3328      	adds	r3, #40	; 0x28
 800b102:	2100      	movs	r1, #0
 800b104:	4618      	mov	r0, r3
 800b106:	f002 f9e7 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b10a:	4603      	mov	r3, r0
 800b10c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b110:	e006      	b.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b118:	e002      	b.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b11a:	bf00      	nop
 800b11c:	e000      	b.n	800b120 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b11e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b120:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b124:	2b00      	cmp	r3, #0
 800b126:	d10a      	bne.n	800b13e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b128:	4b37      	ldr	r3, [pc, #220]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b12a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b12c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800b130:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b136:	4a34      	ldr	r2, [pc, #208]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b138:	430b      	orrs	r3, r1
 800b13a:	6513      	str	r3, [r2, #80]	; 0x50
 800b13c:	e003      	b.n	800b146 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b13e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b142:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b146:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800b152:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b156:	2300      	movs	r3, #0
 800b158:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800b15c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800b160:	460b      	mov	r3, r1
 800b162:	4313      	orrs	r3, r2
 800b164:	d056      	beq.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b166:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b16a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b16c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b170:	d033      	beq.n	800b1da <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b172:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b176:	d82c      	bhi.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b178:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b17c:	d02f      	beq.n	800b1de <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b17e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b182:	d826      	bhi.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b184:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b188:	d02b      	beq.n	800b1e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b18a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b18e:	d820      	bhi.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b190:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b194:	d012      	beq.n	800b1bc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b19a:	d81a      	bhi.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d022      	beq.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b1a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b1a4:	d115      	bne.n	800b1d2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b1a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1aa:	3308      	adds	r3, #8
 800b1ac:	2101      	movs	r1, #1
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	f002 f8e0 	bl	800d374 <RCCEx_PLL2_Config>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b1ba:	e015      	b.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b1bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1c0:	3328      	adds	r3, #40	; 0x28
 800b1c2:	2101      	movs	r1, #1
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f002 f987 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b1ca:	4603      	mov	r3, r0
 800b1cc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b1d0:	e00a      	b.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b1d8:	e006      	b.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1da:	bf00      	nop
 800b1dc:	e004      	b.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1de:	bf00      	nop
 800b1e0:	e002      	b.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1e2:	bf00      	nop
 800b1e4:	e000      	b.n	800b1e8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d10d      	bne.n	800b20c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b1f0:	4b05      	ldr	r3, [pc, #20]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1f4:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800b1f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b1fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b1fe:	4a02      	ldr	r2, [pc, #8]	; (800b208 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b200:	430b      	orrs	r3, r1
 800b202:	6513      	str	r3, [r2, #80]	; 0x50
 800b204:	e006      	b.n	800b214 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b206:	bf00      	nop
 800b208:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b20c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b210:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b214:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800b220:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b224:	2300      	movs	r3, #0
 800b226:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b22a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800b22e:	460b      	mov	r3, r1
 800b230:	4313      	orrs	r3, r2
 800b232:	d055      	beq.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b234:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b238:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b23c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b240:	d033      	beq.n	800b2aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b242:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b246:	d82c      	bhi.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b24c:	d02f      	beq.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b24e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b252:	d826      	bhi.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b254:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b258:	d02b      	beq.n	800b2b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b25a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b25e:	d820      	bhi.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b264:	d012      	beq.n	800b28c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b266:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b26a:	d81a      	bhi.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d022      	beq.n	800b2b6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b270:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b274:	d115      	bne.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b276:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b27a:	3308      	adds	r3, #8
 800b27c:	2101      	movs	r1, #1
 800b27e:	4618      	mov	r0, r3
 800b280:	f002 f878 	bl	800d374 <RCCEx_PLL2_Config>
 800b284:	4603      	mov	r3, r0
 800b286:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b28a:	e015      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b28c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b290:	3328      	adds	r3, #40	; 0x28
 800b292:	2101      	movs	r1, #1
 800b294:	4618      	mov	r0, r3
 800b296:	f002 f91f 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b29a:	4603      	mov	r3, r0
 800b29c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b2a0:	e00a      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b2a8:	e006      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b2aa:	bf00      	nop
 800b2ac:	e004      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b2ae:	bf00      	nop
 800b2b0:	e002      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b2b2:	bf00      	nop
 800b2b4:	e000      	b.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b2b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d10b      	bne.n	800b2d8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b2c0:	4ba3      	ldr	r3, [pc, #652]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b2c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b2c4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b2c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b2d0:	4a9f      	ldr	r2, [pc, #636]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b2d2:	430b      	orrs	r3, r1
 800b2d4:	6593      	str	r3, [r2, #88]	; 0x58
 800b2d6:	e003      	b.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b2dc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800b2ec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b2f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b2fa:	460b      	mov	r3, r1
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	d037      	beq.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b300:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b306:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b30a:	d00e      	beq.n	800b32a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b30c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b310:	d816      	bhi.n	800b340 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b312:	2b00      	cmp	r3, #0
 800b314:	d018      	beq.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b316:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b31a:	d111      	bne.n	800b340 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b31c:	4b8c      	ldr	r3, [pc, #560]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b320:	4a8b      	ldr	r2, [pc, #556]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b322:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b326:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b328:	e00f      	b.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b32a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b32e:	3308      	adds	r3, #8
 800b330:	2101      	movs	r1, #1
 800b332:	4618      	mov	r0, r3
 800b334:	f002 f81e 	bl	800d374 <RCCEx_PLL2_Config>
 800b338:	4603      	mov	r3, r0
 800b33a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b33e:	e004      	b.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b340:	2301      	movs	r3, #1
 800b342:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b346:	e000      	b.n	800b34a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b34a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d10a      	bne.n	800b368 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b352:	4b7f      	ldr	r3, [pc, #508]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b354:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b356:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b35a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b35e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b360:	4a7b      	ldr	r2, [pc, #492]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b362:	430b      	orrs	r3, r1
 800b364:	6513      	str	r3, [r2, #80]	; 0x50
 800b366:	e003      	b.n	800b370 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b368:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b36c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b370:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b378:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800b37c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b380:	2300      	movs	r3, #0
 800b382:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b386:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800b38a:	460b      	mov	r3, r1
 800b38c:	4313      	orrs	r3, r2
 800b38e:	d039      	beq.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b390:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b394:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b396:	2b03      	cmp	r3, #3
 800b398:	d81c      	bhi.n	800b3d4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b39a:	a201      	add	r2, pc, #4	; (adr r2, 800b3a0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b39c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a0:	0800b3dd 	.word	0x0800b3dd
 800b3a4:	0800b3b1 	.word	0x0800b3b1
 800b3a8:	0800b3bf 	.word	0x0800b3bf
 800b3ac:	0800b3dd 	.word	0x0800b3dd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b3b0:	4b67      	ldr	r3, [pc, #412]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3b4:	4a66      	ldr	r2, [pc, #408]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3ba:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b3bc:	e00f      	b.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b3be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3c2:	3308      	adds	r3, #8
 800b3c4:	2102      	movs	r1, #2
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f001 ffd4 	bl	800d374 <RCCEx_PLL2_Config>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b3d2:	e004      	b.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b3da:	e000      	b.n	800b3de <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b3dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d10a      	bne.n	800b3fc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b3e6:	4b5a      	ldr	r3, [pc, #360]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b3ea:	f023 0103 	bic.w	r1, r3, #3
 800b3ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3f4:	4a56      	ldr	r2, [pc, #344]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3f6:	430b      	orrs	r3, r1
 800b3f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b3fa:	e003      	b.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b400:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b404:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800b410:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b414:	2300      	movs	r3, #0
 800b416:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b41a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800b41e:	460b      	mov	r3, r1
 800b420:	4313      	orrs	r3, r2
 800b422:	f000 809f 	beq.w	800b564 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b426:	4b4b      	ldr	r3, [pc, #300]	; (800b554 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	4a4a      	ldr	r2, [pc, #296]	; (800b554 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b42c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b430:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b432:	f7f8 fc09 	bl	8003c48 <HAL_GetTick>
 800b436:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b43a:	e00b      	b.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b43c:	f7f8 fc04 	bl	8003c48 <HAL_GetTick>
 800b440:	4602      	mov	r2, r0
 800b442:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b446:	1ad3      	subs	r3, r2, r3
 800b448:	2b64      	cmp	r3, #100	; 0x64
 800b44a:	d903      	bls.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b44c:	2303      	movs	r3, #3
 800b44e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b452:	e005      	b.n	800b460 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b454:	4b3f      	ldr	r3, [pc, #252]	; (800b554 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d0ed      	beq.n	800b43c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b460:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b464:	2b00      	cmp	r3, #0
 800b466:	d179      	bne.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b468:	4b39      	ldr	r3, [pc, #228]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b46a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b46c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b470:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b474:	4053      	eors	r3, r2
 800b476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d015      	beq.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b47e:	4b34      	ldr	r3, [pc, #208]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b486:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b48a:	4b31      	ldr	r3, [pc, #196]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b48c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b48e:	4a30      	ldr	r2, [pc, #192]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b490:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b494:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b496:	4b2e      	ldr	r3, [pc, #184]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b49a:	4a2d      	ldr	r2, [pc, #180]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b49c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b4a0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b4a2:	4a2b      	ldr	r2, [pc, #172]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b4a8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b4aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b4b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4b6:	d118      	bne.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4b8:	f7f8 fbc6 	bl	8003c48 <HAL_GetTick>
 800b4bc:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b4c0:	e00d      	b.n	800b4de <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b4c2:	f7f8 fbc1 	bl	8003c48 <HAL_GetTick>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b4cc:	1ad2      	subs	r2, r2, r3
 800b4ce:	f241 3388 	movw	r3, #5000	; 0x1388
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d903      	bls.n	800b4de <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b4d6:	2303      	movs	r3, #3
 800b4d8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b4dc:	e005      	b.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b4de:	4b1c      	ldr	r3, [pc, #112]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4e2:	f003 0302 	and.w	r3, r3, #2
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d0eb      	beq.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b4ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	d129      	bne.n	800b546 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b4f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b4fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b4fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b502:	d10e      	bne.n	800b522 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b504:	4b12      	ldr	r3, [pc, #72]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b506:	691b      	ldr	r3, [r3, #16]
 800b508:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b50c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b510:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b514:	091a      	lsrs	r2, r3, #4
 800b516:	4b10      	ldr	r3, [pc, #64]	; (800b558 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b518:	4013      	ands	r3, r2
 800b51a:	4a0d      	ldr	r2, [pc, #52]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b51c:	430b      	orrs	r3, r1
 800b51e:	6113      	str	r3, [r2, #16]
 800b520:	e005      	b.n	800b52e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b522:	4b0b      	ldr	r3, [pc, #44]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b524:	691b      	ldr	r3, [r3, #16]
 800b526:	4a0a      	ldr	r2, [pc, #40]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b528:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b52c:	6113      	str	r3, [r2, #16]
 800b52e:	4b08      	ldr	r3, [pc, #32]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b530:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b532:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b536:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b53a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b53e:	4a04      	ldr	r2, [pc, #16]	; (800b550 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b540:	430b      	orrs	r3, r1
 800b542:	6713      	str	r3, [r2, #112]	; 0x70
 800b544:	e00e      	b.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b546:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b54a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b54e:	e009      	b.n	800b564 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b550:	58024400 	.word	0x58024400
 800b554:	58024800 	.word	0x58024800
 800b558:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b55c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b560:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b564:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56c:	f002 0301 	and.w	r3, r2, #1
 800b570:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b574:	2300      	movs	r3, #0
 800b576:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b57a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b57e:	460b      	mov	r3, r1
 800b580:	4313      	orrs	r3, r2
 800b582:	f000 8089 	beq.w	800b698 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b586:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b58a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b58c:	2b28      	cmp	r3, #40	; 0x28
 800b58e:	d86b      	bhi.n	800b668 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b590:	a201      	add	r2, pc, #4	; (adr r2, 800b598 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b596:	bf00      	nop
 800b598:	0800b671 	.word	0x0800b671
 800b59c:	0800b669 	.word	0x0800b669
 800b5a0:	0800b669 	.word	0x0800b669
 800b5a4:	0800b669 	.word	0x0800b669
 800b5a8:	0800b669 	.word	0x0800b669
 800b5ac:	0800b669 	.word	0x0800b669
 800b5b0:	0800b669 	.word	0x0800b669
 800b5b4:	0800b669 	.word	0x0800b669
 800b5b8:	0800b63d 	.word	0x0800b63d
 800b5bc:	0800b669 	.word	0x0800b669
 800b5c0:	0800b669 	.word	0x0800b669
 800b5c4:	0800b669 	.word	0x0800b669
 800b5c8:	0800b669 	.word	0x0800b669
 800b5cc:	0800b669 	.word	0x0800b669
 800b5d0:	0800b669 	.word	0x0800b669
 800b5d4:	0800b669 	.word	0x0800b669
 800b5d8:	0800b653 	.word	0x0800b653
 800b5dc:	0800b669 	.word	0x0800b669
 800b5e0:	0800b669 	.word	0x0800b669
 800b5e4:	0800b669 	.word	0x0800b669
 800b5e8:	0800b669 	.word	0x0800b669
 800b5ec:	0800b669 	.word	0x0800b669
 800b5f0:	0800b669 	.word	0x0800b669
 800b5f4:	0800b669 	.word	0x0800b669
 800b5f8:	0800b671 	.word	0x0800b671
 800b5fc:	0800b669 	.word	0x0800b669
 800b600:	0800b669 	.word	0x0800b669
 800b604:	0800b669 	.word	0x0800b669
 800b608:	0800b669 	.word	0x0800b669
 800b60c:	0800b669 	.word	0x0800b669
 800b610:	0800b669 	.word	0x0800b669
 800b614:	0800b669 	.word	0x0800b669
 800b618:	0800b671 	.word	0x0800b671
 800b61c:	0800b669 	.word	0x0800b669
 800b620:	0800b669 	.word	0x0800b669
 800b624:	0800b669 	.word	0x0800b669
 800b628:	0800b669 	.word	0x0800b669
 800b62c:	0800b669 	.word	0x0800b669
 800b630:	0800b669 	.word	0x0800b669
 800b634:	0800b669 	.word	0x0800b669
 800b638:	0800b671 	.word	0x0800b671
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b63c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b640:	3308      	adds	r3, #8
 800b642:	2101      	movs	r1, #1
 800b644:	4618      	mov	r0, r3
 800b646:	f001 fe95 	bl	800d374 <RCCEx_PLL2_Config>
 800b64a:	4603      	mov	r3, r0
 800b64c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b650:	e00f      	b.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b656:	3328      	adds	r3, #40	; 0x28
 800b658:	2101      	movs	r1, #1
 800b65a:	4618      	mov	r0, r3
 800b65c:	f001 ff3c 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b660:	4603      	mov	r3, r0
 800b662:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b666:	e004      	b.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b668:	2301      	movs	r3, #1
 800b66a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b66e:	e000      	b.n	800b672 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b670:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b672:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b676:	2b00      	cmp	r3, #0
 800b678:	d10a      	bne.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b67a:	4bbf      	ldr	r3, [pc, #764]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b67c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b67e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b686:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b688:	4abb      	ldr	r2, [pc, #748]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b68a:	430b      	orrs	r3, r1
 800b68c:	6553      	str	r3, [r2, #84]	; 0x54
 800b68e:	e003      	b.n	800b698 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b690:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b694:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b698:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a0:	f002 0302 	and.w	r3, r2, #2
 800b6a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b6ae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	4313      	orrs	r3, r2
 800b6b6:	d041      	beq.n	800b73c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b6b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b6be:	2b05      	cmp	r3, #5
 800b6c0:	d824      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b6c2:	a201      	add	r2, pc, #4	; (adr r2, 800b6c8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b6c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6c8:	0800b715 	.word	0x0800b715
 800b6cc:	0800b6e1 	.word	0x0800b6e1
 800b6d0:	0800b6f7 	.word	0x0800b6f7
 800b6d4:	0800b715 	.word	0x0800b715
 800b6d8:	0800b715 	.word	0x0800b715
 800b6dc:	0800b715 	.word	0x0800b715
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6e4:	3308      	adds	r3, #8
 800b6e6:	2101      	movs	r1, #1
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f001 fe43 	bl	800d374 <RCCEx_PLL2_Config>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b6f4:	e00f      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6fa:	3328      	adds	r3, #40	; 0x28
 800b6fc:	2101      	movs	r1, #1
 800b6fe:	4618      	mov	r0, r3
 800b700:	f001 feea 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b704:	4603      	mov	r3, r0
 800b706:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b70a:	e004      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b712:	e000      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b714:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b716:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10a      	bne.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b71e:	4b96      	ldr	r3, [pc, #600]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b722:	f023 0107 	bic.w	r1, r3, #7
 800b726:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b72a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b72c:	4a92      	ldr	r2, [pc, #584]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b72e:	430b      	orrs	r3, r1
 800b730:	6553      	str	r3, [r2, #84]	; 0x54
 800b732:	e003      	b.n	800b73c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b734:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b738:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b73c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b744:	f002 0304 	and.w	r3, r2, #4
 800b748:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b74c:	2300      	movs	r3, #0
 800b74e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b752:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b756:	460b      	mov	r3, r1
 800b758:	4313      	orrs	r3, r2
 800b75a:	d044      	beq.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b75c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b760:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b764:	2b05      	cmp	r3, #5
 800b766:	d825      	bhi.n	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b768:	a201      	add	r2, pc, #4	; (adr r2, 800b770 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b76a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76e:	bf00      	nop
 800b770:	0800b7bd 	.word	0x0800b7bd
 800b774:	0800b789 	.word	0x0800b789
 800b778:	0800b79f 	.word	0x0800b79f
 800b77c:	0800b7bd 	.word	0x0800b7bd
 800b780:	0800b7bd 	.word	0x0800b7bd
 800b784:	0800b7bd 	.word	0x0800b7bd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b788:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b78c:	3308      	adds	r3, #8
 800b78e:	2101      	movs	r1, #1
 800b790:	4618      	mov	r0, r3
 800b792:	f001 fdef 	bl	800d374 <RCCEx_PLL2_Config>
 800b796:	4603      	mov	r3, r0
 800b798:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b79c:	e00f      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b79e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7a2:	3328      	adds	r3, #40	; 0x28
 800b7a4:	2101      	movs	r1, #1
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f001 fe96 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b7ac:	4603      	mov	r3, r0
 800b7ae:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b7b2:	e004      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b7ba:	e000      	b.n	800b7be <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b7bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d10b      	bne.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b7c6:	4b6c      	ldr	r3, [pc, #432]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b7c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7ca:	f023 0107 	bic.w	r1, r3, #7
 800b7ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b7d6:	4a68      	ldr	r2, [pc, #416]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b7d8:	430b      	orrs	r3, r1
 800b7da:	6593      	str	r3, [r2, #88]	; 0x58
 800b7dc:	e003      	b.n	800b7e6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7de:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7e2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b7e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ee:	f002 0320 	and.w	r3, r2, #32
 800b7f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b7fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b800:	460b      	mov	r3, r1
 800b802:	4313      	orrs	r3, r2
 800b804:	d055      	beq.n	800b8b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b806:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b80a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b80e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b812:	d033      	beq.n	800b87c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b814:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b818:	d82c      	bhi.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b81a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b81e:	d02f      	beq.n	800b880 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b820:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b824:	d826      	bhi.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b826:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b82a:	d02b      	beq.n	800b884 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b82c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b830:	d820      	bhi.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b832:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b836:	d012      	beq.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b838:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b83c:	d81a      	bhi.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d022      	beq.n	800b888 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b842:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b846:	d115      	bne.n	800b874 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b848:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b84c:	3308      	adds	r3, #8
 800b84e:	2100      	movs	r1, #0
 800b850:	4618      	mov	r0, r3
 800b852:	f001 fd8f 	bl	800d374 <RCCEx_PLL2_Config>
 800b856:	4603      	mov	r3, r0
 800b858:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b85c:	e015      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b862:	3328      	adds	r3, #40	; 0x28
 800b864:	2102      	movs	r1, #2
 800b866:	4618      	mov	r0, r3
 800b868:	f001 fe36 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b86c:	4603      	mov	r3, r0
 800b86e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b872:	e00a      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b874:	2301      	movs	r3, #1
 800b876:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b87a:	e006      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b87c:	bf00      	nop
 800b87e:	e004      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b880:	bf00      	nop
 800b882:	e002      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b884:	bf00      	nop
 800b886:	e000      	b.n	800b88a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b888:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b88a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d10b      	bne.n	800b8aa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b892:	4b39      	ldr	r3, [pc, #228]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b896:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b89a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b89e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8a2:	4a35      	ldr	r2, [pc, #212]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b8a4:	430b      	orrs	r3, r1
 800b8a6:	6553      	str	r3, [r2, #84]	; 0x54
 800b8a8:	e003      	b.n	800b8b2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8aa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b8ae:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b8b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ba:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b8be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b8c8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	4313      	orrs	r3, r2
 800b8d0:	d058      	beq.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b8d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b8da:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b8de:	d033      	beq.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b8e0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b8e4:	d82c      	bhi.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8ea:	d02f      	beq.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b8ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8f0:	d826      	bhi.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b8f6:	d02b      	beq.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b8f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b8fc:	d820      	bhi.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b902:	d012      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b904:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b908:	d81a      	bhi.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d022      	beq.n	800b954 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b90e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b912:	d115      	bne.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b914:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b918:	3308      	adds	r3, #8
 800b91a:	2100      	movs	r1, #0
 800b91c:	4618      	mov	r0, r3
 800b91e:	f001 fd29 	bl	800d374 <RCCEx_PLL2_Config>
 800b922:	4603      	mov	r3, r0
 800b924:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b928:	e015      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b92e:	3328      	adds	r3, #40	; 0x28
 800b930:	2102      	movs	r1, #2
 800b932:	4618      	mov	r0, r3
 800b934:	f001 fdd0 	bl	800d4d8 <RCCEx_PLL3_Config>
 800b938:	4603      	mov	r3, r0
 800b93a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b93e:	e00a      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b940:	2301      	movs	r3, #1
 800b942:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b946:	e006      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b948:	bf00      	nop
 800b94a:	e004      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b94c:	bf00      	nop
 800b94e:	e002      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b950:	bf00      	nop
 800b952:	e000      	b.n	800b956 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b954:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b956:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d10e      	bne.n	800b97c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b95e:	4b06      	ldr	r3, [pc, #24]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b962:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b966:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b96a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b96e:	4a02      	ldr	r2, [pc, #8]	; (800b978 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b970:	430b      	orrs	r3, r1
 800b972:	6593      	str	r3, [r2, #88]	; 0x58
 800b974:	e006      	b.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b976:	bf00      	nop
 800b978:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b97c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b980:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b984:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b990:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b994:	2300      	movs	r3, #0
 800b996:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b99a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b99e:	460b      	mov	r3, r1
 800b9a0:	4313      	orrs	r3, r2
 800b9a2:	d055      	beq.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b9a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b9ac:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b9b0:	d033      	beq.n	800ba1a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b9b2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b9b6:	d82c      	bhi.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b9b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9bc:	d02f      	beq.n	800ba1e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b9be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9c2:	d826      	bhi.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b9c4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b9c8:	d02b      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b9ca:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b9ce:	d820      	bhi.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b9d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b9d4:	d012      	beq.n	800b9fc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b9d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b9da:	d81a      	bhi.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d022      	beq.n	800ba26 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b9e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b9e4:	d115      	bne.n	800ba12 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9ea:	3308      	adds	r3, #8
 800b9ec:	2100      	movs	r1, #0
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f001 fcc0 	bl	800d374 <RCCEx_PLL2_Config>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b9fa:	e015      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b9fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba00:	3328      	adds	r3, #40	; 0x28
 800ba02:	2102      	movs	r1, #2
 800ba04:	4618      	mov	r0, r3
 800ba06:	f001 fd67 	bl	800d4d8 <RCCEx_PLL3_Config>
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ba10:	e00a      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ba12:	2301      	movs	r3, #1
 800ba14:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ba18:	e006      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ba1a:	bf00      	nop
 800ba1c:	e004      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ba1e:	bf00      	nop
 800ba20:	e002      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ba22:	bf00      	nop
 800ba24:	e000      	b.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800ba26:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d10b      	bne.n	800ba48 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ba30:	4ba1      	ldr	r3, [pc, #644]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ba32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba34:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800ba38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ba40:	4a9d      	ldr	r2, [pc, #628]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ba42:	430b      	orrs	r3, r1
 800ba44:	6593      	str	r3, [r2, #88]	; 0x58
 800ba46:	e003      	b.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba48:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ba4c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ba50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba58:	f002 0308 	and.w	r3, r2, #8
 800ba5c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ba60:	2300      	movs	r3, #0
 800ba62:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ba66:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	d01e      	beq.n	800baae <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ba70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ba78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba7c:	d10c      	bne.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ba7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba82:	3328      	adds	r3, #40	; 0x28
 800ba84:	2102      	movs	r1, #2
 800ba86:	4618      	mov	r0, r3
 800ba88:	f001 fd26 	bl	800d4d8 <RCCEx_PLL3_Config>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d002      	beq.n	800ba98 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ba92:	2301      	movs	r3, #1
 800ba94:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ba98:	4b87      	ldr	r3, [pc, #540]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ba9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba9c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800baa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800baa8:	4a83      	ldr	r2, [pc, #524]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800baaa:	430b      	orrs	r3, r1
 800baac:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800baae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab6:	f002 0310 	and.w	r3, r2, #16
 800baba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800babe:	2300      	movs	r3, #0
 800bac0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800bac4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800bac8:	460b      	mov	r3, r1
 800baca:	4313      	orrs	r3, r2
 800bacc:	d01e      	beq.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bace:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bad2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bada:	d10c      	bne.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800badc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bae0:	3328      	adds	r3, #40	; 0x28
 800bae2:	2102      	movs	r1, #2
 800bae4:	4618      	mov	r0, r3
 800bae6:	f001 fcf7 	bl	800d4d8 <RCCEx_PLL3_Config>
 800baea:	4603      	mov	r3, r0
 800baec:	2b00      	cmp	r3, #0
 800baee:	d002      	beq.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800baf0:	2301      	movs	r3, #1
 800baf2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800baf6:	4b70      	ldr	r3, [pc, #448]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800baf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bafa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bafe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb02:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bb06:	4a6c      	ldr	r2, [pc, #432]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb08:	430b      	orrs	r3, r1
 800bb0a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bb0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb14:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800bb18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bb22:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800bb26:	460b      	mov	r3, r1
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	d03e      	beq.n	800bbaa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800bb2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bb34:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb38:	d022      	beq.n	800bb80 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800bb3a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb3e:	d81b      	bhi.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d003      	beq.n	800bb4c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800bb44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bb48:	d00b      	beq.n	800bb62 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800bb4a:	e015      	b.n	800bb78 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb50:	3308      	adds	r3, #8
 800bb52:	2100      	movs	r1, #0
 800bb54:	4618      	mov	r0, r3
 800bb56:	f001 fc0d 	bl	800d374 <RCCEx_PLL2_Config>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bb60:	e00f      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb66:	3328      	adds	r3, #40	; 0x28
 800bb68:	2102      	movs	r1, #2
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	f001 fcb4 	bl	800d4d8 <RCCEx_PLL3_Config>
 800bb70:	4603      	mov	r3, r0
 800bb72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bb76:	e004      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bb7e:	e000      	b.n	800bb82 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800bb80:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d10b      	bne.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bb8a:	4b4b      	ldr	r3, [pc, #300]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb8e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800bb92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb96:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bb9a:	4a47      	ldr	r2, [pc, #284]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb9c:	430b      	orrs	r3, r1
 800bb9e:	6593      	str	r3, [r2, #88]	; 0x58
 800bba0:	e003      	b.n	800bbaa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bba2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bba6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bbaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800bbb6:	67bb      	str	r3, [r7, #120]	; 0x78
 800bbb8:	2300      	movs	r3, #0
 800bbba:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bbbc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	4313      	orrs	r3, r2
 800bbc4:	d03b      	beq.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800bbc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bbd2:	d01f      	beq.n	800bc14 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800bbd4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800bbd8:	d818      	bhi.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800bbda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bbde:	d003      	beq.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800bbe0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bbe4:	d007      	beq.n	800bbf6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800bbe6:	e011      	b.n	800bc0c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbe8:	4b33      	ldr	r3, [pc, #204]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbec:	4a32      	ldr	r2, [pc, #200]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bbf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800bbf4:	e00f      	b.n	800bc16 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bbf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbfa:	3328      	adds	r3, #40	; 0x28
 800bbfc:	2101      	movs	r1, #1
 800bbfe:	4618      	mov	r0, r3
 800bc00:	f001 fc6a 	bl	800d4d8 <RCCEx_PLL3_Config>
 800bc04:	4603      	mov	r3, r0
 800bc06:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800bc0a:	e004      	b.n	800bc16 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bc12:	e000      	b.n	800bc16 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800bc14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc16:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d10b      	bne.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bc1e:	4b26      	ldr	r3, [pc, #152]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc22:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800bc26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc2e:	4a22      	ldr	r2, [pc, #136]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc30:	430b      	orrs	r3, r1
 800bc32:	6553      	str	r3, [r2, #84]	; 0x54
 800bc34:	e003      	b.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc36:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc3a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800bc3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc46:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800bc4a:	673b      	str	r3, [r7, #112]	; 0x70
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	677b      	str	r3, [r7, #116]	; 0x74
 800bc50:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800bc54:	460b      	mov	r3, r1
 800bc56:	4313      	orrs	r3, r2
 800bc58:	d034      	beq.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800bc5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d003      	beq.n	800bc6c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800bc64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc68:	d007      	beq.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800bc6a:	e011      	b.n	800bc90 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc6c:	4b12      	ldr	r3, [pc, #72]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc70:	4a11      	ldr	r2, [pc, #68]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bc76:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bc78:	e00e      	b.n	800bc98 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bc7e:	3308      	adds	r3, #8
 800bc80:	2102      	movs	r1, #2
 800bc82:	4618      	mov	r0, r3
 800bc84:	f001 fb76 	bl	800d374 <RCCEx_PLL2_Config>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bc8e:	e003      	b.n	800bc98 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800bc90:	2301      	movs	r3, #1
 800bc92:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bc96:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc98:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d10d      	bne.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800bca0:	4b05      	ldr	r3, [pc, #20]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bca4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800bca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcae:	4a02      	ldr	r2, [pc, #8]	; (800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bcb0:	430b      	orrs	r3, r1
 800bcb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bcb4:	e006      	b.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800bcb6:	bf00      	nop
 800bcb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcbc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bcc0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bcc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800bcd0:	66bb      	str	r3, [r7, #104]	; 0x68
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bcd6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800bcda:	460b      	mov	r3, r1
 800bcdc:	4313      	orrs	r3, r2
 800bcde:	d00c      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bce4:	3328      	adds	r3, #40	; 0x28
 800bce6:	2102      	movs	r1, #2
 800bce8:	4618      	mov	r0, r3
 800bcea:	f001 fbf5 	bl	800d4d8 <RCCEx_PLL3_Config>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d002      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bcfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd02:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800bd06:	663b      	str	r3, [r7, #96]	; 0x60
 800bd08:	2300      	movs	r3, #0
 800bd0a:	667b      	str	r3, [r7, #100]	; 0x64
 800bd0c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800bd10:	460b      	mov	r3, r1
 800bd12:	4313      	orrs	r3, r2
 800bd14:	d038      	beq.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800bd16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bd22:	d018      	beq.n	800bd56 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800bd24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bd28:	d811      	bhi.n	800bd4e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bd2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd2e:	d014      	beq.n	800bd5a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800bd30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd34:	d80b      	bhi.n	800bd4e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d011      	beq.n	800bd5e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800bd3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd3e:	d106      	bne.n	800bd4e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd40:	4bc3      	ldr	r3, [pc, #780]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd44:	4ac2      	ldr	r2, [pc, #776]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bd4a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800bd4c:	e008      	b.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800bd54:	e004      	b.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bd56:	bf00      	nop
 800bd58:	e002      	b.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bd5a:	bf00      	nop
 800bd5c:	e000      	b.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bd5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd60:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d10b      	bne.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bd68:	4bb9      	ldr	r3, [pc, #740]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd6c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bd70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd78:	4ab5      	ldr	r2, [pc, #724]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd7a:	430b      	orrs	r3, r1
 800bd7c:	6553      	str	r3, [r2, #84]	; 0x54
 800bd7e:	e003      	b.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bd84:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bd88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800bd94:	65bb      	str	r3, [r7, #88]	; 0x58
 800bd96:	2300      	movs	r3, #0
 800bd98:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bd9a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800bd9e:	460b      	mov	r3, r1
 800bda0:	4313      	orrs	r3, r2
 800bda2:	d009      	beq.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bda4:	4baa      	ldr	r3, [pc, #680]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bda6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bda8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800bdac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bdb2:	4aa7      	ldr	r2, [pc, #668]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdb4:	430b      	orrs	r3, r1
 800bdb6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bdb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800bdc4:	653b      	str	r3, [r7, #80]	; 0x50
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	657b      	str	r3, [r7, #84]	; 0x54
 800bdca:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800bdce:	460b      	mov	r3, r1
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	d00a      	beq.n	800bdea <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bdd4:	4b9e      	ldr	r3, [pc, #632]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdd6:	691b      	ldr	r3, [r3, #16]
 800bdd8:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800bddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bde0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800bde4:	4a9a      	ldr	r2, [pc, #616]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bde6:	430b      	orrs	r3, r1
 800bde8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bdea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800bdf6:	64bb      	str	r3, [r7, #72]	; 0x48
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bdfc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800be00:	460b      	mov	r3, r1
 800be02:	4313      	orrs	r3, r2
 800be04:	d009      	beq.n	800be1a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800be06:	4b92      	ldr	r3, [pc, #584]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be0a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800be0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800be14:	4a8e      	ldr	r2, [pc, #568]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be16:	430b      	orrs	r3, r1
 800be18:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800be1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be22:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800be26:	643b      	str	r3, [r7, #64]	; 0x40
 800be28:	2300      	movs	r3, #0
 800be2a:	647b      	str	r3, [r7, #68]	; 0x44
 800be2c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800be30:	460b      	mov	r3, r1
 800be32:	4313      	orrs	r3, r2
 800be34:	d00e      	beq.n	800be54 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800be36:	4b86      	ldr	r3, [pc, #536]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be38:	691b      	ldr	r3, [r3, #16]
 800be3a:	4a85      	ldr	r2, [pc, #532]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800be40:	6113      	str	r3, [r2, #16]
 800be42:	4b83      	ldr	r3, [pc, #524]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be44:	6919      	ldr	r1, [r3, #16]
 800be46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be4a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800be4e:	4a80      	ldr	r2, [pc, #512]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be50:	430b      	orrs	r3, r1
 800be52:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800be54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800be60:	63bb      	str	r3, [r7, #56]	; 0x38
 800be62:	2300      	movs	r3, #0
 800be64:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be66:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800be6a:	460b      	mov	r3, r1
 800be6c:	4313      	orrs	r3, r2
 800be6e:	d009      	beq.n	800be84 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800be70:	4b77      	ldr	r3, [pc, #476]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be74:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800be78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be7e:	4a74      	ldr	r2, [pc, #464]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be80:	430b      	orrs	r3, r1
 800be82:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800be84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800be90:	633b      	str	r3, [r7, #48]	; 0x30
 800be92:	2300      	movs	r3, #0
 800be94:	637b      	str	r3, [r7, #52]	; 0x34
 800be96:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800be9a:	460b      	mov	r3, r1
 800be9c:	4313      	orrs	r3, r2
 800be9e:	d00a      	beq.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bea0:	4b6b      	ldr	r3, [pc, #428]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bea4:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800bea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800beb0:	4a67      	ldr	r2, [pc, #412]	; (800c050 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800beb2:	430b      	orrs	r3, r1
 800beb4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800beb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800beba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebe:	2100      	movs	r1, #0
 800bec0:	62b9      	str	r1, [r7, #40]	; 0x28
 800bec2:	f003 0301 	and.w	r3, r3, #1
 800bec6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bec8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800becc:	460b      	mov	r3, r1
 800bece:	4313      	orrs	r3, r2
 800bed0:	d011      	beq.n	800bef6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bed6:	3308      	adds	r3, #8
 800bed8:	2100      	movs	r1, #0
 800beda:	4618      	mov	r0, r3
 800bedc:	f001 fa4a 	bl	800d374 <RCCEx_PLL2_Config>
 800bee0:	4603      	mov	r3, r0
 800bee2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bee6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800beea:	2b00      	cmp	r3, #0
 800beec:	d003      	beq.n	800bef6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800beee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bef2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800befa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befe:	2100      	movs	r1, #0
 800bf00:	6239      	str	r1, [r7, #32]
 800bf02:	f003 0302 	and.w	r3, r3, #2
 800bf06:	627b      	str	r3, [r7, #36]	; 0x24
 800bf08:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bf0c:	460b      	mov	r3, r1
 800bf0e:	4313      	orrs	r3, r2
 800bf10:	d011      	beq.n	800bf36 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bf12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf16:	3308      	adds	r3, #8
 800bf18:	2101      	movs	r1, #1
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f001 fa2a 	bl	800d374 <RCCEx_PLL2_Config>
 800bf20:	4603      	mov	r3, r0
 800bf22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bf26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d003      	beq.n	800bf36 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf32:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bf36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3e:	2100      	movs	r1, #0
 800bf40:	61b9      	str	r1, [r7, #24]
 800bf42:	f003 0304 	and.w	r3, r3, #4
 800bf46:	61fb      	str	r3, [r7, #28]
 800bf48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bf4c:	460b      	mov	r3, r1
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	d011      	beq.n	800bf76 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf52:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf56:	3308      	adds	r3, #8
 800bf58:	2102      	movs	r1, #2
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f001 fa0a 	bl	800d374 <RCCEx_PLL2_Config>
 800bf60:	4603      	mov	r3, r0
 800bf62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bf66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d003      	beq.n	800bf76 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf6e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bf72:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bf76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf7e:	2100      	movs	r1, #0
 800bf80:	6139      	str	r1, [r7, #16]
 800bf82:	f003 0308 	and.w	r3, r3, #8
 800bf86:	617b      	str	r3, [r7, #20]
 800bf88:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	4313      	orrs	r3, r2
 800bf90:	d011      	beq.n	800bfb6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bf92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf96:	3328      	adds	r3, #40	; 0x28
 800bf98:	2100      	movs	r1, #0
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	f001 fa9c 	bl	800d4d8 <RCCEx_PLL3_Config>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800bfa6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d003      	beq.n	800bfb6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bfb2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bfb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbe:	2100      	movs	r1, #0
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	f003 0310 	and.w	r3, r3, #16
 800bfc6:	60fb      	str	r3, [r7, #12]
 800bfc8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bfcc:	460b      	mov	r3, r1
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	d011      	beq.n	800bff6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bfd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bfd6:	3328      	adds	r3, #40	; 0x28
 800bfd8:	2101      	movs	r1, #1
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f001 fa7c 	bl	800d4d8 <RCCEx_PLL3_Config>
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bfe6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d003      	beq.n	800bff6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bff2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bffe:	2100      	movs	r1, #0
 800c000:	6039      	str	r1, [r7, #0]
 800c002:	f003 0320 	and.w	r3, r3, #32
 800c006:	607b      	str	r3, [r7, #4]
 800c008:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c00c:	460b      	mov	r3, r1
 800c00e:	4313      	orrs	r3, r2
 800c010:	d011      	beq.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c012:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c016:	3328      	adds	r3, #40	; 0x28
 800c018:	2102      	movs	r1, #2
 800c01a:	4618      	mov	r0, r3
 800c01c:	f001 fa5c 	bl	800d4d8 <RCCEx_PLL3_Config>
 800c020:	4603      	mov	r3, r0
 800c022:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800c026:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d003      	beq.n	800c036 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c02e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800c032:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800c036:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d101      	bne.n	800c042 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c03e:	2300      	movs	r3, #0
 800c040:	e000      	b.n	800c044 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c042:	2301      	movs	r3, #1
}
 800c044:	4618      	mov	r0, r3
 800c046:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800c04a:	46bd      	mov	sp, r7
 800c04c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c050:	58024400 	.word	0x58024400

0800c054 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b090      	sub	sp, #64	; 0x40
 800c058:	af00      	add	r7, sp, #0
 800c05a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c05e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c062:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800c066:	430b      	orrs	r3, r1
 800c068:	f040 8094 	bne.w	800c194 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c06c:	4b9e      	ldr	r3, [pc, #632]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c06e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c070:	f003 0307 	and.w	r3, r3, #7
 800c074:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c078:	2b04      	cmp	r3, #4
 800c07a:	f200 8087 	bhi.w	800c18c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c07e:	a201      	add	r2, pc, #4	; (adr r2, 800c084 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c084:	0800c099 	.word	0x0800c099
 800c088:	0800c0c1 	.word	0x0800c0c1
 800c08c:	0800c0e9 	.word	0x0800c0e9
 800c090:	0800c185 	.word	0x0800c185
 800c094:	0800c111 	.word	0x0800c111
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c098:	4b93      	ldr	r3, [pc, #588]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c0a4:	d108      	bne.n	800c0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c0a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f001 f810 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c0b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c0b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0b4:	f000 bd45 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0bc:	f000 bd41 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0c0:	4b89      	ldr	r3, [pc, #548]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c0cc:	d108      	bne.n	800c0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0ce:	f107 0318 	add.w	r3, r7, #24
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f000 fd54 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c0d8:	69bb      	ldr	r3, [r7, #24]
 800c0da:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0dc:	f000 bd31 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0e4:	f000 bd2d 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0e8:	4b7f      	ldr	r3, [pc, #508]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c0f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0f4:	d108      	bne.n	800c108 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0f6:	f107 030c 	add.w	r3, r7, #12
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f000 fe94 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c104:	f000 bd1d 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c108:	2300      	movs	r3, #0
 800c10a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c10c:	f000 bd19 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c110:	4b75      	ldr	r3, [pc, #468]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c112:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c114:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c118:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c11a:	4b73      	ldr	r3, [pc, #460]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	f003 0304 	and.w	r3, r3, #4
 800c122:	2b04      	cmp	r3, #4
 800c124:	d10c      	bne.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d109      	bne.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c12c:	4b6e      	ldr	r3, [pc, #440]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	08db      	lsrs	r3, r3, #3
 800c132:	f003 0303 	and.w	r3, r3, #3
 800c136:	4a6d      	ldr	r2, [pc, #436]	; (800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c138:	fa22 f303 	lsr.w	r3, r2, r3
 800c13c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c13e:	e01f      	b.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c140:	4b69      	ldr	r3, [pc, #420]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c14c:	d106      	bne.n	800c15c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c14e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c150:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c154:	d102      	bne.n	800c15c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c156:	4b66      	ldr	r3, [pc, #408]	; (800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c158:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c15a:	e011      	b.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c15c:	4b62      	ldr	r3, [pc, #392]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c164:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c168:	d106      	bne.n	800c178 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c16a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c16c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c170:	d102      	bne.n	800c178 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c172:	4b60      	ldr	r3, [pc, #384]	; (800c2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c174:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c176:	e003      	b.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c178:	2300      	movs	r3, #0
 800c17a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c17c:	f000 bce1 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c180:	f000 bcdf 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c184:	4b5c      	ldr	r3, [pc, #368]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c186:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c188:	f000 bcdb 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c18c:	2300      	movs	r3, #0
 800c18e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c190:	f000 bcd7 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c194:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c198:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800c19c:	430b      	orrs	r3, r1
 800c19e:	f040 80ad 	bne.w	800c2fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c1a2:	4b51      	ldr	r3, [pc, #324]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1a6:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800c1aa:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1b2:	d056      	beq.n	800c262 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c1b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1ba:	f200 8090 	bhi.w	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c1be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c0:	2bc0      	cmp	r3, #192	; 0xc0
 800c1c2:	f000 8088 	beq.w	800c2d6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c8:	2bc0      	cmp	r3, #192	; 0xc0
 800c1ca:	f200 8088 	bhi.w	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d0:	2b80      	cmp	r3, #128	; 0x80
 800c1d2:	d032      	beq.n	800c23a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d6:	2b80      	cmp	r3, #128	; 0x80
 800c1d8:	f200 8081 	bhi.w	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d003      	beq.n	800c1ea <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c1e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e4:	2b40      	cmp	r3, #64	; 0x40
 800c1e6:	d014      	beq.n	800c212 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c1e8:	e079      	b.n	800c2de <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c1ea:	4b3f      	ldr	r3, [pc, #252]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1f6:	d108      	bne.n	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f000 ff67 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c204:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c206:	f000 bc9c 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c20a:	2300      	movs	r3, #0
 800c20c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c20e:	f000 bc98 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c212:	4b35      	ldr	r3, [pc, #212]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c21a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c21e:	d108      	bne.n	800c232 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c220:	f107 0318 	add.w	r3, r7, #24
 800c224:	4618      	mov	r0, r3
 800c226:	f000 fcab 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c22e:	f000 bc88 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c232:	2300      	movs	r3, #0
 800c234:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c236:	f000 bc84 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c23a:	4b2b      	ldr	r3, [pc, #172]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c242:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c246:	d108      	bne.n	800c25a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c248:	f107 030c 	add.w	r3, r7, #12
 800c24c:	4618      	mov	r0, r3
 800c24e:	f000 fdeb 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c256:	f000 bc74 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c25a:	2300      	movs	r3, #0
 800c25c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c25e:	f000 bc70 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c262:	4b21      	ldr	r3, [pc, #132]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c266:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c26a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c26c:	4b1e      	ldr	r3, [pc, #120]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f003 0304 	and.w	r3, r3, #4
 800c274:	2b04      	cmp	r3, #4
 800c276:	d10c      	bne.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d109      	bne.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c27e:	4b1a      	ldr	r3, [pc, #104]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	08db      	lsrs	r3, r3, #3
 800c284:	f003 0303 	and.w	r3, r3, #3
 800c288:	4a18      	ldr	r2, [pc, #96]	; (800c2ec <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c28a:	fa22 f303 	lsr.w	r3, r2, r3
 800c28e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c290:	e01f      	b.n	800c2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c292:	4b15      	ldr	r3, [pc, #84]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c29a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c29e:	d106      	bne.n	800c2ae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c2a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c2a6:	d102      	bne.n	800c2ae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c2a8:	4b11      	ldr	r3, [pc, #68]	; (800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c2aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2ac:	e011      	b.n	800c2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c2ae:	4b0e      	ldr	r3, [pc, #56]	; (800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c2ba:	d106      	bne.n	800c2ca <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c2bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2c2:	d102      	bne.n	800c2ca <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c2c4:	4b0b      	ldr	r3, [pc, #44]	; (800c2f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c2c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2c8:	e003      	b.n	800c2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c2ca:	2300      	movs	r3, #0
 800c2cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c2ce:	f000 bc38 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c2d2:	f000 bc36 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c2d6:	4b08      	ldr	r3, [pc, #32]	; (800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c2d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2da:	f000 bc32 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2e2:	f000 bc2e 	b.w	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c2e6:	bf00      	nop
 800c2e8:	58024400 	.word	0x58024400
 800c2ec:	03d09000 	.word	0x03d09000
 800c2f0:	003d0900 	.word	0x003d0900
 800c2f4:	017d7840 	.word	0x017d7840
 800c2f8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c2fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c300:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800c304:	430b      	orrs	r3, r1
 800c306:	f040 809c 	bne.w	800c442 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c30a:	4b9e      	ldr	r3, [pc, #632]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c30c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c30e:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c312:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c316:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c31a:	d054      	beq.n	800c3c6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c31c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c31e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c322:	f200 808b 	bhi.w	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c328:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c32c:	f000 8083 	beq.w	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c332:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c336:	f200 8081 	bhi.w	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c33a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c33c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c340:	d02f      	beq.n	800c3a2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c344:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c348:	d878      	bhi.n	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c34a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d004      	beq.n	800c35a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c352:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c356:	d012      	beq.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c358:	e070      	b.n	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c35a:	4b8a      	ldr	r3, [pc, #552]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c362:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c366:	d107      	bne.n	800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c36c:	4618      	mov	r0, r3
 800c36e:	f000 feaf 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c374:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c376:	e3e4      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c378:	2300      	movs	r3, #0
 800c37a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c37c:	e3e1      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c37e:	4b81      	ldr	r3, [pc, #516]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c386:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c38a:	d107      	bne.n	800c39c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c38c:	f107 0318 	add.w	r3, r7, #24
 800c390:	4618      	mov	r0, r3
 800c392:	f000 fbf5 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c396:	69bb      	ldr	r3, [r7, #24]
 800c398:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c39a:	e3d2      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c39c:	2300      	movs	r3, #0
 800c39e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3a0:	e3cf      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c3a2:	4b78      	ldr	r3, [pc, #480]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c3aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3ae:	d107      	bne.n	800c3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3b0:	f107 030c 	add.w	r3, r7, #12
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f000 fd37 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3be:	e3c0      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3c4:	e3bd      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c3c6:	4b6f      	ldr	r3, [pc, #444]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c3ce:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c3d0:	4b6c      	ldr	r3, [pc, #432]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f003 0304 	and.w	r3, r3, #4
 800c3d8:	2b04      	cmp	r3, #4
 800c3da:	d10c      	bne.n	800c3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c3dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d109      	bne.n	800c3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3e2:	4b68      	ldr	r3, [pc, #416]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	08db      	lsrs	r3, r3, #3
 800c3e8:	f003 0303 	and.w	r3, r3, #3
 800c3ec:	4a66      	ldr	r2, [pc, #408]	; (800c588 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c3ee:	fa22 f303 	lsr.w	r3, r2, r3
 800c3f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c3f4:	e01e      	b.n	800c434 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c3f6:	4b63      	ldr	r3, [pc, #396]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c402:	d106      	bne.n	800c412 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c406:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c40a:	d102      	bne.n	800c412 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c40c:	4b5f      	ldr	r3, [pc, #380]	; (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c40e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c410:	e010      	b.n	800c434 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c412:	4b5c      	ldr	r3, [pc, #368]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c41a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c41e:	d106      	bne.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c426:	d102      	bne.n	800c42e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c428:	4b59      	ldr	r3, [pc, #356]	; (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c42a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c42c:	e002      	b.n	800c434 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c42e:	2300      	movs	r3, #0
 800c430:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c432:	e386      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c434:	e385      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c436:	4b57      	ldr	r3, [pc, #348]	; (800c594 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c438:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c43a:	e382      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c43c:	2300      	movs	r3, #0
 800c43e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c440:	e37f      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c442:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c446:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c44a:	430b      	orrs	r3, r1
 800c44c:	f040 80a7 	bne.w	800c59e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c450:	4b4c      	ldr	r3, [pc, #304]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c454:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c458:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c45a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c45c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c460:	d055      	beq.n	800c50e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c464:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c468:	f200 8096 	bhi.w	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c46c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c46e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c472:	f000 8084 	beq.w	800c57e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c478:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c47c:	f200 808c 	bhi.w	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c482:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c486:	d030      	beq.n	800c4ea <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c48a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c48e:	f200 8083 	bhi.w	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c494:	2b00      	cmp	r3, #0
 800c496:	d004      	beq.n	800c4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c49a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c49e:	d012      	beq.n	800c4c6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c4a0:	e07a      	b.n	800c598 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c4a2:	4b38      	ldr	r3, [pc, #224]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c4aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c4ae:	d107      	bne.n	800c4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c4b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	f000 fe0b 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4be:	e340      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4c4:	e33d      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c4c6:	4b2f      	ldr	r3, [pc, #188]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c4ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4d2:	d107      	bne.n	800c4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c4d4:	f107 0318 	add.w	r3, r7, #24
 800c4d8:	4618      	mov	r0, r3
 800c4da:	f000 fb51 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c4de:	69bb      	ldr	r3, [r7, #24]
 800c4e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4e2:	e32e      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4e8:	e32b      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4ea:	4b26      	ldr	r3, [pc, #152]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c4f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4f6:	d107      	bne.n	800c508 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4f8:	f107 030c 	add.w	r3, r7, #12
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	f000 fc93 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c506:	e31c      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c508:	2300      	movs	r3, #0
 800c50a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c50c:	e319      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c50e:	4b1d      	ldr	r3, [pc, #116]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c512:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c516:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c518:	4b1a      	ldr	r3, [pc, #104]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f003 0304 	and.w	r3, r3, #4
 800c520:	2b04      	cmp	r3, #4
 800c522:	d10c      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c526:	2b00      	cmp	r3, #0
 800c528:	d109      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c52a:	4b16      	ldr	r3, [pc, #88]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	08db      	lsrs	r3, r3, #3
 800c530:	f003 0303 	and.w	r3, r3, #3
 800c534:	4a14      	ldr	r2, [pc, #80]	; (800c588 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c536:	fa22 f303 	lsr.w	r3, r2, r3
 800c53a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c53c:	e01e      	b.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c53e:	4b11      	ldr	r3, [pc, #68]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c546:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c54a:	d106      	bne.n	800c55a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c54c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c54e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c552:	d102      	bne.n	800c55a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c554:	4b0d      	ldr	r3, [pc, #52]	; (800c58c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c556:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c558:	e010      	b.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c55a:	4b0a      	ldr	r3, [pc, #40]	; (800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c562:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c566:	d106      	bne.n	800c576 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c568:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c56a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c56e:	d102      	bne.n	800c576 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c570:	4b07      	ldr	r3, [pc, #28]	; (800c590 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c572:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c574:	e002      	b.n	800c57c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c576:	2300      	movs	r3, #0
 800c578:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c57a:	e2e2      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c57c:	e2e1      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c57e:	4b05      	ldr	r3, [pc, #20]	; (800c594 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c580:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c582:	e2de      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c584:	58024400 	.word	0x58024400
 800c588:	03d09000 	.word	0x03d09000
 800c58c:	003d0900 	.word	0x003d0900
 800c590:	017d7840 	.word	0x017d7840
 800c594:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c598:	2300      	movs	r3, #0
 800c59a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c59c:	e2d1      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c59e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5a2:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c5a6:	430b      	orrs	r3, r1
 800c5a8:	f040 809c 	bne.w	800c6e4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c5ac:	4b93      	ldr	r3, [pc, #588]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c5ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c5b0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c5b4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c5b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5bc:	d054      	beq.n	800c668 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c5be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c5c4:	f200 808b 	bhi.w	800c6de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c5ce:	f000 8083 	beq.w	800c6d8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c5d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5d4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c5d8:	f200 8081 	bhi.w	800c6de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c5dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5e2:	d02f      	beq.n	800c644 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c5e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c5ea:	d878      	bhi.n	800c6de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c5ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d004      	beq.n	800c5fc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c5f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c5f8:	d012      	beq.n	800c620 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c5fa:	e070      	b.n	800c6de <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c5fc:	4b7f      	ldr	r3, [pc, #508]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c604:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c608:	d107      	bne.n	800c61a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c60a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c60e:	4618      	mov	r0, r3
 800c610:	f000 fd5e 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c616:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c618:	e293      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c61a:	2300      	movs	r3, #0
 800c61c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c61e:	e290      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c620:	4b76      	ldr	r3, [pc, #472]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c628:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c62c:	d107      	bne.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c62e:	f107 0318 	add.w	r3, r7, #24
 800c632:	4618      	mov	r0, r3
 800c634:	f000 faa4 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c63c:	e281      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c63e:	2300      	movs	r3, #0
 800c640:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c642:	e27e      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c644:	4b6d      	ldr	r3, [pc, #436]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c64c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c650:	d107      	bne.n	800c662 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c652:	f107 030c 	add.w	r3, r7, #12
 800c656:	4618      	mov	r0, r3
 800c658:	f000 fbe6 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c660:	e26f      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c662:	2300      	movs	r3, #0
 800c664:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c666:	e26c      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c668:	4b64      	ldr	r3, [pc, #400]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c66a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c66c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c670:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c672:	4b62      	ldr	r3, [pc, #392]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	f003 0304 	and.w	r3, r3, #4
 800c67a:	2b04      	cmp	r3, #4
 800c67c:	d10c      	bne.n	800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c67e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c680:	2b00      	cmp	r3, #0
 800c682:	d109      	bne.n	800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c684:	4b5d      	ldr	r3, [pc, #372]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	08db      	lsrs	r3, r3, #3
 800c68a:	f003 0303 	and.w	r3, r3, #3
 800c68e:	4a5c      	ldr	r2, [pc, #368]	; (800c800 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c690:	fa22 f303 	lsr.w	r3, r2, r3
 800c694:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c696:	e01e      	b.n	800c6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c698:	4b58      	ldr	r3, [pc, #352]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c6a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c6a4:	d106      	bne.n	800c6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c6a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c6ac:	d102      	bne.n	800c6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c6ae:	4b55      	ldr	r3, [pc, #340]	; (800c804 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c6b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c6b2:	e010      	b.n	800c6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c6b4:	4b51      	ldr	r3, [pc, #324]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6bc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c6c0:	d106      	bne.n	800c6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c6c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6c8:	d102      	bne.n	800c6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c6ca:	4b4f      	ldr	r3, [pc, #316]	; (800c808 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c6cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c6ce:	e002      	b.n	800c6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c6d4:	e235      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c6d6:	e234      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c6d8:	4b4c      	ldr	r3, [pc, #304]	; (800c80c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c6da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6dc:	e231      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c6de:	2300      	movs	r3, #0
 800c6e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6e2:	e22e      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c6e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6e8:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c6ec:	430b      	orrs	r3, r1
 800c6ee:	f040 808f 	bne.w	800c810 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c6f2:	4b42      	ldr	r3, [pc, #264]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c6f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c6f6:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c6fa:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c702:	d06b      	beq.n	800c7dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c706:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c70a:	d874      	bhi.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c70e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c712:	d056      	beq.n	800c7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c716:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c71a:	d86c      	bhi.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c71c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c71e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c722:	d03b      	beq.n	800c79c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c726:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c72a:	d864      	bhi.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c72c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c72e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c732:	d021      	beq.n	800c778 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c736:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c73a:	d85c      	bhi.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c73c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d004      	beq.n	800c74c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c744:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c748:	d004      	beq.n	800c754 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c74a:	e054      	b.n	800c7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c74c:	f7fe fa0a 	bl	800ab64 <HAL_RCC_GetPCLK1Freq>
 800c750:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c752:	e1f6      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c754:	4b29      	ldr	r3, [pc, #164]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c75c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c760:	d107      	bne.n	800c772 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c762:	f107 0318 	add.w	r3, r7, #24
 800c766:	4618      	mov	r0, r3
 800c768:	f000 fa0a 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c76c:	69fb      	ldr	r3, [r7, #28]
 800c76e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c770:	e1e7      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c772:	2300      	movs	r3, #0
 800c774:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c776:	e1e4      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c778:	4b20      	ldr	r3, [pc, #128]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c780:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c784:	d107      	bne.n	800c796 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c786:	f107 030c 	add.w	r3, r7, #12
 800c78a:	4618      	mov	r0, r3
 800c78c:	f000 fb4c 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c790:	693b      	ldr	r3, [r7, #16]
 800c792:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c794:	e1d5      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c796:	2300      	movs	r3, #0
 800c798:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c79a:	e1d2      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c79c:	4b17      	ldr	r3, [pc, #92]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f003 0304 	and.w	r3, r3, #4
 800c7a4:	2b04      	cmp	r3, #4
 800c7a6:	d109      	bne.n	800c7bc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c7a8:	4b14      	ldr	r3, [pc, #80]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	08db      	lsrs	r3, r3, #3
 800c7ae:	f003 0303 	and.w	r3, r3, #3
 800c7b2:	4a13      	ldr	r2, [pc, #76]	; (800c800 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c7b4:	fa22 f303 	lsr.w	r3, r2, r3
 800c7b8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7ba:	e1c2      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7bc:	2300      	movs	r3, #0
 800c7be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7c0:	e1bf      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c7c2:	4b0e      	ldr	r3, [pc, #56]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7ce:	d102      	bne.n	800c7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c7d0:	4b0c      	ldr	r3, [pc, #48]	; (800c804 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c7d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7d4:	e1b5      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7da:	e1b2      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c7dc:	4b07      	ldr	r3, [pc, #28]	; (800c7fc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7e4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c7e8:	d102      	bne.n	800c7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c7ea:	4b07      	ldr	r3, [pc, #28]	; (800c808 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c7ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7ee:	e1a8      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7f4:	e1a5      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c7fa:	e1a2      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c7fc:	58024400 	.word	0x58024400
 800c800:	03d09000 	.word	0x03d09000
 800c804:	003d0900 	.word	0x003d0900
 800c808:	017d7840 	.word	0x017d7840
 800c80c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c810:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c814:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c818:	430b      	orrs	r3, r1
 800c81a:	d173      	bne.n	800c904 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c81c:	4b9c      	ldr	r3, [pc, #624]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c81e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c820:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c824:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c828:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c82c:	d02f      	beq.n	800c88e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c830:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c834:	d863      	bhi.n	800c8fe <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d004      	beq.n	800c846 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c83c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c83e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c842:	d012      	beq.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c844:	e05b      	b.n	800c8fe <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c846:	4b92      	ldr	r3, [pc, #584]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c84e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c852:	d107      	bne.n	800c864 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c854:	f107 0318 	add.w	r3, r7, #24
 800c858:	4618      	mov	r0, r3
 800c85a:	f000 f991 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c85e:	69bb      	ldr	r3, [r7, #24]
 800c860:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c862:	e16e      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c864:	2300      	movs	r3, #0
 800c866:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c868:	e16b      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c86a:	4b89      	ldr	r3, [pc, #548]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c872:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c876:	d107      	bne.n	800c888 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c878:	f107 030c 	add.w	r3, r7, #12
 800c87c:	4618      	mov	r0, r3
 800c87e:	f000 fad3 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c886:	e15c      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c888:	2300      	movs	r3, #0
 800c88a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c88c:	e159      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c88e:	4b80      	ldr	r3, [pc, #512]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c892:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c896:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c898:	4b7d      	ldr	r3, [pc, #500]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f003 0304 	and.w	r3, r3, #4
 800c8a0:	2b04      	cmp	r3, #4
 800c8a2:	d10c      	bne.n	800c8be <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c8a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d109      	bne.n	800c8be <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c8aa:	4b79      	ldr	r3, [pc, #484]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	08db      	lsrs	r3, r3, #3
 800c8b0:	f003 0303 	and.w	r3, r3, #3
 800c8b4:	4a77      	ldr	r2, [pc, #476]	; (800ca94 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c8b6:	fa22 f303 	lsr.w	r3, r2, r3
 800c8ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8bc:	e01e      	b.n	800c8fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c8be:	4b74      	ldr	r3, [pc, #464]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8ca:	d106      	bne.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c8cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c8d2:	d102      	bne.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c8d4:	4b70      	ldr	r3, [pc, #448]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c8d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8d8:	e010      	b.n	800c8fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c8da:	4b6d      	ldr	r3, [pc, #436]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c8e2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c8e6:	d106      	bne.n	800c8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c8e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c8ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c8ee:	d102      	bne.n	800c8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c8f0:	4b6a      	ldr	r3, [pc, #424]	; (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c8f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c8f4:	e002      	b.n	800c8fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c8fa:	e122      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c8fc:	e121      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c8fe:	2300      	movs	r3, #0
 800c900:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c902:	e11e      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c904:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c908:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c90c:	430b      	orrs	r3, r1
 800c90e:	d133      	bne.n	800c978 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c910:	4b5f      	ldr	r3, [pc, #380]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c912:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c914:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c918:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c91a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d004      	beq.n	800c92a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c926:	d012      	beq.n	800c94e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c928:	e023      	b.n	800c972 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c92a:	4b59      	ldr	r3, [pc, #356]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c932:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c936:	d107      	bne.n	800c948 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c938:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c93c:	4618      	mov	r0, r3
 800c93e:	f000 fbc7 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c944:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c946:	e0fc      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c948:	2300      	movs	r3, #0
 800c94a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c94c:	e0f9      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c94e:	4b50      	ldr	r3, [pc, #320]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c956:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c95a:	d107      	bne.n	800c96c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c95c:	f107 0318 	add.w	r3, r7, #24
 800c960:	4618      	mov	r0, r3
 800c962:	f000 f90d 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c966:	6a3b      	ldr	r3, [r7, #32]
 800c968:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c96a:	e0ea      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c96c:	2300      	movs	r3, #0
 800c96e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c970:	e0e7      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c972:	2300      	movs	r3, #0
 800c974:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c976:	e0e4      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c978:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c97c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c980:	430b      	orrs	r3, r1
 800c982:	f040 808d 	bne.w	800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c986:	4b42      	ldr	r3, [pc, #264]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c98a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c98e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c992:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c996:	d06b      	beq.n	800ca70 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c99a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c99e:	d874      	bhi.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c9a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9a6:	d056      	beq.n	800ca56 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9ae:	d86c      	bhi.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c9b6:	d03b      	beq.n	800ca30 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c9be:	d864      	bhi.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c9c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c9c6:	d021      	beq.n	800ca0c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c9c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c9ce:	d85c      	bhi.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c9d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d004      	beq.n	800c9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c9d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c9dc:	d004      	beq.n	800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c9de:	e054      	b.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c9e0:	f000 f8b8 	bl	800cb54 <HAL_RCCEx_GetD3PCLK1Freq>
 800c9e4:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c9e6:	e0ac      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c9e8:	4b29      	ldr	r3, [pc, #164]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c9f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c9f4:	d107      	bne.n	800ca06 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c9f6:	f107 0318 	add.w	r3, r7, #24
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f000 f8c0 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ca00:	69fb      	ldr	r3, [r7, #28]
 800ca02:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca04:	e09d      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca06:	2300      	movs	r3, #0
 800ca08:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca0a:	e09a      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ca0c:	4b20      	ldr	r3, [pc, #128]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca18:	d107      	bne.n	800ca2a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ca1a:	f107 030c 	add.w	r3, r7, #12
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f000 fa02 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ca24:	693b      	ldr	r3, [r7, #16]
 800ca26:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca28:	e08b      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca2e:	e088      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ca30:	4b17      	ldr	r3, [pc, #92]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	f003 0304 	and.w	r3, r3, #4
 800ca38:	2b04      	cmp	r3, #4
 800ca3a:	d109      	bne.n	800ca50 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca3c:	4b14      	ldr	r3, [pc, #80]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	08db      	lsrs	r3, r3, #3
 800ca42:	f003 0303 	and.w	r3, r3, #3
 800ca46:	4a13      	ldr	r2, [pc, #76]	; (800ca94 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ca48:	fa22 f303 	lsr.w	r3, r2, r3
 800ca4c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca4e:	e078      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca50:	2300      	movs	r3, #0
 800ca52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca54:	e075      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ca56:	4b0e      	ldr	r3, [pc, #56]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca62:	d102      	bne.n	800ca6a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ca64:	4b0c      	ldr	r3, [pc, #48]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ca66:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca68:	e06b      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca6e:	e068      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ca70:	4b07      	ldr	r3, [pc, #28]	; (800ca90 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ca78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca7c:	d102      	bne.n	800ca84 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ca7e:	4b07      	ldr	r3, [pc, #28]	; (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ca80:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca82:	e05e      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca84:	2300      	movs	r3, #0
 800ca86:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca88:	e05b      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ca8e:	e058      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ca90:	58024400 	.word	0x58024400
 800ca94:	03d09000 	.word	0x03d09000
 800ca98:	003d0900 	.word	0x003d0900
 800ca9c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800caa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800caa4:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800caa8:	430b      	orrs	r3, r1
 800caaa:	d148      	bne.n	800cb3e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800caac:	4b27      	ldr	r3, [pc, #156]	; (800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800caae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cab0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cab4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800cab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cab8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cabc:	d02a      	beq.n	800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800cabe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cac0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cac4:	d838      	bhi.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800cac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d004      	beq.n	800cad6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800cacc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cace:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cad2:	d00d      	beq.n	800caf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800cad4:	e030      	b.n	800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cad6:	4b1d      	ldr	r3, [pc, #116]	; (800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cade:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cae2:	d102      	bne.n	800caea <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800cae4:	4b1a      	ldr	r3, [pc, #104]	; (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800cae6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cae8:	e02b      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caea:	2300      	movs	r3, #0
 800caec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800caee:	e028      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800caf0:	4b16      	ldr	r3, [pc, #88]	; (800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800caf8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cafc:	d107      	bne.n	800cb0e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cafe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb02:	4618      	mov	r0, r3
 800cb04:	f000 fae4 	bl	800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cb08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb0c:	e019      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb12:	e016      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb14:	4b0d      	ldr	r3, [pc, #52]	; (800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb20:	d107      	bne.n	800cb32 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb22:	f107 0318 	add.w	r3, r7, #24
 800cb26:	4618      	mov	r0, r3
 800cb28:	f000 f82a 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cb2c:	69fb      	ldr	r3, [r7, #28]
 800cb2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cb30:	e007      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cb32:	2300      	movs	r3, #0
 800cb34:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb36:	e004      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cb38:	2300      	movs	r3, #0
 800cb3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb3c:	e001      	b.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800cb42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	3740      	adds	r7, #64	; 0x40
 800cb48:	46bd      	mov	sp, r7
 800cb4a:	bd80      	pop	{r7, pc}
 800cb4c:	58024400 	.word	0x58024400
 800cb50:	017d7840 	.word	0x017d7840

0800cb54 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800cb54:	b580      	push	{r7, lr}
 800cb56:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cb58:	f7fd ffd4 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800cb5c:	4602      	mov	r2, r0
 800cb5e:	4b06      	ldr	r3, [pc, #24]	; (800cb78 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800cb60:	6a1b      	ldr	r3, [r3, #32]
 800cb62:	091b      	lsrs	r3, r3, #4
 800cb64:	f003 0307 	and.w	r3, r3, #7
 800cb68:	4904      	ldr	r1, [pc, #16]	; (800cb7c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800cb6a:	5ccb      	ldrb	r3, [r1, r3]
 800cb6c:	f003 031f 	and.w	r3, r3, #31
 800cb70:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800cb74:	4618      	mov	r0, r3
 800cb76:	bd80      	pop	{r7, pc}
 800cb78:	58024400 	.word	0x58024400
 800cb7c:	08017530 	.word	0x08017530

0800cb80 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800cb80:	b480      	push	{r7}
 800cb82:	b089      	sub	sp, #36	; 0x24
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cb88:	4ba1      	ldr	r3, [pc, #644]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb8c:	f003 0303 	and.w	r3, r3, #3
 800cb90:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800cb92:	4b9f      	ldr	r3, [pc, #636]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb96:	0b1b      	lsrs	r3, r3, #12
 800cb98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cb9c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cb9e:	4b9c      	ldr	r3, [pc, #624]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cba2:	091b      	lsrs	r3, r3, #4
 800cba4:	f003 0301 	and.w	r3, r3, #1
 800cba8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800cbaa:	4b99      	ldr	r3, [pc, #612]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cbae:	08db      	lsrs	r3, r3, #3
 800cbb0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cbb4:	693a      	ldr	r2, [r7, #16]
 800cbb6:	fb02 f303 	mul.w	r3, r2, r3
 800cbba:	ee07 3a90 	vmov	s15, r3
 800cbbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbc2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	f000 8111 	beq.w	800cdf0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	2b02      	cmp	r3, #2
 800cbd2:	f000 8083 	beq.w	800ccdc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800cbd6:	69bb      	ldr	r3, [r7, #24]
 800cbd8:	2b02      	cmp	r3, #2
 800cbda:	f200 80a1 	bhi.w	800cd20 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800cbde:	69bb      	ldr	r3, [r7, #24]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d003      	beq.n	800cbec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800cbe4:	69bb      	ldr	r3, [r7, #24]
 800cbe6:	2b01      	cmp	r3, #1
 800cbe8:	d056      	beq.n	800cc98 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800cbea:	e099      	b.n	800cd20 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cbec:	4b88      	ldr	r3, [pc, #544]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f003 0320 	and.w	r3, r3, #32
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d02d      	beq.n	800cc54 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbf8:	4b85      	ldr	r3, [pc, #532]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	08db      	lsrs	r3, r3, #3
 800cbfe:	f003 0303 	and.w	r3, r3, #3
 800cc02:	4a84      	ldr	r2, [pc, #528]	; (800ce14 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800cc04:	fa22 f303 	lsr.w	r3, r2, r3
 800cc08:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	ee07 3a90 	vmov	s15, r3
 800cc10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc14:	697b      	ldr	r3, [r7, #20]
 800cc16:	ee07 3a90 	vmov	s15, r3
 800cc1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc22:	4b7b      	ldr	r3, [pc, #492]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc2a:	ee07 3a90 	vmov	s15, r3
 800cc2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc32:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc36:	eddf 5a78 	vldr	s11, [pc, #480]	; 800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cc3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc4e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cc52:	e087      	b.n	800cd64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	ee07 3a90 	vmov	s15, r3
 800cc5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc5e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800ce1c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800cc62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc66:	4b6a      	ldr	r3, [pc, #424]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc6e:	ee07 3a90 	vmov	s15, r3
 800cc72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc76:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc7a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cc7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc96:	e065      	b.n	800cd64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cc98:	697b      	ldr	r3, [r7, #20]
 800cc9a:	ee07 3a90 	vmov	s15, r3
 800cc9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cca2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800ce20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccaa:	4b59      	ldr	r3, [pc, #356]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ccac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccb2:	ee07 3a90 	vmov	s15, r3
 800ccb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccba:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccbe:	eddf 5a56 	vldr	s11, [pc, #344]	; 800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ccc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ccce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ccda:	e043      	b.n	800cd64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	ee07 3a90 	vmov	s15, r3
 800cce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cce6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800ce24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ccea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccee:	4b48      	ldr	r3, [pc, #288]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ccf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccf6:	ee07 3a90 	vmov	s15, r3
 800ccfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccfe:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd02:	eddf 5a45 	vldr	s11, [pc, #276]	; 800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cd06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd1e:	e021      	b.n	800cd64 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	ee07 3a90 	vmov	s15, r3
 800cd26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd2a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800ce20 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cd2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd32:	4b37      	ldr	r3, [pc, #220]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd3a:	ee07 3a90 	vmov	s15, r3
 800cd3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd42:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd46:	eddf 5a34 	vldr	s11, [pc, #208]	; 800ce18 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cd4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd62:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cd64:	4b2a      	ldr	r3, [pc, #168]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd68:	0a5b      	lsrs	r3, r3, #9
 800cd6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd6e:	ee07 3a90 	vmov	s15, r3
 800cd72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd7e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd8a:	ee17 2a90 	vmov	r2, s15
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cd92:	4b1f      	ldr	r3, [pc, #124]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd96:	0c1b      	lsrs	r3, r3, #16
 800cd98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd9c:	ee07 3a90 	vmov	s15, r3
 800cda0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cda4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cda8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cdac:	edd7 6a07 	vldr	s13, [r7, #28]
 800cdb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cdb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cdb8:	ee17 2a90 	vmov	r2, s15
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cdc0:	4b13      	ldr	r3, [pc, #76]	; (800ce10 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc4:	0e1b      	lsrs	r3, r3, #24
 800cdc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cdca:	ee07 3a90 	vmov	s15, r3
 800cdce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cdd6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cdda:	edd7 6a07 	vldr	s13, [r7, #28]
 800cdde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cde2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cde6:	ee17 2a90 	vmov	r2, s15
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800cdee:	e008      	b.n	800ce02 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	609a      	str	r2, [r3, #8]
}
 800ce02:	bf00      	nop
 800ce04:	3724      	adds	r7, #36	; 0x24
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr
 800ce0e:	bf00      	nop
 800ce10:	58024400 	.word	0x58024400
 800ce14:	03d09000 	.word	0x03d09000
 800ce18:	46000000 	.word	0x46000000
 800ce1c:	4c742400 	.word	0x4c742400
 800ce20:	4a742400 	.word	0x4a742400
 800ce24:	4bbebc20 	.word	0x4bbebc20

0800ce28 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b089      	sub	sp, #36	; 0x24
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ce30:	4ba1      	ldr	r3, [pc, #644]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce34:	f003 0303 	and.w	r3, r3, #3
 800ce38:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ce3a:	4b9f      	ldr	r3, [pc, #636]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce3e:	0d1b      	lsrs	r3, r3, #20
 800ce40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce44:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ce46:	4b9c      	ldr	r3, [pc, #624]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce4a:	0a1b      	lsrs	r3, r3, #8
 800ce4c:	f003 0301 	and.w	r3, r3, #1
 800ce50:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ce52:	4b99      	ldr	r3, [pc, #612]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce56:	08db      	lsrs	r3, r3, #3
 800ce58:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ce5c:	693a      	ldr	r2, [r7, #16]
 800ce5e:	fb02 f303 	mul.w	r3, r2, r3
 800ce62:	ee07 3a90 	vmov	s15, r3
 800ce66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce6a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	f000 8111 	beq.w	800d098 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	2b02      	cmp	r3, #2
 800ce7a:	f000 8083 	beq.w	800cf84 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ce7e:	69bb      	ldr	r3, [r7, #24]
 800ce80:	2b02      	cmp	r3, #2
 800ce82:	f200 80a1 	bhi.w	800cfc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ce86:	69bb      	ldr	r3, [r7, #24]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d003      	beq.n	800ce94 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ce8c:	69bb      	ldr	r3, [r7, #24]
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d056      	beq.n	800cf40 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ce92:	e099      	b.n	800cfc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce94:	4b88      	ldr	r3, [pc, #544]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	f003 0320 	and.w	r3, r3, #32
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d02d      	beq.n	800cefc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cea0:	4b85      	ldr	r3, [pc, #532]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	08db      	lsrs	r3, r3, #3
 800cea6:	f003 0303 	and.w	r3, r3, #3
 800ceaa:	4a84      	ldr	r2, [pc, #528]	; (800d0bc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ceac:	fa22 f303 	lsr.w	r3, r2, r3
 800ceb0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ceb2:	68bb      	ldr	r3, [r7, #8]
 800ceb4:	ee07 3a90 	vmov	s15, r3
 800ceb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	ee07 3a90 	vmov	s15, r3
 800cec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ceca:	4b7b      	ldr	r3, [pc, #492]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ced2:	ee07 3a90 	vmov	s15, r3
 800ced6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ceda:	ed97 6a03 	vldr	s12, [r7, #12]
 800cede:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ceea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ceee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cef6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cefa:	e087      	b.n	800d00c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	ee07 3a90 	vmov	s15, r3
 800cf02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf06:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d0c4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cf0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf0e:	4b6a      	ldr	r3, [pc, #424]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf16:	ee07 3a90 	vmov	s15, r3
 800cf1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf1e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf22:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cf26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf3e:	e065      	b.n	800d00c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	ee07 3a90 	vmov	s15, r3
 800cf46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf4a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cf4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf52:	4b59      	ldr	r3, [pc, #356]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf5a:	ee07 3a90 	vmov	s15, r3
 800cf5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf62:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf66:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cf6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf82:	e043      	b.n	800d00c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf84:	697b      	ldr	r3, [r7, #20]
 800cf86:	ee07 3a90 	vmov	s15, r3
 800cf8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf8e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d0cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cf92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf96:	4b48      	ldr	r3, [pc, #288]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf9e:	ee07 3a90 	vmov	s15, r3
 800cfa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cfa6:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfaa:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cfae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cfb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cfba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cfc6:	e021      	b.n	800d00c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cfc8:	697b      	ldr	r3, [r7, #20]
 800cfca:	ee07 3a90 	vmov	s15, r3
 800cfce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfd2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d0c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cfd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cfda:	4b37      	ldr	r3, [pc, #220]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cfdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfe2:	ee07 3a90 	vmov	s15, r3
 800cfe6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cfea:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfee:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d0c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cff2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cff6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cffa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cffe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d002:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d006:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d00a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d00c:	4b2a      	ldr	r3, [pc, #168]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d00e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d010:	0a5b      	lsrs	r3, r3, #9
 800d012:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d016:	ee07 3a90 	vmov	s15, r3
 800d01a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d01e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d022:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d026:	edd7 6a07 	vldr	s13, [r7, #28]
 800d02a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d02e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d032:	ee17 2a90 	vmov	r2, s15
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d03a:	4b1f      	ldr	r3, [pc, #124]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d03c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d03e:	0c1b      	lsrs	r3, r3, #16
 800d040:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d044:	ee07 3a90 	vmov	s15, r3
 800d048:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d04c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d050:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d054:	edd7 6a07 	vldr	s13, [r7, #28]
 800d058:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d05c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d060:	ee17 2a90 	vmov	r2, s15
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d068:	4b13      	ldr	r3, [pc, #76]	; (800d0b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d06a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d06c:	0e1b      	lsrs	r3, r3, #24
 800d06e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d072:	ee07 3a90 	vmov	s15, r3
 800d076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d07a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d07e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d082:	edd7 6a07 	vldr	s13, [r7, #28]
 800d086:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d08a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d08e:	ee17 2a90 	vmov	r2, s15
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d096:	e008      	b.n	800d0aa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2200      	movs	r2, #0
 800d09c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	609a      	str	r2, [r3, #8]
}
 800d0aa:	bf00      	nop
 800d0ac:	3724      	adds	r7, #36	; 0x24
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr
 800d0b6:	bf00      	nop
 800d0b8:	58024400 	.word	0x58024400
 800d0bc:	03d09000 	.word	0x03d09000
 800d0c0:	46000000 	.word	0x46000000
 800d0c4:	4c742400 	.word	0x4c742400
 800d0c8:	4a742400 	.word	0x4a742400
 800d0cc:	4bbebc20 	.word	0x4bbebc20

0800d0d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b089      	sub	sp, #36	; 0x24
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d0d8:	4ba0      	ldr	r3, [pc, #640]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0dc:	f003 0303 	and.w	r3, r3, #3
 800d0e0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d0e2:	4b9e      	ldr	r3, [pc, #632]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0e6:	091b      	lsrs	r3, r3, #4
 800d0e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d0ec:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d0ee:	4b9b      	ldr	r3, [pc, #620]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0f2:	f003 0301 	and.w	r3, r3, #1
 800d0f6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d0f8:	4b98      	ldr	r3, [pc, #608]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0fc:	08db      	lsrs	r3, r3, #3
 800d0fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d102:	693a      	ldr	r2, [r7, #16]
 800d104:	fb02 f303 	mul.w	r3, r2, r3
 800d108:	ee07 3a90 	vmov	s15, r3
 800d10c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d110:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d114:	697b      	ldr	r3, [r7, #20]
 800d116:	2b00      	cmp	r3, #0
 800d118:	f000 8111 	beq.w	800d33e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d11c:	69bb      	ldr	r3, [r7, #24]
 800d11e:	2b02      	cmp	r3, #2
 800d120:	f000 8083 	beq.w	800d22a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d124:	69bb      	ldr	r3, [r7, #24]
 800d126:	2b02      	cmp	r3, #2
 800d128:	f200 80a1 	bhi.w	800d26e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d12c:	69bb      	ldr	r3, [r7, #24]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d003      	beq.n	800d13a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d132:	69bb      	ldr	r3, [r7, #24]
 800d134:	2b01      	cmp	r3, #1
 800d136:	d056      	beq.n	800d1e6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d138:	e099      	b.n	800d26e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d13a:	4b88      	ldr	r3, [pc, #544]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	f003 0320 	and.w	r3, r3, #32
 800d142:	2b00      	cmp	r3, #0
 800d144:	d02d      	beq.n	800d1a2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d146:	4b85      	ldr	r3, [pc, #532]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	08db      	lsrs	r3, r3, #3
 800d14c:	f003 0303 	and.w	r3, r3, #3
 800d150:	4a83      	ldr	r2, [pc, #524]	; (800d360 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d152:	fa22 f303 	lsr.w	r3, r2, r3
 800d156:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	ee07 3a90 	vmov	s15, r3
 800d15e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	ee07 3a90 	vmov	s15, r3
 800d168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d16c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d170:	4b7a      	ldr	r3, [pc, #488]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d174:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d178:	ee07 3a90 	vmov	s15, r3
 800d17c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d180:	ed97 6a03 	vldr	s12, [r7, #12]
 800d184:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d364 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d188:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d18c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d190:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d194:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d19c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d1a0:	e087      	b.n	800d2b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d1a2:	697b      	ldr	r3, [r7, #20]
 800d1a4:	ee07 3a90 	vmov	s15, r3
 800d1a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1ac:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d368 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d1b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1b4:	4b69      	ldr	r3, [pc, #420]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d1b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1bc:	ee07 3a90 	vmov	s15, r3
 800d1c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1c4:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1c8:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d364 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d1cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1d4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d1e4:	e065      	b.n	800d2b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	ee07 3a90 	vmov	s15, r3
 800d1ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1f0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d36c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d1f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1f8:	4b58      	ldr	r3, [pc, #352]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d1fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d200:	ee07 3a90 	vmov	s15, r3
 800d204:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d208:	ed97 6a03 	vldr	s12, [r7, #12]
 800d20c:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d364 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d210:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d214:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d218:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d21c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d220:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d224:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d228:	e043      	b.n	800d2b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	ee07 3a90 	vmov	s15, r3
 800d230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d234:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d370 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d238:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d23c:	4b47      	ldr	r3, [pc, #284]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d244:	ee07 3a90 	vmov	s15, r3
 800d248:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d24c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d250:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d364 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d254:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d258:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d25c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d260:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d264:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d268:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d26c:	e021      	b.n	800d2b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	ee07 3a90 	vmov	s15, r3
 800d274:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d278:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d368 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d27c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d280:	4b36      	ldr	r3, [pc, #216]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d288:	ee07 3a90 	vmov	s15, r3
 800d28c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d290:	ed97 6a03 	vldr	s12, [r7, #12]
 800d294:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d364 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d298:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d29c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d2a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d2a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d2a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d2b0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d2b2:	4b2a      	ldr	r3, [pc, #168]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2b6:	0a5b      	lsrs	r3, r3, #9
 800d2b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2bc:	ee07 3a90 	vmov	s15, r3
 800d2c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2cc:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2d8:	ee17 2a90 	vmov	r2, s15
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d2e0:	4b1e      	ldr	r3, [pc, #120]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e4:	0c1b      	lsrs	r3, r3, #16
 800d2e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d2ea:	ee07 3a90 	vmov	s15, r3
 800d2ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d2f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2fa:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d302:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d306:	ee17 2a90 	vmov	r2, s15
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d30e:	4b13      	ldr	r3, [pc, #76]	; (800d35c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d312:	0e1b      	lsrs	r3, r3, #24
 800d314:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d318:	ee07 3a90 	vmov	s15, r3
 800d31c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d320:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d324:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d328:	edd7 6a07 	vldr	s13, [r7, #28]
 800d32c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d330:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d334:	ee17 2a90 	vmov	r2, s15
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d33c:	e008      	b.n	800d350 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	2200      	movs	r2, #0
 800d342:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2200      	movs	r2, #0
 800d348:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2200      	movs	r2, #0
 800d34e:	609a      	str	r2, [r3, #8]
}
 800d350:	bf00      	nop
 800d352:	3724      	adds	r7, #36	; 0x24
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr
 800d35c:	58024400 	.word	0x58024400
 800d360:	03d09000 	.word	0x03d09000
 800d364:	46000000 	.word	0x46000000
 800d368:	4c742400 	.word	0x4c742400
 800d36c:	4a742400 	.word	0x4a742400
 800d370:	4bbebc20 	.word	0x4bbebc20

0800d374 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b084      	sub	sp, #16
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d37e:	2300      	movs	r3, #0
 800d380:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d382:	4b53      	ldr	r3, [pc, #332]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d386:	f003 0303 	and.w	r3, r3, #3
 800d38a:	2b03      	cmp	r3, #3
 800d38c:	d101      	bne.n	800d392 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d38e:	2301      	movs	r3, #1
 800d390:	e099      	b.n	800d4c6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d392:	4b4f      	ldr	r3, [pc, #316]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	4a4e      	ldr	r2, [pc, #312]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d398:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d39c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d39e:	f7f6 fc53 	bl	8003c48 <HAL_GetTick>
 800d3a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d3a4:	e008      	b.n	800d3b8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d3a6:	f7f6 fc4f 	bl	8003c48 <HAL_GetTick>
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	1ad3      	subs	r3, r2, r3
 800d3b0:	2b02      	cmp	r3, #2
 800d3b2:	d901      	bls.n	800d3b8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d3b4:	2303      	movs	r3, #3
 800d3b6:	e086      	b.n	800d4c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d3b8:	4b45      	ldr	r3, [pc, #276]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d1f0      	bne.n	800d3a6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d3c4:	4b42      	ldr	r3, [pc, #264]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d3c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3c8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	031b      	lsls	r3, r3, #12
 800d3d2:	493f      	ldr	r1, [pc, #252]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d3d4:	4313      	orrs	r3, r2
 800d3d6:	628b      	str	r3, [r1, #40]	; 0x28
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	3b01      	subs	r3, #1
 800d3de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	3b01      	subs	r3, #1
 800d3e8:	025b      	lsls	r3, r3, #9
 800d3ea:	b29b      	uxth	r3, r3
 800d3ec:	431a      	orrs	r2, r3
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	68db      	ldr	r3, [r3, #12]
 800d3f2:	3b01      	subs	r3, #1
 800d3f4:	041b      	lsls	r3, r3, #16
 800d3f6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d3fa:	431a      	orrs	r2, r3
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	691b      	ldr	r3, [r3, #16]
 800d400:	3b01      	subs	r3, #1
 800d402:	061b      	lsls	r3, r3, #24
 800d404:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d408:	4931      	ldr	r1, [pc, #196]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d40a:	4313      	orrs	r3, r2
 800d40c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d40e:	4b30      	ldr	r3, [pc, #192]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d412:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	695b      	ldr	r3, [r3, #20]
 800d41a:	492d      	ldr	r1, [pc, #180]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d41c:	4313      	orrs	r3, r2
 800d41e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d420:	4b2b      	ldr	r3, [pc, #172]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d424:	f023 0220 	bic.w	r2, r3, #32
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	699b      	ldr	r3, [r3, #24]
 800d42c:	4928      	ldr	r1, [pc, #160]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d42e:	4313      	orrs	r3, r2
 800d430:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d432:	4b27      	ldr	r3, [pc, #156]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d436:	4a26      	ldr	r2, [pc, #152]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d438:	f023 0310 	bic.w	r3, r3, #16
 800d43c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d43e:	4b24      	ldr	r3, [pc, #144]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d440:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d442:	4b24      	ldr	r3, [pc, #144]	; (800d4d4 <RCCEx_PLL2_Config+0x160>)
 800d444:	4013      	ands	r3, r2
 800d446:	687a      	ldr	r2, [r7, #4]
 800d448:	69d2      	ldr	r2, [r2, #28]
 800d44a:	00d2      	lsls	r2, r2, #3
 800d44c:	4920      	ldr	r1, [pc, #128]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d44e:	4313      	orrs	r3, r2
 800d450:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d452:	4b1f      	ldr	r3, [pc, #124]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d456:	4a1e      	ldr	r2, [pc, #120]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d458:	f043 0310 	orr.w	r3, r3, #16
 800d45c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d45e:	683b      	ldr	r3, [r7, #0]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d106      	bne.n	800d472 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d464:	4b1a      	ldr	r3, [pc, #104]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d468:	4a19      	ldr	r2, [pc, #100]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d46a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d46e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d470:	e00f      	b.n	800d492 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	2b01      	cmp	r3, #1
 800d476:	d106      	bne.n	800d486 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d478:	4b15      	ldr	r3, [pc, #84]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d47c:	4a14      	ldr	r2, [pc, #80]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d47e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d482:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d484:	e005      	b.n	800d492 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d486:	4b12      	ldr	r3, [pc, #72]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d48a:	4a11      	ldr	r2, [pc, #68]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d48c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d490:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d492:	4b0f      	ldr	r3, [pc, #60]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	4a0e      	ldr	r2, [pc, #56]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d498:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d49c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d49e:	f7f6 fbd3 	bl	8003c48 <HAL_GetTick>
 800d4a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d4a4:	e008      	b.n	800d4b8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d4a6:	f7f6 fbcf 	bl	8003c48 <HAL_GetTick>
 800d4aa:	4602      	mov	r2, r0
 800d4ac:	68bb      	ldr	r3, [r7, #8]
 800d4ae:	1ad3      	subs	r3, r2, r3
 800d4b0:	2b02      	cmp	r3, #2
 800d4b2:	d901      	bls.n	800d4b8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d4b4:	2303      	movs	r3, #3
 800d4b6:	e006      	b.n	800d4c6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d4b8:	4b05      	ldr	r3, [pc, #20]	; (800d4d0 <RCCEx_PLL2_Config+0x15c>)
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d0f0      	beq.n	800d4a6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d4c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	3710      	adds	r7, #16
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}
 800d4ce:	bf00      	nop
 800d4d0:	58024400 	.word	0x58024400
 800d4d4:	ffff0007 	.word	0xffff0007

0800d4d8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b084      	sub	sp, #16
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
 800d4e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d4e2:	2300      	movs	r3, #0
 800d4e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d4e6:	4b53      	ldr	r3, [pc, #332]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d4e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4ea:	f003 0303 	and.w	r3, r3, #3
 800d4ee:	2b03      	cmp	r3, #3
 800d4f0:	d101      	bne.n	800d4f6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	e099      	b.n	800d62a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d4f6:	4b4f      	ldr	r3, [pc, #316]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a4e      	ldr	r2, [pc, #312]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d4fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d500:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d502:	f7f6 fba1 	bl	8003c48 <HAL_GetTick>
 800d506:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d508:	e008      	b.n	800d51c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d50a:	f7f6 fb9d 	bl	8003c48 <HAL_GetTick>
 800d50e:	4602      	mov	r2, r0
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	1ad3      	subs	r3, r2, r3
 800d514:	2b02      	cmp	r3, #2
 800d516:	d901      	bls.n	800d51c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d518:	2303      	movs	r3, #3
 800d51a:	e086      	b.n	800d62a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d51c:	4b45      	ldr	r3, [pc, #276]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d524:	2b00      	cmp	r3, #0
 800d526:	d1f0      	bne.n	800d50a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d528:	4b42      	ldr	r3, [pc, #264]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d52a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d52c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	051b      	lsls	r3, r3, #20
 800d536:	493f      	ldr	r1, [pc, #252]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d538:	4313      	orrs	r3, r2
 800d53a:	628b      	str	r3, [r1, #40]	; 0x28
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	685b      	ldr	r3, [r3, #4]
 800d540:	3b01      	subs	r3, #1
 800d542:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	689b      	ldr	r3, [r3, #8]
 800d54a:	3b01      	subs	r3, #1
 800d54c:	025b      	lsls	r3, r3, #9
 800d54e:	b29b      	uxth	r3, r3
 800d550:	431a      	orrs	r2, r3
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	68db      	ldr	r3, [r3, #12]
 800d556:	3b01      	subs	r3, #1
 800d558:	041b      	lsls	r3, r3, #16
 800d55a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d55e:	431a      	orrs	r2, r3
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	691b      	ldr	r3, [r3, #16]
 800d564:	3b01      	subs	r3, #1
 800d566:	061b      	lsls	r3, r3, #24
 800d568:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d56c:	4931      	ldr	r1, [pc, #196]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d56e:	4313      	orrs	r3, r2
 800d570:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d572:	4b30      	ldr	r3, [pc, #192]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d576:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	695b      	ldr	r3, [r3, #20]
 800d57e:	492d      	ldr	r1, [pc, #180]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d580:	4313      	orrs	r3, r2
 800d582:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d584:	4b2b      	ldr	r3, [pc, #172]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d588:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	699b      	ldr	r3, [r3, #24]
 800d590:	4928      	ldr	r1, [pc, #160]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d592:	4313      	orrs	r3, r2
 800d594:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d596:	4b27      	ldr	r3, [pc, #156]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d59a:	4a26      	ldr	r2, [pc, #152]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d59c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d5a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d5a2:	4b24      	ldr	r3, [pc, #144]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d5a6:	4b24      	ldr	r3, [pc, #144]	; (800d638 <RCCEx_PLL3_Config+0x160>)
 800d5a8:	4013      	ands	r3, r2
 800d5aa:	687a      	ldr	r2, [r7, #4]
 800d5ac:	69d2      	ldr	r2, [r2, #28]
 800d5ae:	00d2      	lsls	r2, r2, #3
 800d5b0:	4920      	ldr	r1, [pc, #128]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d5b6:	4b1f      	ldr	r3, [pc, #124]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5ba:	4a1e      	ldr	r2, [pc, #120]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d5c0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d106      	bne.n	800d5d6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d5c8:	4b1a      	ldr	r3, [pc, #104]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5cc:	4a19      	ldr	r2, [pc, #100]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5ce:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d5d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d5d4:	e00f      	b.n	800d5f6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	2b01      	cmp	r3, #1
 800d5da:	d106      	bne.n	800d5ea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d5dc:	4b15      	ldr	r3, [pc, #84]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5e0:	4a14      	ldr	r2, [pc, #80]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d5e6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d5e8:	e005      	b.n	800d5f6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d5ea:	4b12      	ldr	r3, [pc, #72]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5ee:	4a11      	ldr	r2, [pc, #68]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d5f4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d5f6:	4b0f      	ldr	r3, [pc, #60]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a0e      	ldr	r2, [pc, #56]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d5fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d600:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d602:	f7f6 fb21 	bl	8003c48 <HAL_GetTick>
 800d606:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d608:	e008      	b.n	800d61c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d60a:	f7f6 fb1d 	bl	8003c48 <HAL_GetTick>
 800d60e:	4602      	mov	r2, r0
 800d610:	68bb      	ldr	r3, [r7, #8]
 800d612:	1ad3      	subs	r3, r2, r3
 800d614:	2b02      	cmp	r3, #2
 800d616:	d901      	bls.n	800d61c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d618:	2303      	movs	r3, #3
 800d61a:	e006      	b.n	800d62a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d61c:	4b05      	ldr	r3, [pc, #20]	; (800d634 <RCCEx_PLL3_Config+0x15c>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d624:	2b00      	cmp	r3, #0
 800d626:	d0f0      	beq.n	800d60a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d628:	7bfb      	ldrb	r3, [r7, #15]
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3710      	adds	r7, #16
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
 800d632:	bf00      	nop
 800d634:	58024400 	.word	0x58024400
 800d638:	ffff0007 	.word	0xffff0007

0800d63c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b084      	sub	sp, #16
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800d644:	2301      	movs	r3, #1
 800d646:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d071      	beq.n	800d732 <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800d654:	b2db      	uxtb	r3, r3
 800d656:	2b00      	cmp	r3, #0
 800d658:	d106      	bne.n	800d668 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	2200      	movs	r2, #0
 800d65e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f7f5 fd88 	bl	8003178 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2202      	movs	r2, #2
 800d66c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	68db      	ldr	r3, [r3, #12]
 800d676:	f003 0310 	and.w	r3, r3, #16
 800d67a:	2b10      	cmp	r3, #16
 800d67c:	d050      	beq.n	800d720 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	22ca      	movs	r2, #202	; 0xca
 800d684:	625a      	str	r2, [r3, #36]	; 0x24
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	2253      	movs	r2, #83	; 0x53
 800d68c:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f000 fa4a 	bl	800db28 <RTC_EnterInitMode>
 800d694:	4603      	mov	r3, r0
 800d696:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800d698:	7bfb      	ldrb	r3, [r7, #15]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d124      	bne.n	800d6e8 <HAL_RTC_Init+0xac>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	6899      	ldr	r1, [r3, #8]
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681a      	ldr	r2, [r3, #0]
 800d6a8:	4b24      	ldr	r3, [pc, #144]	; (800d73c <HAL_RTC_Init+0x100>)
 800d6aa:	400b      	ands	r3, r1
 800d6ac:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	6899      	ldr	r1, [r3, #8]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	685a      	ldr	r2, [r3, #4]
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	691b      	ldr	r3, [r3, #16]
 800d6bc:	431a      	orrs	r2, r3
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	699b      	ldr	r3, [r3, #24]
 800d6c2:	431a      	orrs	r2, r3
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	430a      	orrs	r2, r1
 800d6ca:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	689b      	ldr	r3, [r3, #8]
 800d6d0:	0419      	lsls	r1, r3, #16
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	68da      	ldr	r2, [r3, #12]
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	430a      	orrs	r2, r1
 800d6dc:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f000 fa56 	bl	800db90 <RTC_ExitInitMode>
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800d6e8:	7bfb      	ldrb	r3, [r7, #15]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d113      	bne.n	800d716 <HAL_RTC_Init+0xda>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f022 0203 	bic.w	r2, r2, #3
 800d6fc:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	69da      	ldr	r2, [r3, #28]
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	695b      	ldr	r3, [r3, #20]
 800d70c:	431a      	orrs	r2, r3
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	430a      	orrs	r2, r1
 800d714:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	22ff      	movs	r2, #255	; 0xff
 800d71c:	625a      	str	r2, [r3, #36]	; 0x24
 800d71e:	e001      	b.n	800d724 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800d720:	2300      	movs	r3, #0
 800d722:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800d724:	7bfb      	ldrb	r3, [r7, #15]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d103      	bne.n	800d732 <HAL_RTC_Init+0xf6>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2201      	movs	r2, #1
 800d72e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800d732:	7bfb      	ldrb	r3, [r7, #15]
}
 800d734:	4618      	mov	r0, r3
 800d736:	3710      	adds	r7, #16
 800d738:	46bd      	mov	sp, r7
 800d73a:	bd80      	pop	{r7, pc}
 800d73c:	ff8fffbf 	.word	0xff8fffbf

0800d740 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d740:	b590      	push	{r4, r7, lr}
 800d742:	b087      	sub	sp, #28
 800d744:	af00      	add	r7, sp, #0
 800d746:	60f8      	str	r0, [r7, #12]
 800d748:	60b9      	str	r1, [r7, #8]
 800d74a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d74c:	68fb      	ldr	r3, [r7, #12]
 800d74e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d752:	2b01      	cmp	r3, #1
 800d754:	d101      	bne.n	800d75a <HAL_RTC_SetTime+0x1a>
 800d756:	2302      	movs	r3, #2
 800d758:	e089      	b.n	800d86e <HAL_RTC_SetTime+0x12e>
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	2201      	movs	r2, #1
 800d75e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d762:	68fb      	ldr	r3, [r7, #12]
 800d764:	2202      	movs	r2, #2
 800d766:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	22ca      	movs	r2, #202	; 0xca
 800d770:	625a      	str	r2, [r3, #36]	; 0x24
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	2253      	movs	r2, #83	; 0x53
 800d778:	625a      	str	r2, [r3, #36]	; 0x24
 /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d77a:	68f8      	ldr	r0, [r7, #12]
 800d77c:	f000 f9d4 	bl	800db28 <RTC_EnterInitMode>
 800d780:	4603      	mov	r3, r0
 800d782:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d784:	7cfb      	ldrb	r3, [r7, #19]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d161      	bne.n	800d84e <HAL_RTC_SetTime+0x10e>
  {
    if(Format == RTC_FORMAT_BIN)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d126      	bne.n	800d7de <HAL_RTC_SetTime+0x9e>
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	689b      	ldr	r3, [r3, #8]
 800d796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d102      	bne.n	800d7a4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d7a4:	68bb      	ldr	r3, [r7, #8]
 800d7a6:	781b      	ldrb	r3, [r3, #0]
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	f000 fa2f 	bl	800dc0c <RTC_ByteToBcd2>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d7b2:	68bb      	ldr	r3, [r7, #8]
 800d7b4:	785b      	ldrb	r3, [r3, #1]
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f000 fa28 	bl	800dc0c <RTC_ByteToBcd2>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d7c0:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d7c2:	68bb      	ldr	r3, [r7, #8]
 800d7c4:	789b      	ldrb	r3, [r3, #2]
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	f000 fa20 	bl	800dc0c <RTC_ByteToBcd2>
 800d7cc:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d7ce:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	78db      	ldrb	r3, [r3, #3]
 800d7d6:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d7d8:	4313      	orrs	r3, r2
 800d7da:	617b      	str	r3, [r7, #20]
 800d7dc:	e018      	b.n	800d810 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	689b      	ldr	r3, [r3, #8]
 800d7e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d102      	bne.n	800d7f2 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	781b      	ldrb	r3, [r3, #0]
 800d7f6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d7f8:	68bb      	ldr	r3, [r7, #8]
 800d7fa:	785b      	ldrb	r3, [r3, #1]
 800d7fc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d7fe:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 800d800:	68ba      	ldr	r2, [r7, #8]
 800d802:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800d804:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	78db      	ldrb	r3, [r3, #3]
 800d80a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800d80c:	4313      	orrs	r3, r2
 800d80e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	681a      	ldr	r2, [r3, #0]
 800d814:	6979      	ldr	r1, [r7, #20]
 800d816:	4b18      	ldr	r3, [pc, #96]	; (800d878 <HAL_RTC_SetTime+0x138>)
 800d818:	400b      	ands	r3, r1
 800d81a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	689a      	ldr	r2, [r3, #8]
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800d82a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	6899      	ldr	r1, [r3, #8]
 800d832:	68bb      	ldr	r3, [r7, #8]
 800d834:	68da      	ldr	r2, [r3, #12]
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	691b      	ldr	r3, [r3, #16]
 800d83a:	431a      	orrs	r2, r3
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	430a      	orrs	r2, r1
 800d842:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800d844:	68f8      	ldr	r0, [r7, #12]
 800d846:	f000 f9a3 	bl	800db90 <RTC_ExitInitMode>
 800d84a:	4603      	mov	r3, r0
 800d84c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	22ff      	movs	r2, #255	; 0xff
 800d854:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800d856:	7cfb      	ldrb	r3, [r7, #19]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d103      	bne.n	800d864 <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	2201      	movs	r2, #1
 800d860:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	2200      	movs	r2, #0
 800d868:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800d86c:	7cfb      	ldrb	r3, [r7, #19]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	371c      	adds	r7, #28
 800d872:	46bd      	mov	sp, r7
 800d874:	bd90      	pop	{r4, r7, pc}
 800d876:	bf00      	nop
 800d878:	007f7f7f 	.word	0x007f7f7f

0800d87c <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b086      	sub	sp, #24
 800d880:	af00      	add	r7, sp, #0
 800d882:	60f8      	str	r0, [r7, #12]
 800d884:	60b9      	str	r1, [r7, #8]
 800d886:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d88e:	68bb      	ldr	r3, [r7, #8]
 800d890:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	691b      	ldr	r3, [r3, #16]
 800d898:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	681a      	ldr	r2, [r3, #0]
 800d8a6:	4b22      	ldr	r3, [pc, #136]	; (800d930 <HAL_RTC_GetTime+0xb4>)
 800d8a8:	4013      	ands	r3, r2
 800d8aa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	0c1b      	lsrs	r3, r3, #16
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d8b6:	b2da      	uxtb	r2, r3
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800d8bc:	697b      	ldr	r3, [r7, #20]
 800d8be:	0a1b      	lsrs	r3, r3, #8
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8c6:	b2da      	uxtb	r2, r3
 800d8c8:	68bb      	ldr	r3, [r7, #8]
 800d8ca:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 800d8cc:	697b      	ldr	r3, [r7, #20]
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	68bb      	ldr	r3, [r7, #8]
 800d8d8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800d8da:	697b      	ldr	r3, [r7, #20]
 800d8dc:	0d9b      	lsrs	r3, r3, #22
 800d8de:	b2db      	uxtb	r3, r3
 800d8e0:	f003 0301 	and.w	r3, r3, #1
 800d8e4:	b2da      	uxtb	r2, r3
 800d8e6:	68bb      	ldr	r3, [r7, #8]
 800d8e8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d11a      	bne.n	800d926 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800d8f0:	68bb      	ldr	r3, [r7, #8]
 800d8f2:	781b      	ldrb	r3, [r3, #0]
 800d8f4:	4618      	mov	r0, r3
 800d8f6:	f000 f9a9 	bl	800dc4c <RTC_Bcd2ToByte>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	68bb      	ldr	r3, [r7, #8]
 800d900:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	785b      	ldrb	r3, [r3, #1]
 800d906:	4618      	mov	r0, r3
 800d908:	f000 f9a0 	bl	800dc4c <RTC_Bcd2ToByte>
 800d90c:	4603      	mov	r3, r0
 800d90e:	461a      	mov	r2, r3
 800d910:	68bb      	ldr	r3, [r7, #8]
 800d912:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800d914:	68bb      	ldr	r3, [r7, #8]
 800d916:	789b      	ldrb	r3, [r3, #2]
 800d918:	4618      	mov	r0, r3
 800d91a:	f000 f997 	bl	800dc4c <RTC_Bcd2ToByte>
 800d91e:	4603      	mov	r3, r0
 800d920:	461a      	mov	r2, r3
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800d926:	2300      	movs	r3, #0
}
 800d928:	4618      	mov	r0, r3
 800d92a:	3718      	adds	r7, #24
 800d92c:	46bd      	mov	sp, r7
 800d92e:	bd80      	pop	{r7, pc}
 800d930:	007f7f7f 	.word	0x007f7f7f

0800d934 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800d934:	b590      	push	{r4, r7, lr}
 800d936:	b087      	sub	sp, #28
 800d938:	af00      	add	r7, sp, #0
 800d93a:	60f8      	str	r0, [r7, #12]
 800d93c:	60b9      	str	r1, [r7, #8]
 800d93e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d946:	2b01      	cmp	r3, #1
 800d948:	d101      	bne.n	800d94e <HAL_RTC_SetDate+0x1a>
 800d94a:	2302      	movs	r3, #2
 800d94c:	e073      	b.n	800da36 <HAL_RTC_SetDate+0x102>
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	2201      	movs	r2, #1
 800d952:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	2202      	movs	r2, #2
 800d95a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2b00      	cmp	r3, #0
 800d962:	d10e      	bne.n	800d982 <HAL_RTC_SetDate+0x4e>
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	785b      	ldrb	r3, [r3, #1]
 800d968:	f003 0310 	and.w	r3, r3, #16
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d008      	beq.n	800d982 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	785b      	ldrb	r3, [r3, #1]
 800d974:	f023 0310 	bic.w	r3, r3, #16
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	330a      	adds	r3, #10
 800d97c:	b2da      	uxtb	r2, r3
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2b00      	cmp	r3, #0
 800d986:	d11c      	bne.n	800d9c2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d988:	68bb      	ldr	r3, [r7, #8]
 800d98a:	78db      	ldrb	r3, [r3, #3]
 800d98c:	4618      	mov	r0, r3
 800d98e:	f000 f93d 	bl	800dc0c <RTC_ByteToBcd2>
 800d992:	4603      	mov	r3, r0
 800d994:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d996:	68bb      	ldr	r3, [r7, #8]
 800d998:	785b      	ldrb	r3, [r3, #1]
 800d99a:	4618      	mov	r0, r3
 800d99c:	f000 f936 	bl	800dc0c <RTC_ByteToBcd2>
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d9a4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800d9a6:	68bb      	ldr	r3, [r7, #8]
 800d9a8:	789b      	ldrb	r3, [r3, #2]
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	f000 f92e 	bl	800dc0c <RTC_ByteToBcd2>
 800d9b0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800d9b2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800d9b6:	68bb      	ldr	r3, [r7, #8]
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800d9bc:	4313      	orrs	r3, r2
 800d9be:	617b      	str	r3, [r7, #20]
 800d9c0:	e00e      	b.n	800d9e0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	78db      	ldrb	r3, [r3, #3]
 800d9c6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	785b      	ldrb	r3, [r3, #1]
 800d9cc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d9ce:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800d9d0:	68ba      	ldr	r2, [r7, #8]
 800d9d2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800d9d4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800d9dc:	4313      	orrs	r3, r2
 800d9de:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	22ca      	movs	r2, #202	; 0xca
 800d9e6:	625a      	str	r2, [r3, #36]	; 0x24
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	2253      	movs	r2, #83	; 0x53
 800d9ee:	625a      	str	r2, [r3, #36]	; 0x24


  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800d9f0:	68f8      	ldr	r0, [r7, #12]
 800d9f2:	f000 f899 	bl	800db28 <RTC_EnterInitMode>
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800d9fa:	7cfb      	ldrb	r3, [r7, #19]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d10a      	bne.n	800da16 <HAL_RTC_SetDate+0xe2>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	681a      	ldr	r2, [r3, #0]
 800da04:	6979      	ldr	r1, [r7, #20]
 800da06:	4b0e      	ldr	r3, [pc, #56]	; (800da40 <HAL_RTC_SetDate+0x10c>)
 800da08:	400b      	ands	r3, r1
 800da0a:	6053      	str	r3, [r2, #4]


    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800da0c:	68f8      	ldr	r0, [r7, #12]
 800da0e:	f000 f8bf 	bl	800db90 <RTC_ExitInitMode>
 800da12:	4603      	mov	r3, r0
 800da14:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	22ff      	movs	r2, #255	; 0xff
 800da1c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800da1e:	7cfb      	ldrb	r3, [r7, #19]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d103      	bne.n	800da2c <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	2201      	movs	r2, #1
 800da28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	2200      	movs	r2, #0
 800da30:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800da34:	7cfb      	ldrb	r3, [r7, #19]


}
 800da36:	4618      	mov	r0, r3
 800da38:	371c      	adds	r7, #28
 800da3a:	46bd      	mov	sp, r7
 800da3c:	bd90      	pop	{r4, r7, pc}
 800da3e:	bf00      	nop
 800da40:	00ffff3f 	.word	0x00ffff3f

0800da44 <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b086      	sub	sp, #24
 800da48:	af00      	add	r7, sp, #0
 800da4a:	60f8      	str	r0, [r7, #12]
 800da4c:	60b9      	str	r1, [r7, #8]
 800da4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	685a      	ldr	r2, [r3, #4]
 800da56:	4b21      	ldr	r3, [pc, #132]	; (800dadc <HAL_RTC_GetDate+0x98>)
 800da58:	4013      	ands	r3, r2
 800da5a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	0c1b      	lsrs	r3, r3, #16
 800da60:	b2da      	uxtb	r2, r3
 800da62:	68bb      	ldr	r3, [r7, #8]
 800da64:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800da66:	697b      	ldr	r3, [r7, #20]
 800da68:	0a1b      	lsrs	r3, r3, #8
 800da6a:	b2db      	uxtb	r3, r3
 800da6c:	f003 031f 	and.w	r3, r3, #31
 800da70:	b2da      	uxtb	r2, r3
 800da72:	68bb      	ldr	r3, [r7, #8]
 800da74:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800da76:	697b      	ldr	r3, [r7, #20]
 800da78:	b2db      	uxtb	r3, r3
 800da7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da7e:	b2da      	uxtb	r2, r3
 800da80:	68bb      	ldr	r3, [r7, #8]
 800da82:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	0b5b      	lsrs	r3, r3, #13
 800da88:	b2db      	uxtb	r3, r3
 800da8a:	f003 0307 	and.w	r3, r3, #7
 800da8e:	b2da      	uxtb	r2, r3
 800da90:	68bb      	ldr	r3, [r7, #8]
 800da92:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2b00      	cmp	r3, #0
 800da98:	d11a      	bne.n	800dad0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	78db      	ldrb	r3, [r3, #3]
 800da9e:	4618      	mov	r0, r3
 800daa0:	f000 f8d4 	bl	800dc4c <RTC_Bcd2ToByte>
 800daa4:	4603      	mov	r3, r0
 800daa6:	461a      	mov	r2, r3
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800daac:	68bb      	ldr	r3, [r7, #8]
 800daae:	785b      	ldrb	r3, [r3, #1]
 800dab0:	4618      	mov	r0, r3
 800dab2:	f000 f8cb 	bl	800dc4c <RTC_Bcd2ToByte>
 800dab6:	4603      	mov	r3, r0
 800dab8:	461a      	mov	r2, r3
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800dabe:	68bb      	ldr	r3, [r7, #8]
 800dac0:	789b      	ldrb	r3, [r3, #2]
 800dac2:	4618      	mov	r0, r3
 800dac4:	f000 f8c2 	bl	800dc4c <RTC_Bcd2ToByte>
 800dac8:	4603      	mov	r3, r0
 800daca:	461a      	mov	r2, r3
 800dacc:	68bb      	ldr	r3, [r7, #8]
 800dace:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800dad0:	2300      	movs	r3, #0
}
 800dad2:	4618      	mov	r0, r3
 800dad4:	3718      	adds	r7, #24
 800dad6:	46bd      	mov	sp, r7
 800dad8:	bd80      	pop	{r7, pc}
 800dada:	bf00      	nop
 800dadc:	00ffff3f 	.word	0x00ffff3f

0800dae0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800dae0:	b580      	push	{r7, lr}
 800dae2:	b084      	sub	sp, #16
 800dae4:	af00      	add	r7, sp, #0
 800dae6:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	4a0d      	ldr	r2, [pc, #52]	; (800db24 <HAL_RTC_WaitForSynchro+0x44>)
 800daee:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800daf0:	f7f6 f8aa 	bl	8003c48 <HAL_GetTick>
 800daf4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800daf6:	e009      	b.n	800db0c <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800daf8:	f7f6 f8a6 	bl	8003c48 <HAL_GetTick>
 800dafc:	4602      	mov	r2, r0
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	1ad3      	subs	r3, r2, r3
 800db02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800db06:	d901      	bls.n	800db0c <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800db08:	2303      	movs	r3, #3
 800db0a:	e007      	b.n	800db1c <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	68db      	ldr	r3, [r3, #12]
 800db12:	f003 0320 	and.w	r3, r3, #32
 800db16:	2b00      	cmp	r3, #0
 800db18:	d0ee      	beq.n	800daf8 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800db1a:	2300      	movs	r3, #0
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3710      	adds	r7, #16
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	0003ff5f 	.word	0x0003ff5f

0800db28 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b084      	sub	sp, #16
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800db30:	2300      	movs	r3, #0
 800db32:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	68db      	ldr	r3, [r3, #12]
 800db3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d120      	bne.n	800db84 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800db4a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800db4c:	f7f6 f87c 	bl	8003c48 <HAL_GetTick>
 800db50:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800db52:	e00d      	b.n	800db70 <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800db54:	f7f6 f878 	bl	8003c48 <HAL_GetTick>
 800db58:	4602      	mov	r2, r0
 800db5a:	68bb      	ldr	r3, [r7, #8]
 800db5c:	1ad3      	subs	r3, r2, r3
 800db5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800db62:	d905      	bls.n	800db70 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800db64:	2303      	movs	r3, #3
 800db66:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2203      	movs	r2, #3
 800db6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68db      	ldr	r3, [r3, #12]
 800db76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d102      	bne.n	800db84 <RTC_EnterInitMode+0x5c>
 800db7e:	7bfb      	ldrb	r3, [r7, #15]
 800db80:	2b03      	cmp	r3, #3
 800db82:	d1e7      	bne.n	800db54 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800db84:	7bfb      	ldrb	r3, [r7, #15]
}
 800db86:	4618      	mov	r0, r3
 800db88:	3710      	adds	r7, #16
 800db8a:	46bd      	mov	sp, r7
 800db8c:	bd80      	pop	{r7, pc}
	...

0800db90 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b084      	sub	sp, #16
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800db98:	2300      	movs	r3, #0
 800db9a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800db9c:	4b1a      	ldr	r3, [pc, #104]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800db9e:	68db      	ldr	r3, [r3, #12]
 800dba0:	4a19      	ldr	r2, [pc, #100]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800dba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800dba6:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800dba8:	4b17      	ldr	r3, [pc, #92]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800dbaa:	689b      	ldr	r3, [r3, #8]
 800dbac:	f003 0320 	and.w	r3, r3, #32
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d10c      	bne.n	800dbce <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	f7ff ff93 	bl	800dae0 <HAL_RTC_WaitForSynchro>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d01e      	beq.n	800dbfe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2203      	movs	r2, #3
 800dbc4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800dbc8:	2303      	movs	r3, #3
 800dbca:	73fb      	strb	r3, [r7, #15]
 800dbcc:	e017      	b.n	800dbfe <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800dbce:	4b0e      	ldr	r3, [pc, #56]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800dbd0:	689b      	ldr	r3, [r3, #8]
 800dbd2:	4a0d      	ldr	r2, [pc, #52]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800dbd4:	f023 0320 	bic.w	r3, r3, #32
 800dbd8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	f7ff ff80 	bl	800dae0 <HAL_RTC_WaitForSynchro>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d005      	beq.n	800dbf2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2203      	movs	r2, #3
 800dbea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800dbee:	2303      	movs	r3, #3
 800dbf0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800dbf2:	4b05      	ldr	r3, [pc, #20]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800dbf4:	689b      	ldr	r3, [r3, #8]
 800dbf6:	4a04      	ldr	r2, [pc, #16]	; (800dc08 <RTC_ExitInitMode+0x78>)
 800dbf8:	f043 0320 	orr.w	r3, r3, #32
 800dbfc:	6093      	str	r3, [r2, #8]
  }

  return status;
 800dbfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc00:	4618      	mov	r0, r3
 800dc02:	3710      	adds	r7, #16
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}
 800dc08:	58004000 	.word	0x58004000

0800dc0c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b085      	sub	sp, #20
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	4603      	mov	r3, r0
 800dc14:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800dc16:	2300      	movs	r3, #0
 800dc18:	60fb      	str	r3, [r7, #12]
  uint8_t  bcdlow  = Value;
 800dc1a:	79fb      	ldrb	r3, [r7, #7]
 800dc1c:	72fb      	strb	r3, [r7, #11]

  while (bcdlow >= 10U)
 800dc1e:	e005      	b.n	800dc2c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	3301      	adds	r3, #1
 800dc24:	60fb      	str	r3, [r7, #12]
    bcdlow -= 10U;
 800dc26:	7afb      	ldrb	r3, [r7, #11]
 800dc28:	3b0a      	subs	r3, #10
 800dc2a:	72fb      	strb	r3, [r7, #11]
  while (bcdlow >= 10U)
 800dc2c:	7afb      	ldrb	r3, [r7, #11]
 800dc2e:	2b09      	cmp	r3, #9
 800dc30:	d8f6      	bhi.n	800dc20 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	b2db      	uxtb	r3, r3
 800dc36:	011b      	lsls	r3, r3, #4
 800dc38:	b2da      	uxtb	r2, r3
 800dc3a:	7afb      	ldrb	r3, [r7, #11]
 800dc3c:	4313      	orrs	r3, r2
 800dc3e:	b2db      	uxtb	r3, r3
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	3714      	adds	r7, #20
 800dc44:	46bd      	mov	sp, r7
 800dc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc4a:	4770      	bx	lr

0800dc4c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	b085      	sub	sp, #20
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	4603      	mov	r3, r0
 800dc54:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800dc56:	79fb      	ldrb	r3, [r7, #7]
 800dc58:	091b      	lsrs	r3, r3, #4
 800dc5a:	b2db      	uxtb	r3, r3
 800dc5c:	461a      	mov	r2, r3
 800dc5e:	0092      	lsls	r2, r2, #2
 800dc60:	4413      	add	r3, r2
 800dc62:	005b      	lsls	r3, r3, #1
 800dc64:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800dc66:	79fb      	ldrb	r3, [r7, #7]
 800dc68:	f003 030f 	and.w	r3, r3, #15
 800dc6c:	b2da      	uxtb	r2, r3
 800dc6e:	7bfb      	ldrb	r3, [r7, #15]
 800dc70:	4413      	add	r3, r2
 800dc72:	b2db      	uxtb	r3, r3
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3714      	adds	r7, #20
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc7e:	4770      	bx	lr

0800dc80 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b084      	sub	sp, #16
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d101      	bne.n	800dc92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dc8e:	2301      	movs	r3, #1
 800dc90:	e10f      	b.n	800deb2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	2200      	movs	r2, #0
 800dc96:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	4a87      	ldr	r2, [pc, #540]	; (800debc <HAL_SPI_Init+0x23c>)
 800dc9e:	4293      	cmp	r3, r2
 800dca0:	d00f      	beq.n	800dcc2 <HAL_SPI_Init+0x42>
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4a86      	ldr	r2, [pc, #536]	; (800dec0 <HAL_SPI_Init+0x240>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d00a      	beq.n	800dcc2 <HAL_SPI_Init+0x42>
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4a84      	ldr	r2, [pc, #528]	; (800dec4 <HAL_SPI_Init+0x244>)
 800dcb2:	4293      	cmp	r3, r2
 800dcb4:	d005      	beq.n	800dcc2 <HAL_SPI_Init+0x42>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	68db      	ldr	r3, [r3, #12]
 800dcba:	2b0f      	cmp	r3, #15
 800dcbc:	d901      	bls.n	800dcc2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	e0f7      	b.n	800deb2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800dcc2:	6878      	ldr	r0, [r7, #4]
 800dcc4:	f000 fc12 	bl	800e4ec <SPI_GetPacketSize>
 800dcc8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	4a7b      	ldr	r2, [pc, #492]	; (800debc <HAL_SPI_Init+0x23c>)
 800dcd0:	4293      	cmp	r3, r2
 800dcd2:	d00c      	beq.n	800dcee <HAL_SPI_Init+0x6e>
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	681b      	ldr	r3, [r3, #0]
 800dcd8:	4a79      	ldr	r2, [pc, #484]	; (800dec0 <HAL_SPI_Init+0x240>)
 800dcda:	4293      	cmp	r3, r2
 800dcdc:	d007      	beq.n	800dcee <HAL_SPI_Init+0x6e>
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	4a78      	ldr	r2, [pc, #480]	; (800dec4 <HAL_SPI_Init+0x244>)
 800dce4:	4293      	cmp	r3, r2
 800dce6:	d002      	beq.n	800dcee <HAL_SPI_Init+0x6e>
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	2b08      	cmp	r3, #8
 800dcec:	d811      	bhi.n	800dd12 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dcf2:	4a72      	ldr	r2, [pc, #456]	; (800debc <HAL_SPI_Init+0x23c>)
 800dcf4:	4293      	cmp	r3, r2
 800dcf6:	d009      	beq.n	800dd0c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	4a70      	ldr	r2, [pc, #448]	; (800dec0 <HAL_SPI_Init+0x240>)
 800dcfe:	4293      	cmp	r3, r2
 800dd00:	d004      	beq.n	800dd0c <HAL_SPI_Init+0x8c>
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a6f      	ldr	r2, [pc, #444]	; (800dec4 <HAL_SPI_Init+0x244>)
 800dd08:	4293      	cmp	r3, r2
 800dd0a:	d104      	bne.n	800dd16 <HAL_SPI_Init+0x96>
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	2b10      	cmp	r3, #16
 800dd10:	d901      	bls.n	800dd16 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800dd12:	2301      	movs	r3, #1
 800dd14:	e0cd      	b.n	800deb2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d106      	bne.n	800dd30 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2200      	movs	r2, #0
 800dd26:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f7f5 fa58 	bl	80031e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2202      	movs	r2, #2
 800dd34:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	681a      	ldr	r2, [r3, #0]
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	f022 0201 	bic.w	r2, r2, #1
 800dd46:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	689b      	ldr	r3, [r3, #8]
 800dd4e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800dd52:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	699b      	ldr	r3, [r3, #24]
 800dd58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800dd5c:	d119      	bne.n	800dd92 <HAL_SPI_Init+0x112>
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	685b      	ldr	r3, [r3, #4]
 800dd62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dd66:	d103      	bne.n	800dd70 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d008      	beq.n	800dd82 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d10c      	bne.n	800dd92 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800dd7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dd80:	d107      	bne.n	800dd92 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	681b      	ldr	r3, [r3, #0]
 800dd86:	681a      	ldr	r2, [r3, #0]
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800dd90:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	685b      	ldr	r3, [r3, #4]
 800dd96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d00f      	beq.n	800ddbe <HAL_SPI_Init+0x13e>
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	68db      	ldr	r3, [r3, #12]
 800dda2:	2b06      	cmp	r3, #6
 800dda4:	d90b      	bls.n	800ddbe <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	430a      	orrs	r2, r1
 800ddba:	601a      	str	r2, [r3, #0]
 800ddbc:	e007      	b.n	800ddce <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	681a      	ldr	r2, [r3, #0]
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ddcc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	69da      	ldr	r2, [r3, #28]
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddd6:	431a      	orrs	r2, r3
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	431a      	orrs	r2, r3
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dde0:	ea42 0103 	orr.w	r1, r2, r3
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	68da      	ldr	r2, [r3, #12]
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	430a      	orrs	r2, r1
 800ddee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ddf8:	431a      	orrs	r2, r3
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddfe:	431a      	orrs	r2, r3
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	699b      	ldr	r3, [r3, #24]
 800de04:	431a      	orrs	r2, r3
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	691b      	ldr	r3, [r3, #16]
 800de0a:	431a      	orrs	r2, r3
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	695b      	ldr	r3, [r3, #20]
 800de10:	431a      	orrs	r2, r3
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	6a1b      	ldr	r3, [r3, #32]
 800de16:	431a      	orrs	r2, r3
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	685b      	ldr	r3, [r3, #4]
 800de1c:	431a      	orrs	r2, r3
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800de22:	431a      	orrs	r2, r3
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	689b      	ldr	r3, [r3, #8]
 800de28:	431a      	orrs	r2, r3
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800de2e:	ea42 0103 	orr.w	r1, r2, r3
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	681b      	ldr	r3, [r3, #0]
 800de3a:	430a      	orrs	r2, r1
 800de3c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	685b      	ldr	r3, [r3, #4]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d113      	bne.n	800de6e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	689b      	ldr	r3, [r3, #8]
 800de4c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de58:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	689b      	ldr	r3, [r3, #8]
 800de60:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800de6c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f022 0201 	bic.w	r2, r2, #1
 800de7c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	685b      	ldr	r3, [r3, #4]
 800de82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800de86:	2b00      	cmp	r3, #0
 800de88:	d00a      	beq.n	800dea0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	68db      	ldr	r3, [r3, #12]
 800de90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	430a      	orrs	r2, r1
 800de9e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	2200      	movs	r2, #0
 800dea4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	2201      	movs	r2, #1
 800deac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800deb0:	2300      	movs	r3, #0
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	3710      	adds	r7, #16
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}
 800deba:	bf00      	nop
 800debc:	40013000 	.word	0x40013000
 800dec0:	40003800 	.word	0x40003800
 800dec4:	40003c00 	.word	0x40003c00

0800dec8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b088      	sub	sp, #32
 800decc:	af00      	add	r7, sp, #0
 800dece:	60f8      	str	r0, [r7, #12]
 800ded0:	60b9      	str	r1, [r7, #8]
 800ded2:	603b      	str	r3, [r7, #0]
 800ded4:	4613      	mov	r3, r2
 800ded6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dedc:	095b      	lsrs	r3, r3, #5
 800dede:	b29b      	uxth	r3, r3
 800dee0:	3301      	adds	r3, #1
 800dee2:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	3330      	adds	r3, #48	; 0x30
 800deea:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800deec:	f7f5 feac 	bl	8003c48 <HAL_GetTick>
 800def0:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800def8:	b2db      	uxtb	r3, r3
 800defa:	2b01      	cmp	r3, #1
 800defc:	d001      	beq.n	800df02 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800defe:	2302      	movs	r3, #2
 800df00:	e250      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d002      	beq.n	800df0e <HAL_SPI_Receive+0x46>
 800df08:	88fb      	ldrh	r3, [r7, #6]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d101      	bne.n	800df12 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800df0e:	2301      	movs	r3, #1
 800df10:	e248      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800df18:	2b01      	cmp	r3, #1
 800df1a:	d101      	bne.n	800df20 <HAL_SPI_Receive+0x58>
 800df1c:	2302      	movs	r3, #2
 800df1e:	e241      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	2201      	movs	r2, #1
 800df24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	2204      	movs	r2, #4
 800df2c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	2200      	movs	r2, #0
 800df34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	68ba      	ldr	r2, [r7, #8]
 800df3c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	88fa      	ldrh	r2, [r7, #6]
 800df42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	88fa      	ldrh	r2, [r7, #6]
 800df4a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	2200      	movs	r2, #0
 800df52:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	2200      	movs	r2, #0
 800df58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	2200      	movs	r2, #0
 800df60:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	2200      	movs	r2, #0
 800df68:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	2200      	movs	r2, #0
 800df6e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	689b      	ldr	r3, [r3, #8]
 800df74:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800df78:	d108      	bne.n	800df8c <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	681a      	ldr	r2, [r3, #0]
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800df88:	601a      	str	r2, [r3, #0]
 800df8a:	e009      	b.n	800dfa0 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	68db      	ldr	r3, [r3, #12]
 800df92:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800df9e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	685a      	ldr	r2, [r3, #4]
 800dfa6:	4b95      	ldr	r3, [pc, #596]	; (800e1fc <HAL_SPI_Receive+0x334>)
 800dfa8:	4013      	ands	r3, r2
 800dfaa:	88f9      	ldrh	r1, [r7, #6]
 800dfac:	68fa      	ldr	r2, [r7, #12]
 800dfae:	6812      	ldr	r2, [r2, #0]
 800dfb0:	430b      	orrs	r3, r1
 800dfb2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800dfb4:	68fb      	ldr	r3, [r7, #12]
 800dfb6:	681b      	ldr	r3, [r3, #0]
 800dfb8:	681a      	ldr	r2, [r3, #0]
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	f042 0201 	orr.w	r2, r2, #1
 800dfc2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dfcc:	d107      	bne.n	800dfde <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	681a      	ldr	r2, [r3, #0]
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800dfdc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	68db      	ldr	r3, [r3, #12]
 800dfe2:	2b0f      	cmp	r3, #15
 800dfe4:	d96c      	bls.n	800e0c0 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800dfe6:	e064      	b.n	800e0b2 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	695b      	ldr	r3, [r3, #20]
 800dfee:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	695b      	ldr	r3, [r3, #20]
 800dff6:	f003 0301 	and.w	r3, r3, #1
 800dffa:	2b01      	cmp	r3, #1
 800dffc:	d114      	bne.n	800e028 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	681a      	ldr	r2, [r3, #0]
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e006:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e008:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e00e:	1d1a      	adds	r2, r3, #4
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	3b01      	subs	r3, #1
 800e01e:	b29a      	uxth	r2, r3
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e026:	e044      	b.n	800e0b2 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e02e:	b29b      	uxth	r3, r3
 800e030:	8bfa      	ldrh	r2, [r7, #30]
 800e032:	429a      	cmp	r2, r3
 800e034:	d919      	bls.n	800e06a <HAL_SPI_Receive+0x1a2>
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d014      	beq.n	800e06a <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	681a      	ldr	r2, [r3, #0]
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e048:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e04a:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e050:	1d1a      	adds	r2, r3, #4
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	3b01      	subs	r3, #1
 800e060:	b29a      	uxth	r2, r3
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e068:	e023      	b.n	800e0b2 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e06a:	f7f5 fded 	bl	8003c48 <HAL_GetTick>
 800e06e:	4602      	mov	r2, r0
 800e070:	697b      	ldr	r3, [r7, #20]
 800e072:	1ad3      	subs	r3, r2, r3
 800e074:	683a      	ldr	r2, [r7, #0]
 800e076:	429a      	cmp	r2, r3
 800e078:	d803      	bhi.n	800e082 <HAL_SPI_Receive+0x1ba>
 800e07a:	683b      	ldr	r3, [r7, #0]
 800e07c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e080:	d102      	bne.n	800e088 <HAL_SPI_Receive+0x1c0>
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d114      	bne.n	800e0b2 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e088:	68f8      	ldr	r0, [r7, #12]
 800e08a:	f000 f98f 	bl	800e3ac <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e094:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	2201      	movs	r2, #1
 800e0a2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e0ae:	2303      	movs	r3, #3
 800e0b0:	e178      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0b8:	b29b      	uxth	r3, r3
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d194      	bne.n	800dfe8 <HAL_SPI_Receive+0x120>
 800e0be:	e15e      	b.n	800e37e <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	68db      	ldr	r3, [r3, #12]
 800e0c4:	2b07      	cmp	r3, #7
 800e0c6:	f240 8153 	bls.w	800e370 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e0ca:	e08f      	b.n	800e1ec <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	695b      	ldr	r3, [r3, #20]
 800e0d2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	695b      	ldr	r3, [r3, #20]
 800e0da:	f003 0301 	and.w	r3, r3, #1
 800e0de:	2b01      	cmp	r3, #1
 800e0e0:	d114      	bne.n	800e10c <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0e6:	69ba      	ldr	r2, [r7, #24]
 800e0e8:	8812      	ldrh	r2, [r2, #0]
 800e0ea:	b292      	uxth	r2, r2
 800e0ec:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e0f2:	1c9a      	adds	r2, r3, #2
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e0fe:	b29b      	uxth	r3, r3
 800e100:	3b01      	subs	r3, #1
 800e102:	b29a      	uxth	r2, r3
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e10a:	e06f      	b.n	800e1ec <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e112:	b29b      	uxth	r3, r3
 800e114:	8bfa      	ldrh	r2, [r7, #30]
 800e116:	429a      	cmp	r2, r3
 800e118:	d924      	bls.n	800e164 <HAL_SPI_Receive+0x29c>
 800e11a:	693b      	ldr	r3, [r7, #16]
 800e11c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e120:	2b00      	cmp	r3, #0
 800e122:	d01f      	beq.n	800e164 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e128:	69ba      	ldr	r2, [r7, #24]
 800e12a:	8812      	ldrh	r2, [r2, #0]
 800e12c:	b292      	uxth	r2, r2
 800e12e:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e134:	1c9a      	adds	r2, r3, #2
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	665a      	str	r2, [r3, #100]	; 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e13e:	69ba      	ldr	r2, [r7, #24]
 800e140:	8812      	ldrh	r2, [r2, #0]
 800e142:	b292      	uxth	r2, r2
 800e144:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e14a:	1c9a      	adds	r2, r3, #2
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e156:	b29b      	uxth	r3, r3
 800e158:	3b02      	subs	r3, #2
 800e15a:	b29a      	uxth	r2, r3
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e162:	e043      	b.n	800e1ec <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e16a:	b29b      	uxth	r3, r3
 800e16c:	2b01      	cmp	r3, #1
 800e16e:	d119      	bne.n	800e1a4 <HAL_SPI_Receive+0x2dc>
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e176:	2b00      	cmp	r3, #0
 800e178:	d014      	beq.n	800e1a4 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e17e:	69ba      	ldr	r2, [r7, #24]
 800e180:	8812      	ldrh	r2, [r2, #0]
 800e182:	b292      	uxth	r2, r2
 800e184:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e18a:	1c9a      	adds	r2, r3, #2
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e196:	b29b      	uxth	r3, r3
 800e198:	3b01      	subs	r3, #1
 800e19a:	b29a      	uxth	r2, r3
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e1a2:	e023      	b.n	800e1ec <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e1a4:	f7f5 fd50 	bl	8003c48 <HAL_GetTick>
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	697b      	ldr	r3, [r7, #20]
 800e1ac:	1ad3      	subs	r3, r2, r3
 800e1ae:	683a      	ldr	r2, [r7, #0]
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	d803      	bhi.n	800e1bc <HAL_SPI_Receive+0x2f4>
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1ba:	d102      	bne.n	800e1c2 <HAL_SPI_Receive+0x2fa>
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d114      	bne.n	800e1ec <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e1c2:	68f8      	ldr	r0, [r7, #12]
 800e1c4:	f000 f8f2 	bl	800e3ac <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e1ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	2201      	movs	r2, #1
 800e1dc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e1e8:	2303      	movs	r3, #3
 800e1ea:	e0db      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e1f2:	b29b      	uxth	r3, r3
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	f47f af69 	bne.w	800e0cc <HAL_SPI_Receive+0x204>
 800e1fa:	e0c0      	b.n	800e37e <HAL_SPI_Receive+0x4b6>
 800e1fc:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	695b      	ldr	r3, [r3, #20]
 800e206:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	695b      	ldr	r3, [r3, #20]
 800e20e:	f003 0301 	and.w	r3, r3, #1
 800e212:	2b01      	cmp	r3, #1
 800e214:	d117      	bne.n	800e246 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e222:	7812      	ldrb	r2, [r2, #0]
 800e224:	b2d2      	uxtb	r2, r2
 800e226:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e22c:	1c5a      	adds	r2, r3, #1
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e238:	b29b      	uxth	r3, r3
 800e23a:	3b01      	subs	r3, #1
 800e23c:	b29a      	uxth	r2, r3
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e244:	e094      	b.n	800e370 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e24c:	b29b      	uxth	r3, r3
 800e24e:	8bfa      	ldrh	r2, [r7, #30]
 800e250:	429a      	cmp	r2, r3
 800e252:	d946      	bls.n	800e2e2 <HAL_SPI_Receive+0x41a>
 800e254:	693b      	ldr	r3, [r7, #16]
 800e256:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d041      	beq.n	800e2e2 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e26a:	7812      	ldrb	r2, [r2, #0]
 800e26c:	b2d2      	uxtb	r2, r2
 800e26e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e274:	1c5a      	adds	r2, r3, #1
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e286:	7812      	ldrb	r2, [r2, #0]
 800e288:	b2d2      	uxtb	r2, r2
 800e28a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e290:	1c5a      	adds	r2, r3, #1
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e2a2:	7812      	ldrb	r2, [r2, #0]
 800e2a4:	b2d2      	uxtb	r2, r2
 800e2a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e2ac:	1c5a      	adds	r2, r3, #1
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	665a      	str	r2, [r3, #100]	; 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e2be:	7812      	ldrb	r2, [r2, #0]
 800e2c0:	b2d2      	uxtb	r2, r2
 800e2c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e2c8:	1c5a      	adds	r2, r3, #1
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e2d4:	b29b      	uxth	r3, r3
 800e2d6:	3b04      	subs	r3, #4
 800e2d8:	b29a      	uxth	r2, r3
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e2e0:	e046      	b.n	800e370 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e2e8:	b29b      	uxth	r3, r3
 800e2ea:	2b03      	cmp	r3, #3
 800e2ec:	d81c      	bhi.n	800e328 <HAL_SPI_Receive+0x460>
 800e2ee:	693b      	ldr	r3, [r7, #16]
 800e2f0:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d017      	beq.n	800e328 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e304:	7812      	ldrb	r2, [r2, #0]
 800e306:	b2d2      	uxtb	r2, r2
 800e308:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e30e:	1c5a      	adds	r2, r3, #1
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	3b01      	subs	r3, #1
 800e31e:	b29a      	uxth	r2, r3
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e326:	e023      	b.n	800e370 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e328:	f7f5 fc8e 	bl	8003c48 <HAL_GetTick>
 800e32c:	4602      	mov	r2, r0
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	1ad3      	subs	r3, r2, r3
 800e332:	683a      	ldr	r2, [r7, #0]
 800e334:	429a      	cmp	r2, r3
 800e336:	d803      	bhi.n	800e340 <HAL_SPI_Receive+0x478>
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e33e:	d102      	bne.n	800e346 <HAL_SPI_Receive+0x47e>
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d114      	bne.n	800e370 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e346:	68f8      	ldr	r0, [r7, #12]
 800e348:	f000 f830 	bl	800e3ac <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e352:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2201      	movs	r2, #1
 800e360:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	2200      	movs	r2, #0
 800e368:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e36c:	2303      	movs	r3, #3
 800e36e:	e019      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e376:	b29b      	uxth	r3, r3
 800e378:	2b00      	cmp	r3, #0
 800e37a:	f47f af41 	bne.w	800e200 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e37e:	68f8      	ldr	r0, [r7, #12]
 800e380:	f000 f814 	bl	800e3ac <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2201      	movs	r2, #1
 800e388:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	2200      	movs	r2, #0
 800e390:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d001      	beq.n	800e3a2 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800e39e:	2301      	movs	r3, #1
 800e3a0:	e000      	b.n	800e3a4 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800e3a2:	2300      	movs	r3, #0
  }
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3720      	adds	r7, #32
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}

0800e3ac <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b085      	sub	sp, #20
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	695b      	ldr	r3, [r3, #20]
 800e3ba:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	699a      	ldr	r2, [r3, #24]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f042 0208 	orr.w	r2, r2, #8
 800e3ca:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	699a      	ldr	r2, [r3, #24]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	f042 0210 	orr.w	r2, r2, #16
 800e3da:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	681a      	ldr	r2, [r3, #0]
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	f022 0201 	bic.w	r2, r2, #1
 800e3ea:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	6919      	ldr	r1, [r3, #16]
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681a      	ldr	r2, [r3, #0]
 800e3f6:	4b3c      	ldr	r3, [pc, #240]	; (800e4e8 <SPI_CloseTransfer+0x13c>)
 800e3f8:	400b      	ands	r3, r1
 800e3fa:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	689a      	ldr	r2, [r3, #8]
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800e40a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e412:	b2db      	uxtb	r3, r3
 800e414:	2b04      	cmp	r3, #4
 800e416:	d014      	beq.n	800e442 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	f003 0320 	and.w	r3, r3, #32
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d00f      	beq.n	800e442 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e428:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	699a      	ldr	r2, [r3, #24]
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	f042 0220 	orr.w	r2, r2, #32
 800e440:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e448:	b2db      	uxtb	r3, r3
 800e44a:	2b03      	cmp	r3, #3
 800e44c:	d014      	beq.n	800e478 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e454:	2b00      	cmp	r3, #0
 800e456:	d00f      	beq.n	800e478 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e45e:	f043 0204 	orr.w	r2, r3, #4
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	699a      	ldr	r2, [r3, #24]
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e476:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d00f      	beq.n	800e4a2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e488:	f043 0201 	orr.w	r2, r3, #1
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	699a      	ldr	r2, [r3, #24]
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e4a0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d00f      	beq.n	800e4cc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e4b2:	f043 0208 	orr.w	r2, r3, #8
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	699a      	ldr	r2, [r3, #24]
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e4ca:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	2200      	movs	r2, #0
 800e4d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800e4dc:	bf00      	nop
 800e4de:	3714      	adds	r7, #20
 800e4e0:	46bd      	mov	sp, r7
 800e4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e6:	4770      	bx	lr
 800e4e8:	fffffc90 	.word	0xfffffc90

0800e4ec <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800e4ec:	b480      	push	{r7}
 800e4ee:	b085      	sub	sp, #20
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4f8:	095b      	lsrs	r3, r3, #5
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	68db      	ldr	r3, [r3, #12]
 800e502:	3301      	adds	r3, #1
 800e504:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800e506:	68bb      	ldr	r3, [r7, #8]
 800e508:	3307      	adds	r3, #7
 800e50a:	08db      	lsrs	r3, r3, #3
 800e50c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800e50e:	68bb      	ldr	r3, [r7, #8]
 800e510:	68fa      	ldr	r2, [r7, #12]
 800e512:	fb02 f303 	mul.w	r3, r2, r3
}
 800e516:	4618      	mov	r0, r3
 800e518:	3714      	adds	r7, #20
 800e51a:	46bd      	mov	sp, r7
 800e51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e520:	4770      	bx	lr

0800e522 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e522:	b580      	push	{r7, lr}
 800e524:	b082      	sub	sp, #8
 800e526:	af00      	add	r7, sp, #0
 800e528:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d101      	bne.n	800e534 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e530:	2301      	movs	r3, #1
 800e532:	e049      	b.n	800e5c8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e53a:	b2db      	uxtb	r3, r3
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d106      	bne.n	800e54e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	2200      	movs	r2, #0
 800e544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e548:	6878      	ldr	r0, [r7, #4]
 800e54a:	f7f4 feff 	bl	800334c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	2202      	movs	r2, #2
 800e552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681a      	ldr	r2, [r3, #0]
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	3304      	adds	r3, #4
 800e55e:	4619      	mov	r1, r3
 800e560:	4610      	mov	r0, r2
 800e562:	f000 fe7d 	bl	800f260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2201      	movs	r2, #1
 800e56a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	2201      	movs	r2, #1
 800e572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2201      	movs	r2, #1
 800e57a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	2201      	movs	r2, #1
 800e582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	2201      	movs	r2, #1
 800e58a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	2201      	movs	r2, #1
 800e592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	2201      	movs	r2, #1
 800e59a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	2201      	movs	r2, #1
 800e5a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	2201      	movs	r2, #1
 800e5aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2201      	movs	r2, #1
 800e5b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2201      	movs	r2, #1
 800e5ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2201      	movs	r2, #1
 800e5c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e5c6:	2300      	movs	r3, #0
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3708      	adds	r7, #8
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e5d0:	b480      	push	{r7}
 800e5d2:	b085      	sub	sp, #20
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	2b01      	cmp	r3, #1
 800e5e2:	d001      	beq.n	800e5e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e5e4:	2301      	movs	r3, #1
 800e5e6:	e054      	b.n	800e692 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2202      	movs	r2, #2
 800e5ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	68da      	ldr	r2, [r3, #12]
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	f042 0201 	orr.w	r2, r2, #1
 800e5fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	4a26      	ldr	r2, [pc, #152]	; (800e6a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800e606:	4293      	cmp	r3, r2
 800e608:	d022      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
 800e60e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e612:	d01d      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	4a22      	ldr	r2, [pc, #136]	; (800e6a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800e61a:	4293      	cmp	r3, r2
 800e61c:	d018      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	4a21      	ldr	r2, [pc, #132]	; (800e6a8 <HAL_TIM_Base_Start_IT+0xd8>)
 800e624:	4293      	cmp	r3, r2
 800e626:	d013      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a1f      	ldr	r2, [pc, #124]	; (800e6ac <HAL_TIM_Base_Start_IT+0xdc>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d00e      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	4a1e      	ldr	r2, [pc, #120]	; (800e6b0 <HAL_TIM_Base_Start_IT+0xe0>)
 800e638:	4293      	cmp	r3, r2
 800e63a:	d009      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	4a1c      	ldr	r2, [pc, #112]	; (800e6b4 <HAL_TIM_Base_Start_IT+0xe4>)
 800e642:	4293      	cmp	r3, r2
 800e644:	d004      	beq.n	800e650 <HAL_TIM_Base_Start_IT+0x80>
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	4a1b      	ldr	r2, [pc, #108]	; (800e6b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d115      	bne.n	800e67c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	689a      	ldr	r2, [r3, #8]
 800e656:	4b19      	ldr	r3, [pc, #100]	; (800e6bc <HAL_TIM_Base_Start_IT+0xec>)
 800e658:	4013      	ands	r3, r2
 800e65a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	2b06      	cmp	r3, #6
 800e660:	d015      	beq.n	800e68e <HAL_TIM_Base_Start_IT+0xbe>
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e668:	d011      	beq.n	800e68e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	681a      	ldr	r2, [r3, #0]
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f042 0201 	orr.w	r2, r2, #1
 800e678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e67a:	e008      	b.n	800e68e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	681a      	ldr	r2, [r3, #0]
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	f042 0201 	orr.w	r2, r2, #1
 800e68a:	601a      	str	r2, [r3, #0]
 800e68c:	e000      	b.n	800e690 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e68e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e690:	2300      	movs	r3, #0
}
 800e692:	4618      	mov	r0, r3
 800e694:	3714      	adds	r7, #20
 800e696:	46bd      	mov	sp, r7
 800e698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69c:	4770      	bx	lr
 800e69e:	bf00      	nop
 800e6a0:	40010000 	.word	0x40010000
 800e6a4:	40000400 	.word	0x40000400
 800e6a8:	40000800 	.word	0x40000800
 800e6ac:	40000c00 	.word	0x40000c00
 800e6b0:	40010400 	.word	0x40010400
 800e6b4:	40001800 	.word	0x40001800
 800e6b8:	40014000 	.word	0x40014000
 800e6bc:	00010007 	.word	0x00010007

0800e6c0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b084      	sub	sp, #16
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
 800e6c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d109      	bne.n	800e6e8 <HAL_TIM_OC_Start_IT+0x28>
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e6da:	b2db      	uxtb	r3, r3
 800e6dc:	2b01      	cmp	r3, #1
 800e6de:	bf14      	ite	ne
 800e6e0:	2301      	movne	r3, #1
 800e6e2:	2300      	moveq	r3, #0
 800e6e4:	b2db      	uxtb	r3, r3
 800e6e6:	e03c      	b.n	800e762 <HAL_TIM_OC_Start_IT+0xa2>
 800e6e8:	683b      	ldr	r3, [r7, #0]
 800e6ea:	2b04      	cmp	r3, #4
 800e6ec:	d109      	bne.n	800e702 <HAL_TIM_OC_Start_IT+0x42>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e6f4:	b2db      	uxtb	r3, r3
 800e6f6:	2b01      	cmp	r3, #1
 800e6f8:	bf14      	ite	ne
 800e6fa:	2301      	movne	r3, #1
 800e6fc:	2300      	moveq	r3, #0
 800e6fe:	b2db      	uxtb	r3, r3
 800e700:	e02f      	b.n	800e762 <HAL_TIM_OC_Start_IT+0xa2>
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	2b08      	cmp	r3, #8
 800e706:	d109      	bne.n	800e71c <HAL_TIM_OC_Start_IT+0x5c>
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e70e:	b2db      	uxtb	r3, r3
 800e710:	2b01      	cmp	r3, #1
 800e712:	bf14      	ite	ne
 800e714:	2301      	movne	r3, #1
 800e716:	2300      	moveq	r3, #0
 800e718:	b2db      	uxtb	r3, r3
 800e71a:	e022      	b.n	800e762 <HAL_TIM_OC_Start_IT+0xa2>
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	2b0c      	cmp	r3, #12
 800e720:	d109      	bne.n	800e736 <HAL_TIM_OC_Start_IT+0x76>
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e728:	b2db      	uxtb	r3, r3
 800e72a:	2b01      	cmp	r3, #1
 800e72c:	bf14      	ite	ne
 800e72e:	2301      	movne	r3, #1
 800e730:	2300      	moveq	r3, #0
 800e732:	b2db      	uxtb	r3, r3
 800e734:	e015      	b.n	800e762 <HAL_TIM_OC_Start_IT+0xa2>
 800e736:	683b      	ldr	r3, [r7, #0]
 800e738:	2b10      	cmp	r3, #16
 800e73a:	d109      	bne.n	800e750 <HAL_TIM_OC_Start_IT+0x90>
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e742:	b2db      	uxtb	r3, r3
 800e744:	2b01      	cmp	r3, #1
 800e746:	bf14      	ite	ne
 800e748:	2301      	movne	r3, #1
 800e74a:	2300      	moveq	r3, #0
 800e74c:	b2db      	uxtb	r3, r3
 800e74e:	e008      	b.n	800e762 <HAL_TIM_OC_Start_IT+0xa2>
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e756:	b2db      	uxtb	r3, r3
 800e758:	2b01      	cmp	r3, #1
 800e75a:	bf14      	ite	ne
 800e75c:	2301      	movne	r3, #1
 800e75e:	2300      	moveq	r3, #0
 800e760:	b2db      	uxtb	r3, r3
 800e762:	2b00      	cmp	r3, #0
 800e764:	d001      	beq.n	800e76a <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800e766:	2301      	movs	r3, #1
 800e768:	e0ec      	b.n	800e944 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d104      	bne.n	800e77a <HAL_TIM_OC_Start_IT+0xba>
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	2202      	movs	r2, #2
 800e774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e778:	e023      	b.n	800e7c2 <HAL_TIM_OC_Start_IT+0x102>
 800e77a:	683b      	ldr	r3, [r7, #0]
 800e77c:	2b04      	cmp	r3, #4
 800e77e:	d104      	bne.n	800e78a <HAL_TIM_OC_Start_IT+0xca>
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2202      	movs	r2, #2
 800e784:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e788:	e01b      	b.n	800e7c2 <HAL_TIM_OC_Start_IT+0x102>
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	2b08      	cmp	r3, #8
 800e78e:	d104      	bne.n	800e79a <HAL_TIM_OC_Start_IT+0xda>
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2202      	movs	r2, #2
 800e794:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e798:	e013      	b.n	800e7c2 <HAL_TIM_OC_Start_IT+0x102>
 800e79a:	683b      	ldr	r3, [r7, #0]
 800e79c:	2b0c      	cmp	r3, #12
 800e79e:	d104      	bne.n	800e7aa <HAL_TIM_OC_Start_IT+0xea>
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2202      	movs	r2, #2
 800e7a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e7a8:	e00b      	b.n	800e7c2 <HAL_TIM_OC_Start_IT+0x102>
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	2b10      	cmp	r3, #16
 800e7ae:	d104      	bne.n	800e7ba <HAL_TIM_OC_Start_IT+0xfa>
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2202      	movs	r2, #2
 800e7b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e7b8:	e003      	b.n	800e7c2 <HAL_TIM_OC_Start_IT+0x102>
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	2202      	movs	r2, #2
 800e7be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	2b0c      	cmp	r3, #12
 800e7c6:	d841      	bhi.n	800e84c <HAL_TIM_OC_Start_IT+0x18c>
 800e7c8:	a201      	add	r2, pc, #4	; (adr r2, 800e7d0 <HAL_TIM_OC_Start_IT+0x110>)
 800e7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ce:	bf00      	nop
 800e7d0:	0800e805 	.word	0x0800e805
 800e7d4:	0800e84d 	.word	0x0800e84d
 800e7d8:	0800e84d 	.word	0x0800e84d
 800e7dc:	0800e84d 	.word	0x0800e84d
 800e7e0:	0800e817 	.word	0x0800e817
 800e7e4:	0800e84d 	.word	0x0800e84d
 800e7e8:	0800e84d 	.word	0x0800e84d
 800e7ec:	0800e84d 	.word	0x0800e84d
 800e7f0:	0800e829 	.word	0x0800e829
 800e7f4:	0800e84d 	.word	0x0800e84d
 800e7f8:	0800e84d 	.word	0x0800e84d
 800e7fc:	0800e84d 	.word	0x0800e84d
 800e800:	0800e83b 	.word	0x0800e83b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	68da      	ldr	r2, [r3, #12]
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	f042 0202 	orr.w	r2, r2, #2
 800e812:	60da      	str	r2, [r3, #12]
      break;
 800e814:	e01d      	b.n	800e852 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	68da      	ldr	r2, [r3, #12]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	f042 0204 	orr.w	r2, r2, #4
 800e824:	60da      	str	r2, [r3, #12]
      break;
 800e826:	e014      	b.n	800e852 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	68da      	ldr	r2, [r3, #12]
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	f042 0208 	orr.w	r2, r2, #8
 800e836:	60da      	str	r2, [r3, #12]
      break;
 800e838:	e00b      	b.n	800e852 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	68da      	ldr	r2, [r3, #12]
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	f042 0210 	orr.w	r2, r2, #16
 800e848:	60da      	str	r2, [r3, #12]
      break;
 800e84a:	e002      	b.n	800e852 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800e84c:	2301      	movs	r3, #1
 800e84e:	73fb      	strb	r3, [r7, #15]
      break;
 800e850:	bf00      	nop
  }

  if (status == HAL_OK)
 800e852:	7bfb      	ldrb	r3, [r7, #15]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d174      	bne.n	800e942 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	2201      	movs	r2, #1
 800e85e:	6839      	ldr	r1, [r7, #0]
 800e860:	4618      	mov	r0, r3
 800e862:	f001 f917 	bl	800fa94 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	4a38      	ldr	r2, [pc, #224]	; (800e94c <HAL_TIM_OC_Start_IT+0x28c>)
 800e86c:	4293      	cmp	r3, r2
 800e86e:	d013      	beq.n	800e898 <HAL_TIM_OC_Start_IT+0x1d8>
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	4a36      	ldr	r2, [pc, #216]	; (800e950 <HAL_TIM_OC_Start_IT+0x290>)
 800e876:	4293      	cmp	r3, r2
 800e878:	d00e      	beq.n	800e898 <HAL_TIM_OC_Start_IT+0x1d8>
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	4a35      	ldr	r2, [pc, #212]	; (800e954 <HAL_TIM_OC_Start_IT+0x294>)
 800e880:	4293      	cmp	r3, r2
 800e882:	d009      	beq.n	800e898 <HAL_TIM_OC_Start_IT+0x1d8>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	4a33      	ldr	r2, [pc, #204]	; (800e958 <HAL_TIM_OC_Start_IT+0x298>)
 800e88a:	4293      	cmp	r3, r2
 800e88c:	d004      	beq.n	800e898 <HAL_TIM_OC_Start_IT+0x1d8>
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4a32      	ldr	r2, [pc, #200]	; (800e95c <HAL_TIM_OC_Start_IT+0x29c>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d101      	bne.n	800e89c <HAL_TIM_OC_Start_IT+0x1dc>
 800e898:	2301      	movs	r3, #1
 800e89a:	e000      	b.n	800e89e <HAL_TIM_OC_Start_IT+0x1de>
 800e89c:	2300      	movs	r3, #0
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d007      	beq.n	800e8b2 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e8b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	4a25      	ldr	r2, [pc, #148]	; (800e94c <HAL_TIM_OC_Start_IT+0x28c>)
 800e8b8:	4293      	cmp	r3, r2
 800e8ba:	d022      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e8c4:	d01d      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	4a25      	ldr	r2, [pc, #148]	; (800e960 <HAL_TIM_OC_Start_IT+0x2a0>)
 800e8cc:	4293      	cmp	r3, r2
 800e8ce:	d018      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	681b      	ldr	r3, [r3, #0]
 800e8d4:	4a23      	ldr	r2, [pc, #140]	; (800e964 <HAL_TIM_OC_Start_IT+0x2a4>)
 800e8d6:	4293      	cmp	r3, r2
 800e8d8:	d013      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	4a22      	ldr	r2, [pc, #136]	; (800e968 <HAL_TIM_OC_Start_IT+0x2a8>)
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d00e      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	4a19      	ldr	r2, [pc, #100]	; (800e950 <HAL_TIM_OC_Start_IT+0x290>)
 800e8ea:	4293      	cmp	r3, r2
 800e8ec:	d009      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	4a1e      	ldr	r2, [pc, #120]	; (800e96c <HAL_TIM_OC_Start_IT+0x2ac>)
 800e8f4:	4293      	cmp	r3, r2
 800e8f6:	d004      	beq.n	800e902 <HAL_TIM_OC_Start_IT+0x242>
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	4a15      	ldr	r2, [pc, #84]	; (800e954 <HAL_TIM_OC_Start_IT+0x294>)
 800e8fe:	4293      	cmp	r3, r2
 800e900:	d115      	bne.n	800e92e <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	689a      	ldr	r2, [r3, #8]
 800e908:	4b19      	ldr	r3, [pc, #100]	; (800e970 <HAL_TIM_OC_Start_IT+0x2b0>)
 800e90a:	4013      	ands	r3, r2
 800e90c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e90e:	68bb      	ldr	r3, [r7, #8]
 800e910:	2b06      	cmp	r3, #6
 800e912:	d015      	beq.n	800e940 <HAL_TIM_OC_Start_IT+0x280>
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e91a:	d011      	beq.n	800e940 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	681a      	ldr	r2, [r3, #0]
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	f042 0201 	orr.w	r2, r2, #1
 800e92a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e92c:	e008      	b.n	800e940 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	681a      	ldr	r2, [r3, #0]
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	f042 0201 	orr.w	r2, r2, #1
 800e93c:	601a      	str	r2, [r3, #0]
 800e93e:	e000      	b.n	800e942 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e940:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e942:	7bfb      	ldrb	r3, [r7, #15]
}
 800e944:	4618      	mov	r0, r3
 800e946:	3710      	adds	r7, #16
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	40010000 	.word	0x40010000
 800e950:	40010400 	.word	0x40010400
 800e954:	40014000 	.word	0x40014000
 800e958:	40014400 	.word	0x40014400
 800e95c:	40014800 	.word	0x40014800
 800e960:	40000400 	.word	0x40000400
 800e964:	40000800 	.word	0x40000800
 800e968:	40000c00 	.word	0x40000c00
 800e96c:	40001800 	.word	0x40001800
 800e970:	00010007 	.word	0x00010007

0800e974 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b084      	sub	sp, #16
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
 800e97c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e97e:	2300      	movs	r3, #0
 800e980:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	2b0c      	cmp	r3, #12
 800e986:	d841      	bhi.n	800ea0c <HAL_TIM_OC_Stop_IT+0x98>
 800e988:	a201      	add	r2, pc, #4	; (adr r2, 800e990 <HAL_TIM_OC_Stop_IT+0x1c>)
 800e98a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e98e:	bf00      	nop
 800e990:	0800e9c5 	.word	0x0800e9c5
 800e994:	0800ea0d 	.word	0x0800ea0d
 800e998:	0800ea0d 	.word	0x0800ea0d
 800e99c:	0800ea0d 	.word	0x0800ea0d
 800e9a0:	0800e9d7 	.word	0x0800e9d7
 800e9a4:	0800ea0d 	.word	0x0800ea0d
 800e9a8:	0800ea0d 	.word	0x0800ea0d
 800e9ac:	0800ea0d 	.word	0x0800ea0d
 800e9b0:	0800e9e9 	.word	0x0800e9e9
 800e9b4:	0800ea0d 	.word	0x0800ea0d
 800e9b8:	0800ea0d 	.word	0x0800ea0d
 800e9bc:	0800ea0d 	.word	0x0800ea0d
 800e9c0:	0800e9fb 	.word	0x0800e9fb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	68da      	ldr	r2, [r3, #12]
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	f022 0202 	bic.w	r2, r2, #2
 800e9d2:	60da      	str	r2, [r3, #12]
      break;
 800e9d4:	e01d      	b.n	800ea12 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	68da      	ldr	r2, [r3, #12]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f022 0204 	bic.w	r2, r2, #4
 800e9e4:	60da      	str	r2, [r3, #12]
      break;
 800e9e6:	e014      	b.n	800ea12 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	68da      	ldr	r2, [r3, #12]
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	f022 0208 	bic.w	r2, r2, #8
 800e9f6:	60da      	str	r2, [r3, #12]
      break;
 800e9f8:	e00b      	b.n	800ea12 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	68da      	ldr	r2, [r3, #12]
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	f022 0210 	bic.w	r2, r2, #16
 800ea08:	60da      	str	r2, [r3, #12]
      break;
 800ea0a:	e002      	b.n	800ea12 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	73fb      	strb	r3, [r7, #15]
      break;
 800ea10:	bf00      	nop
  }

  if (status == HAL_OK)
 800ea12:	7bfb      	ldrb	r3, [r7, #15]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	f040 8081 	bne.w	800eb1c <HAL_TIM_OC_Stop_IT+0x1a8>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	2200      	movs	r2, #0
 800ea20:	6839      	ldr	r1, [r7, #0]
 800ea22:	4618      	mov	r0, r3
 800ea24:	f001 f836 	bl	800fa94 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	4a3e      	ldr	r2, [pc, #248]	; (800eb28 <HAL_TIM_OC_Stop_IT+0x1b4>)
 800ea2e:	4293      	cmp	r3, r2
 800ea30:	d013      	beq.n	800ea5a <HAL_TIM_OC_Stop_IT+0xe6>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	4a3d      	ldr	r2, [pc, #244]	; (800eb2c <HAL_TIM_OC_Stop_IT+0x1b8>)
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	d00e      	beq.n	800ea5a <HAL_TIM_OC_Stop_IT+0xe6>
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4a3b      	ldr	r2, [pc, #236]	; (800eb30 <HAL_TIM_OC_Stop_IT+0x1bc>)
 800ea42:	4293      	cmp	r3, r2
 800ea44:	d009      	beq.n	800ea5a <HAL_TIM_OC_Stop_IT+0xe6>
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	4a3a      	ldr	r2, [pc, #232]	; (800eb34 <HAL_TIM_OC_Stop_IT+0x1c0>)
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	d004      	beq.n	800ea5a <HAL_TIM_OC_Stop_IT+0xe6>
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	4a38      	ldr	r2, [pc, #224]	; (800eb38 <HAL_TIM_OC_Stop_IT+0x1c4>)
 800ea56:	4293      	cmp	r3, r2
 800ea58:	d101      	bne.n	800ea5e <HAL_TIM_OC_Stop_IT+0xea>
 800ea5a:	2301      	movs	r3, #1
 800ea5c:	e000      	b.n	800ea60 <HAL_TIM_OC_Stop_IT+0xec>
 800ea5e:	2300      	movs	r3, #0
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d017      	beq.n	800ea94 <HAL_TIM_OC_Stop_IT+0x120>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	6a1a      	ldr	r2, [r3, #32]
 800ea6a:	f241 1311 	movw	r3, #4369	; 0x1111
 800ea6e:	4013      	ands	r3, r2
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d10f      	bne.n	800ea94 <HAL_TIM_OC_Stop_IT+0x120>
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	6a1a      	ldr	r2, [r3, #32]
 800ea7a:	f240 4344 	movw	r3, #1092	; 0x444
 800ea7e:	4013      	ands	r3, r2
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d107      	bne.n	800ea94 <HAL_TIM_OC_Stop_IT+0x120>
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ea92:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	6a1a      	ldr	r2, [r3, #32]
 800ea9a:	f241 1311 	movw	r3, #4369	; 0x1111
 800ea9e:	4013      	ands	r3, r2
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d10f      	bne.n	800eac4 <HAL_TIM_OC_Stop_IT+0x150>
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	6a1a      	ldr	r2, [r3, #32]
 800eaaa:	f240 4344 	movw	r3, #1092	; 0x444
 800eaae:	4013      	ands	r3, r2
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d107      	bne.n	800eac4 <HAL_TIM_OC_Stop_IT+0x150>
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	681a      	ldr	r2, [r3, #0]
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	f022 0201 	bic.w	r2, r2, #1
 800eac2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800eac4:	683b      	ldr	r3, [r7, #0]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d104      	bne.n	800ead4 <HAL_TIM_OC_Stop_IT+0x160>
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2201      	movs	r2, #1
 800eace:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ead2:	e023      	b.n	800eb1c <HAL_TIM_OC_Stop_IT+0x1a8>
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	2b04      	cmp	r3, #4
 800ead8:	d104      	bne.n	800eae4 <HAL_TIM_OC_Stop_IT+0x170>
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	2201      	movs	r2, #1
 800eade:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800eae2:	e01b      	b.n	800eb1c <HAL_TIM_OC_Stop_IT+0x1a8>
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	2b08      	cmp	r3, #8
 800eae8:	d104      	bne.n	800eaf4 <HAL_TIM_OC_Stop_IT+0x180>
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	2201      	movs	r2, #1
 800eaee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800eaf2:	e013      	b.n	800eb1c <HAL_TIM_OC_Stop_IT+0x1a8>
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	2b0c      	cmp	r3, #12
 800eaf8:	d104      	bne.n	800eb04 <HAL_TIM_OC_Stop_IT+0x190>
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800eb02:	e00b      	b.n	800eb1c <HAL_TIM_OC_Stop_IT+0x1a8>
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	2b10      	cmp	r3, #16
 800eb08:	d104      	bne.n	800eb14 <HAL_TIM_OC_Stop_IT+0x1a0>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2201      	movs	r2, #1
 800eb0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800eb12:	e003      	b.n	800eb1c <HAL_TIM_OC_Stop_IT+0x1a8>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	2201      	movs	r2, #1
 800eb18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 800eb1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb1e:	4618      	mov	r0, r3
 800eb20:	3710      	adds	r7, #16
 800eb22:	46bd      	mov	sp, r7
 800eb24:	bd80      	pop	{r7, pc}
 800eb26:	bf00      	nop
 800eb28:	40010000 	.word	0x40010000
 800eb2c:	40010400 	.word	0x40010400
 800eb30:	40014000 	.word	0x40014000
 800eb34:	40014400 	.word	0x40014400
 800eb38:	40014800 	.word	0x40014800

0800eb3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b082      	sub	sp, #8
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d101      	bne.n	800eb4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	e049      	b.n	800ebe2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eb54:	b2db      	uxtb	r3, r3
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d106      	bne.n	800eb68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800eb62:	6878      	ldr	r0, [r7, #4]
 800eb64:	f000 f841 	bl	800ebea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	2202      	movs	r2, #2
 800eb6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681a      	ldr	r2, [r3, #0]
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	3304      	adds	r3, #4
 800eb78:	4619      	mov	r1, r3
 800eb7a:	4610      	mov	r0, r2
 800eb7c:	f000 fb70 	bl	800f260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	2201      	movs	r2, #1
 800eb84:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2201      	movs	r2, #1
 800eb8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2201      	movs	r2, #1
 800eb94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2201      	movs	r2, #1
 800eb9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	2201      	movs	r2, #1
 800eba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	2201      	movs	r2, #1
 800ebb4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	2201      	movs	r2, #1
 800ebc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	2201      	movs	r2, #1
 800ebcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2201      	movs	r2, #1
 800ebd4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2201      	movs	r2, #1
 800ebdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ebe0:	2300      	movs	r3, #0
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	3708      	adds	r7, #8
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}

0800ebea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ebea:	b480      	push	{r7}
 800ebec:	b083      	sub	sp, #12
 800ebee:	af00      	add	r7, sp, #0
 800ebf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ebf2:	bf00      	nop
 800ebf4:	370c      	adds	r7, #12
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfc:	4770      	bx	lr

0800ebfe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ebfe:	b580      	push	{r7, lr}
 800ec00:	b084      	sub	sp, #16
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	68db      	ldr	r3, [r3, #12]
 800ec0c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	691b      	ldr	r3, [r3, #16]
 800ec14:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ec16:	68bb      	ldr	r3, [r7, #8]
 800ec18:	f003 0302 	and.w	r3, r3, #2
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d020      	beq.n	800ec62 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	f003 0302 	and.w	r3, r3, #2
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d01b      	beq.n	800ec62 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	f06f 0202 	mvn.w	r2, #2
 800ec32:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2201      	movs	r2, #1
 800ec38:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	699b      	ldr	r3, [r3, #24]
 800ec40:	f003 0303 	and.w	r3, r3, #3
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d003      	beq.n	800ec50 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f000 faeb 	bl	800f224 <HAL_TIM_IC_CaptureCallback>
 800ec4e:	e005      	b.n	800ec5c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec50:	6878      	ldr	r0, [r7, #4]
 800ec52:	f7f1 fcd5 	bl	8000600 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec56:	6878      	ldr	r0, [r7, #4]
 800ec58:	f000 faee 	bl	800f238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ec62:	68bb      	ldr	r3, [r7, #8]
 800ec64:	f003 0304 	and.w	r3, r3, #4
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d020      	beq.n	800ecae <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	f003 0304 	and.w	r3, r3, #4
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d01b      	beq.n	800ecae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	f06f 0204 	mvn.w	r2, #4
 800ec7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2202      	movs	r2, #2
 800ec84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	699b      	ldr	r3, [r3, #24]
 800ec8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d003      	beq.n	800ec9c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f000 fac5 	bl	800f224 <HAL_TIM_IC_CaptureCallback>
 800ec9a:	e005      	b.n	800eca8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f7f1 fcaf 	bl	8000600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f000 fac8 	bl	800f238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2200      	movs	r2, #0
 800ecac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	f003 0308 	and.w	r3, r3, #8
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d020      	beq.n	800ecfa <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	f003 0308 	and.w	r3, r3, #8
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d01b      	beq.n	800ecfa <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	f06f 0208 	mvn.w	r2, #8
 800ecca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2204      	movs	r2, #4
 800ecd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	69db      	ldr	r3, [r3, #28]
 800ecd8:	f003 0303 	and.w	r3, r3, #3
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d003      	beq.n	800ece8 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ece0:	6878      	ldr	r0, [r7, #4]
 800ece2:	f000 fa9f 	bl	800f224 <HAL_TIM_IC_CaptureCallback>
 800ece6:	e005      	b.n	800ecf4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f7f1 fc89 	bl	8000600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ecee:	6878      	ldr	r0, [r7, #4]
 800ecf0:	f000 faa2 	bl	800f238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ecfa:	68bb      	ldr	r3, [r7, #8]
 800ecfc:	f003 0310 	and.w	r3, r3, #16
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d020      	beq.n	800ed46 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	f003 0310 	and.w	r3, r3, #16
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d01b      	beq.n	800ed46 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	f06f 0210 	mvn.w	r2, #16
 800ed16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2208      	movs	r2, #8
 800ed1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	69db      	ldr	r3, [r3, #28]
 800ed24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d003      	beq.n	800ed34 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f000 fa79 	bl	800f224 <HAL_TIM_IC_CaptureCallback>
 800ed32:	e005      	b.n	800ed40 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	f7f1 fc63 	bl	8000600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed3a:	6878      	ldr	r0, [r7, #4]
 800ed3c:	f000 fa7c 	bl	800f238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2200      	movs	r2, #0
 800ed44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	f003 0301 	and.w	r3, r3, #1
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d00c      	beq.n	800ed6a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	f003 0301 	and.w	r3, r3, #1
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d007      	beq.n	800ed6a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	f06f 0201 	mvn.w	r2, #1
 800ed62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ed64:	6878      	ldr	r0, [r7, #4]
 800ed66:	f7f3 ffcb 	bl	8002d00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ed6a:	68bb      	ldr	r3, [r7, #8]
 800ed6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d104      	bne.n	800ed7e <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d00c      	beq.n	800ed98 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d007      	beq.n	800ed98 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 800ed90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ed92:	6878      	ldr	r0, [r7, #4]
 800ed94:	f000 ffba 	bl	800fd0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ed98:	68bb      	ldr	r3, [r7, #8]
 800ed9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d00c      	beq.n	800edbc <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d007      	beq.n	800edbc <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	681b      	ldr	r3, [r3, #0]
 800edb0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800edb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800edb6:	6878      	ldr	r0, [r7, #4]
 800edb8:	f000 ffb2 	bl	800fd20 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800edbc:	68bb      	ldr	r3, [r7, #8]
 800edbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d00c      	beq.n	800ede0 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d007      	beq.n	800ede0 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800edd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 fa36 	bl	800f24c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ede0:	68bb      	ldr	r3, [r7, #8]
 800ede2:	f003 0320 	and.w	r3, r3, #32
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d00c      	beq.n	800ee04 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	f003 0320 	and.w	r3, r3, #32
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d007      	beq.n	800ee04 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f06f 0220 	mvn.w	r2, #32
 800edfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800edfe:	6878      	ldr	r0, [r7, #4]
 800ee00:	f000 ff7a 	bl	800fcf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ee04:	bf00      	nop
 800ee06:	3710      	adds	r7, #16
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	bd80      	pop	{r7, pc}

0800ee0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b086      	sub	sp, #24
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	60f8      	str	r0, [r7, #12]
 800ee14:	60b9      	str	r1, [r7, #8]
 800ee16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ee22:	2b01      	cmp	r3, #1
 800ee24:	d101      	bne.n	800ee2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ee26:	2302      	movs	r3, #2
 800ee28:	e0ff      	b.n	800f02a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	2201      	movs	r2, #1
 800ee2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2b14      	cmp	r3, #20
 800ee36:	f200 80f0 	bhi.w	800f01a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ee3a:	a201      	add	r2, pc, #4	; (adr r2, 800ee40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ee3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee40:	0800ee95 	.word	0x0800ee95
 800ee44:	0800f01b 	.word	0x0800f01b
 800ee48:	0800f01b 	.word	0x0800f01b
 800ee4c:	0800f01b 	.word	0x0800f01b
 800ee50:	0800eed5 	.word	0x0800eed5
 800ee54:	0800f01b 	.word	0x0800f01b
 800ee58:	0800f01b 	.word	0x0800f01b
 800ee5c:	0800f01b 	.word	0x0800f01b
 800ee60:	0800ef17 	.word	0x0800ef17
 800ee64:	0800f01b 	.word	0x0800f01b
 800ee68:	0800f01b 	.word	0x0800f01b
 800ee6c:	0800f01b 	.word	0x0800f01b
 800ee70:	0800ef57 	.word	0x0800ef57
 800ee74:	0800f01b 	.word	0x0800f01b
 800ee78:	0800f01b 	.word	0x0800f01b
 800ee7c:	0800f01b 	.word	0x0800f01b
 800ee80:	0800ef99 	.word	0x0800ef99
 800ee84:	0800f01b 	.word	0x0800f01b
 800ee88:	0800f01b 	.word	0x0800f01b
 800ee8c:	0800f01b 	.word	0x0800f01b
 800ee90:	0800efd9 	.word	0x0800efd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	681b      	ldr	r3, [r3, #0]
 800ee98:	68b9      	ldr	r1, [r7, #8]
 800ee9a:	4618      	mov	r0, r3
 800ee9c:	f000 fa86 	bl	800f3ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	699a      	ldr	r2, [r3, #24]
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	f042 0208 	orr.w	r2, r2, #8
 800eeae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	699a      	ldr	r2, [r3, #24]
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f022 0204 	bic.w	r2, r2, #4
 800eebe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	6999      	ldr	r1, [r3, #24]
 800eec6:	68bb      	ldr	r3, [r7, #8]
 800eec8:	691a      	ldr	r2, [r3, #16]
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	430a      	orrs	r2, r1
 800eed0:	619a      	str	r2, [r3, #24]
      break;
 800eed2:	e0a5      	b.n	800f020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	68b9      	ldr	r1, [r7, #8]
 800eeda:	4618      	mov	r0, r3
 800eedc:	f000 faf6 	bl	800f4cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	699a      	ldr	r2, [r3, #24]
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eeee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	699a      	ldr	r2, [r3, #24]
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800eefe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	6999      	ldr	r1, [r3, #24]
 800ef06:	68bb      	ldr	r3, [r7, #8]
 800ef08:	691b      	ldr	r3, [r3, #16]
 800ef0a:	021a      	lsls	r2, r3, #8
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	430a      	orrs	r2, r1
 800ef12:	619a      	str	r2, [r3, #24]
      break;
 800ef14:	e084      	b.n	800f020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	68b9      	ldr	r1, [r7, #8]
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	f000 fb5f 	bl	800f5e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	69da      	ldr	r2, [r3, #28]
 800ef28:	68fb      	ldr	r3, [r7, #12]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	f042 0208 	orr.w	r2, r2, #8
 800ef30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	69da      	ldr	r2, [r3, #28]
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	f022 0204 	bic.w	r2, r2, #4
 800ef40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	69d9      	ldr	r1, [r3, #28]
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	691a      	ldr	r2, [r3, #16]
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	430a      	orrs	r2, r1
 800ef52:	61da      	str	r2, [r3, #28]
      break;
 800ef54:	e064      	b.n	800f020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	68b9      	ldr	r1, [r7, #8]
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f000 fbc7 	bl	800f6f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	69da      	ldr	r2, [r3, #28]
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ef70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	69da      	ldr	r2, [r3, #28]
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ef80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	69d9      	ldr	r1, [r3, #28]
 800ef88:	68bb      	ldr	r3, [r7, #8]
 800ef8a:	691b      	ldr	r3, [r3, #16]
 800ef8c:	021a      	lsls	r2, r3, #8
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	430a      	orrs	r2, r1
 800ef94:	61da      	str	r2, [r3, #28]
      break;
 800ef96:	e043      	b.n	800f020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	68b9      	ldr	r1, [r7, #8]
 800ef9e:	4618      	mov	r0, r3
 800efa0:	f000 fc10 	bl	800f7c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f042 0208 	orr.w	r2, r2, #8
 800efb2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	f022 0204 	bic.w	r2, r2, #4
 800efc2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	681b      	ldr	r3, [r3, #0]
 800efc8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	691a      	ldr	r2, [r3, #16]
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	430a      	orrs	r2, r1
 800efd4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800efd6:	e023      	b.n	800f020 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	68b9      	ldr	r1, [r7, #8]
 800efde:	4618      	mov	r0, r3
 800efe0:	f000 fc54 	bl	800f88c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eff2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f002:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	691b      	ldr	r3, [r3, #16]
 800f00e:	021a      	lsls	r2, r3, #8
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	430a      	orrs	r2, r1
 800f016:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800f018:	e002      	b.n	800f020 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f01a:	2301      	movs	r3, #1
 800f01c:	75fb      	strb	r3, [r7, #23]
      break;
 800f01e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	2200      	movs	r2, #0
 800f024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f028:	7dfb      	ldrb	r3, [r7, #23]
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	3718      	adds	r7, #24
 800f02e:	46bd      	mov	sp, r7
 800f030:	bd80      	pop	{r7, pc}
 800f032:	bf00      	nop

0800f034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b084      	sub	sp, #16
 800f038:	af00      	add	r7, sp, #0
 800f03a:	6078      	str	r0, [r7, #4]
 800f03c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f03e:	2300      	movs	r3, #0
 800f040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f048:	2b01      	cmp	r3, #1
 800f04a:	d101      	bne.n	800f050 <HAL_TIM_ConfigClockSource+0x1c>
 800f04c:	2302      	movs	r3, #2
 800f04e:	e0dc      	b.n	800f20a <HAL_TIM_ConfigClockSource+0x1d6>
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2201      	movs	r2, #1
 800f054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	2202      	movs	r2, #2
 800f05c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	689b      	ldr	r3, [r3, #8]
 800f066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f068:	68ba      	ldr	r2, [r7, #8]
 800f06a:	4b6a      	ldr	r3, [pc, #424]	; (800f214 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f06c:	4013      	ands	r3, r2
 800f06e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f070:	68bb      	ldr	r3, [r7, #8]
 800f072:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f076:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	68ba      	ldr	r2, [r7, #8]
 800f07e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	4a64      	ldr	r2, [pc, #400]	; (800f218 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f086:	4293      	cmp	r3, r2
 800f088:	f000 80a9 	beq.w	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f08c:	4a62      	ldr	r2, [pc, #392]	; (800f218 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f08e:	4293      	cmp	r3, r2
 800f090:	f200 80ae 	bhi.w	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f094:	4a61      	ldr	r2, [pc, #388]	; (800f21c <HAL_TIM_ConfigClockSource+0x1e8>)
 800f096:	4293      	cmp	r3, r2
 800f098:	f000 80a1 	beq.w	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f09c:	4a5f      	ldr	r2, [pc, #380]	; (800f21c <HAL_TIM_ConfigClockSource+0x1e8>)
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	f200 80a6 	bhi.w	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0a4:	4a5e      	ldr	r2, [pc, #376]	; (800f220 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f0a6:	4293      	cmp	r3, r2
 800f0a8:	f000 8099 	beq.w	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f0ac:	4a5c      	ldr	r2, [pc, #368]	; (800f220 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f0ae:	4293      	cmp	r3, r2
 800f0b0:	f200 809e 	bhi.w	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0b4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f0b8:	f000 8091 	beq.w	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f0bc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f0c0:	f200 8096 	bhi.w	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f0c8:	f000 8089 	beq.w	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f0cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f0d0:	f200 808e 	bhi.w	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f0d8:	d03e      	beq.n	800f158 <HAL_TIM_ConfigClockSource+0x124>
 800f0da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f0de:	f200 8087 	bhi.w	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f0e6:	f000 8086 	beq.w	800f1f6 <HAL_TIM_ConfigClockSource+0x1c2>
 800f0ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f0ee:	d87f      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0f0:	2b70      	cmp	r3, #112	; 0x70
 800f0f2:	d01a      	beq.n	800f12a <HAL_TIM_ConfigClockSource+0xf6>
 800f0f4:	2b70      	cmp	r3, #112	; 0x70
 800f0f6:	d87b      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f0f8:	2b60      	cmp	r3, #96	; 0x60
 800f0fa:	d050      	beq.n	800f19e <HAL_TIM_ConfigClockSource+0x16a>
 800f0fc:	2b60      	cmp	r3, #96	; 0x60
 800f0fe:	d877      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f100:	2b50      	cmp	r3, #80	; 0x50
 800f102:	d03c      	beq.n	800f17e <HAL_TIM_ConfigClockSource+0x14a>
 800f104:	2b50      	cmp	r3, #80	; 0x50
 800f106:	d873      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f108:	2b40      	cmp	r3, #64	; 0x40
 800f10a:	d058      	beq.n	800f1be <HAL_TIM_ConfigClockSource+0x18a>
 800f10c:	2b40      	cmp	r3, #64	; 0x40
 800f10e:	d86f      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f110:	2b30      	cmp	r3, #48	; 0x30
 800f112:	d064      	beq.n	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f114:	2b30      	cmp	r3, #48	; 0x30
 800f116:	d86b      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f118:	2b20      	cmp	r3, #32
 800f11a:	d060      	beq.n	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f11c:	2b20      	cmp	r3, #32
 800f11e:	d867      	bhi.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
 800f120:	2b00      	cmp	r3, #0
 800f122:	d05c      	beq.n	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f124:	2b10      	cmp	r3, #16
 800f126:	d05a      	beq.n	800f1de <HAL_TIM_ConfigClockSource+0x1aa>
 800f128:	e062      	b.n	800f1f0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	6818      	ldr	r0, [r3, #0]
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	6899      	ldr	r1, [r3, #8]
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	685a      	ldr	r2, [r3, #4]
 800f136:	683b      	ldr	r3, [r7, #0]
 800f138:	68db      	ldr	r3, [r3, #12]
 800f13a:	f000 fc8b 	bl	800fa54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	689b      	ldr	r3, [r3, #8]
 800f144:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f146:	68bb      	ldr	r3, [r7, #8]
 800f148:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f14c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	68ba      	ldr	r2, [r7, #8]
 800f154:	609a      	str	r2, [r3, #8]
      break;
 800f156:	e04f      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	6818      	ldr	r0, [r3, #0]
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	6899      	ldr	r1, [r3, #8]
 800f160:	683b      	ldr	r3, [r7, #0]
 800f162:	685a      	ldr	r2, [r3, #4]
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	68db      	ldr	r3, [r3, #12]
 800f168:	f000 fc74 	bl	800fa54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	689a      	ldr	r2, [r3, #8]
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f17a:	609a      	str	r2, [r3, #8]
      break;
 800f17c:	e03c      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	6818      	ldr	r0, [r3, #0]
 800f182:	683b      	ldr	r3, [r7, #0]
 800f184:	6859      	ldr	r1, [r3, #4]
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	68db      	ldr	r3, [r3, #12]
 800f18a:	461a      	mov	r2, r3
 800f18c:	f000 fbe4 	bl	800f958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	2150      	movs	r1, #80	; 0x50
 800f196:	4618      	mov	r0, r3
 800f198:	f000 fc3e 	bl	800fa18 <TIM_ITRx_SetConfig>
      break;
 800f19c:	e02c      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6818      	ldr	r0, [r3, #0]
 800f1a2:	683b      	ldr	r3, [r7, #0]
 800f1a4:	6859      	ldr	r1, [r3, #4]
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	68db      	ldr	r3, [r3, #12]
 800f1aa:	461a      	mov	r2, r3
 800f1ac:	f000 fc03 	bl	800f9b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	2160      	movs	r1, #96	; 0x60
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	f000 fc2e 	bl	800fa18 <TIM_ITRx_SetConfig>
      break;
 800f1bc:	e01c      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	6818      	ldr	r0, [r3, #0]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	6859      	ldr	r1, [r3, #4]
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	68db      	ldr	r3, [r3, #12]
 800f1ca:	461a      	mov	r2, r3
 800f1cc:	f000 fbc4 	bl	800f958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	2140      	movs	r1, #64	; 0x40
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f000 fc1e 	bl	800fa18 <TIM_ITRx_SetConfig>
      break;
 800f1dc:	e00c      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681a      	ldr	r2, [r3, #0]
 800f1e2:	683b      	ldr	r3, [r7, #0]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	4619      	mov	r1, r3
 800f1e8:	4610      	mov	r0, r2
 800f1ea:	f000 fc15 	bl	800fa18 <TIM_ITRx_SetConfig>
      break;
 800f1ee:	e003      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	73fb      	strb	r3, [r7, #15]
      break;
 800f1f4:	e000      	b.n	800f1f8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f1f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2201      	movs	r2, #1
 800f1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2200      	movs	r2, #0
 800f204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f208:	7bfb      	ldrb	r3, [r7, #15]
}
 800f20a:	4618      	mov	r0, r3
 800f20c:	3710      	adds	r7, #16
 800f20e:	46bd      	mov	sp, r7
 800f210:	bd80      	pop	{r7, pc}
 800f212:	bf00      	nop
 800f214:	ffceff88 	.word	0xffceff88
 800f218:	00100040 	.word	0x00100040
 800f21c:	00100030 	.word	0x00100030
 800f220:	00100020 	.word	0x00100020

0800f224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f224:	b480      	push	{r7}
 800f226:	b083      	sub	sp, #12
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f22c:	bf00      	nop
 800f22e:	370c      	adds	r7, #12
 800f230:	46bd      	mov	sp, r7
 800f232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f236:	4770      	bx	lr

0800f238 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f238:	b480      	push	{r7}
 800f23a:	b083      	sub	sp, #12
 800f23c:	af00      	add	r7, sp, #0
 800f23e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f240:	bf00      	nop
 800f242:	370c      	adds	r7, #12
 800f244:	46bd      	mov	sp, r7
 800f246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24a:	4770      	bx	lr

0800f24c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f24c:	b480      	push	{r7}
 800f24e:	b083      	sub	sp, #12
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f254:	bf00      	nop
 800f256:	370c      	adds	r7, #12
 800f258:	46bd      	mov	sp, r7
 800f25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f25e:	4770      	bx	lr

0800f260 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f260:	b480      	push	{r7}
 800f262:	b085      	sub	sp, #20
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
 800f268:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	4a46      	ldr	r2, [pc, #280]	; (800f38c <TIM_Base_SetConfig+0x12c>)
 800f274:	4293      	cmp	r3, r2
 800f276:	d013      	beq.n	800f2a0 <TIM_Base_SetConfig+0x40>
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f27e:	d00f      	beq.n	800f2a0 <TIM_Base_SetConfig+0x40>
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	4a43      	ldr	r2, [pc, #268]	; (800f390 <TIM_Base_SetConfig+0x130>)
 800f284:	4293      	cmp	r3, r2
 800f286:	d00b      	beq.n	800f2a0 <TIM_Base_SetConfig+0x40>
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	4a42      	ldr	r2, [pc, #264]	; (800f394 <TIM_Base_SetConfig+0x134>)
 800f28c:	4293      	cmp	r3, r2
 800f28e:	d007      	beq.n	800f2a0 <TIM_Base_SetConfig+0x40>
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	4a41      	ldr	r2, [pc, #260]	; (800f398 <TIM_Base_SetConfig+0x138>)
 800f294:	4293      	cmp	r3, r2
 800f296:	d003      	beq.n	800f2a0 <TIM_Base_SetConfig+0x40>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	4a40      	ldr	r2, [pc, #256]	; (800f39c <TIM_Base_SetConfig+0x13c>)
 800f29c:	4293      	cmp	r3, r2
 800f29e:	d108      	bne.n	800f2b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f2a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	685b      	ldr	r3, [r3, #4]
 800f2ac:	68fa      	ldr	r2, [r7, #12]
 800f2ae:	4313      	orrs	r3, r2
 800f2b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	4a35      	ldr	r2, [pc, #212]	; (800f38c <TIM_Base_SetConfig+0x12c>)
 800f2b6:	4293      	cmp	r3, r2
 800f2b8:	d01f      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f2c0:	d01b      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	4a32      	ldr	r2, [pc, #200]	; (800f390 <TIM_Base_SetConfig+0x130>)
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	d017      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	4a31      	ldr	r2, [pc, #196]	; (800f394 <TIM_Base_SetConfig+0x134>)
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	d013      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	4a30      	ldr	r2, [pc, #192]	; (800f398 <TIM_Base_SetConfig+0x138>)
 800f2d6:	4293      	cmp	r3, r2
 800f2d8:	d00f      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	4a2f      	ldr	r2, [pc, #188]	; (800f39c <TIM_Base_SetConfig+0x13c>)
 800f2de:	4293      	cmp	r3, r2
 800f2e0:	d00b      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	4a2e      	ldr	r2, [pc, #184]	; (800f3a0 <TIM_Base_SetConfig+0x140>)
 800f2e6:	4293      	cmp	r3, r2
 800f2e8:	d007      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	4a2d      	ldr	r2, [pc, #180]	; (800f3a4 <TIM_Base_SetConfig+0x144>)
 800f2ee:	4293      	cmp	r3, r2
 800f2f0:	d003      	beq.n	800f2fa <TIM_Base_SetConfig+0x9a>
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	4a2c      	ldr	r2, [pc, #176]	; (800f3a8 <TIM_Base_SetConfig+0x148>)
 800f2f6:	4293      	cmp	r3, r2
 800f2f8:	d108      	bne.n	800f30c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f300:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	68db      	ldr	r3, [r3, #12]
 800f306:	68fa      	ldr	r2, [r7, #12]
 800f308:	4313      	orrs	r3, r2
 800f30a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	695b      	ldr	r3, [r3, #20]
 800f316:	4313      	orrs	r3, r2
 800f318:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	68fa      	ldr	r2, [r7, #12]
 800f31e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f320:	683b      	ldr	r3, [r7, #0]
 800f322:	689a      	ldr	r2, [r3, #8]
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	681a      	ldr	r2, [r3, #0]
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	4a16      	ldr	r2, [pc, #88]	; (800f38c <TIM_Base_SetConfig+0x12c>)
 800f334:	4293      	cmp	r3, r2
 800f336:	d00f      	beq.n	800f358 <TIM_Base_SetConfig+0xf8>
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	4a18      	ldr	r2, [pc, #96]	; (800f39c <TIM_Base_SetConfig+0x13c>)
 800f33c:	4293      	cmp	r3, r2
 800f33e:	d00b      	beq.n	800f358 <TIM_Base_SetConfig+0xf8>
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	4a17      	ldr	r2, [pc, #92]	; (800f3a0 <TIM_Base_SetConfig+0x140>)
 800f344:	4293      	cmp	r3, r2
 800f346:	d007      	beq.n	800f358 <TIM_Base_SetConfig+0xf8>
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	4a16      	ldr	r2, [pc, #88]	; (800f3a4 <TIM_Base_SetConfig+0x144>)
 800f34c:	4293      	cmp	r3, r2
 800f34e:	d003      	beq.n	800f358 <TIM_Base_SetConfig+0xf8>
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	4a15      	ldr	r2, [pc, #84]	; (800f3a8 <TIM_Base_SetConfig+0x148>)
 800f354:	4293      	cmp	r3, r2
 800f356:	d103      	bne.n	800f360 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	691a      	ldr	r2, [r3, #16]
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2201      	movs	r2, #1
 800f364:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	691b      	ldr	r3, [r3, #16]
 800f36a:	f003 0301 	and.w	r3, r3, #1
 800f36e:	2b01      	cmp	r3, #1
 800f370:	d105      	bne.n	800f37e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	691b      	ldr	r3, [r3, #16]
 800f376:	f023 0201 	bic.w	r2, r3, #1
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	611a      	str	r2, [r3, #16]
  }
}
 800f37e:	bf00      	nop
 800f380:	3714      	adds	r7, #20
 800f382:	46bd      	mov	sp, r7
 800f384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f388:	4770      	bx	lr
 800f38a:	bf00      	nop
 800f38c:	40010000 	.word	0x40010000
 800f390:	40000400 	.word	0x40000400
 800f394:	40000800 	.word	0x40000800
 800f398:	40000c00 	.word	0x40000c00
 800f39c:	40010400 	.word	0x40010400
 800f3a0:	40014000 	.word	0x40014000
 800f3a4:	40014400 	.word	0x40014400
 800f3a8:	40014800 	.word	0x40014800

0800f3ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b087      	sub	sp, #28
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6a1b      	ldr	r3, [r3, #32]
 800f3ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	6a1b      	ldr	r3, [r3, #32]
 800f3c0:	f023 0201 	bic.w	r2, r3, #1
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	685b      	ldr	r3, [r3, #4]
 800f3cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	699b      	ldr	r3, [r3, #24]
 800f3d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f3d4:	68fa      	ldr	r2, [r7, #12]
 800f3d6:	4b37      	ldr	r3, [pc, #220]	; (800f4b4 <TIM_OC1_SetConfig+0x108>)
 800f3d8:	4013      	ands	r3, r2
 800f3da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	f023 0303 	bic.w	r3, r3, #3
 800f3e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	68fa      	ldr	r2, [r7, #12]
 800f3ea:	4313      	orrs	r3, r2
 800f3ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f3ee:	697b      	ldr	r3, [r7, #20]
 800f3f0:	f023 0302 	bic.w	r3, r3, #2
 800f3f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f3f6:	683b      	ldr	r3, [r7, #0]
 800f3f8:	689b      	ldr	r3, [r3, #8]
 800f3fa:	697a      	ldr	r2, [r7, #20]
 800f3fc:	4313      	orrs	r3, r2
 800f3fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	4a2d      	ldr	r2, [pc, #180]	; (800f4b8 <TIM_OC1_SetConfig+0x10c>)
 800f404:	4293      	cmp	r3, r2
 800f406:	d00f      	beq.n	800f428 <TIM_OC1_SetConfig+0x7c>
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	4a2c      	ldr	r2, [pc, #176]	; (800f4bc <TIM_OC1_SetConfig+0x110>)
 800f40c:	4293      	cmp	r3, r2
 800f40e:	d00b      	beq.n	800f428 <TIM_OC1_SetConfig+0x7c>
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	4a2b      	ldr	r2, [pc, #172]	; (800f4c0 <TIM_OC1_SetConfig+0x114>)
 800f414:	4293      	cmp	r3, r2
 800f416:	d007      	beq.n	800f428 <TIM_OC1_SetConfig+0x7c>
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	4a2a      	ldr	r2, [pc, #168]	; (800f4c4 <TIM_OC1_SetConfig+0x118>)
 800f41c:	4293      	cmp	r3, r2
 800f41e:	d003      	beq.n	800f428 <TIM_OC1_SetConfig+0x7c>
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	4a29      	ldr	r2, [pc, #164]	; (800f4c8 <TIM_OC1_SetConfig+0x11c>)
 800f424:	4293      	cmp	r3, r2
 800f426:	d10c      	bne.n	800f442 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f428:	697b      	ldr	r3, [r7, #20]
 800f42a:	f023 0308 	bic.w	r3, r3, #8
 800f42e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f430:	683b      	ldr	r3, [r7, #0]
 800f432:	68db      	ldr	r3, [r3, #12]
 800f434:	697a      	ldr	r2, [r7, #20]
 800f436:	4313      	orrs	r3, r2
 800f438:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f43a:	697b      	ldr	r3, [r7, #20]
 800f43c:	f023 0304 	bic.w	r3, r3, #4
 800f440:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	4a1c      	ldr	r2, [pc, #112]	; (800f4b8 <TIM_OC1_SetConfig+0x10c>)
 800f446:	4293      	cmp	r3, r2
 800f448:	d00f      	beq.n	800f46a <TIM_OC1_SetConfig+0xbe>
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	4a1b      	ldr	r2, [pc, #108]	; (800f4bc <TIM_OC1_SetConfig+0x110>)
 800f44e:	4293      	cmp	r3, r2
 800f450:	d00b      	beq.n	800f46a <TIM_OC1_SetConfig+0xbe>
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	4a1a      	ldr	r2, [pc, #104]	; (800f4c0 <TIM_OC1_SetConfig+0x114>)
 800f456:	4293      	cmp	r3, r2
 800f458:	d007      	beq.n	800f46a <TIM_OC1_SetConfig+0xbe>
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	4a19      	ldr	r2, [pc, #100]	; (800f4c4 <TIM_OC1_SetConfig+0x118>)
 800f45e:	4293      	cmp	r3, r2
 800f460:	d003      	beq.n	800f46a <TIM_OC1_SetConfig+0xbe>
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	4a18      	ldr	r2, [pc, #96]	; (800f4c8 <TIM_OC1_SetConfig+0x11c>)
 800f466:	4293      	cmp	r3, r2
 800f468:	d111      	bne.n	800f48e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f46a:	693b      	ldr	r3, [r7, #16]
 800f46c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f470:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f472:	693b      	ldr	r3, [r7, #16]
 800f474:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f478:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	695b      	ldr	r3, [r3, #20]
 800f47e:	693a      	ldr	r2, [r7, #16]
 800f480:	4313      	orrs	r3, r2
 800f482:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	699b      	ldr	r3, [r3, #24]
 800f488:	693a      	ldr	r2, [r7, #16]
 800f48a:	4313      	orrs	r3, r2
 800f48c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	693a      	ldr	r2, [r7, #16]
 800f492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	68fa      	ldr	r2, [r7, #12]
 800f498:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f49a:	683b      	ldr	r3, [r7, #0]
 800f49c:	685a      	ldr	r2, [r3, #4]
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	697a      	ldr	r2, [r7, #20]
 800f4a6:	621a      	str	r2, [r3, #32]
}
 800f4a8:	bf00      	nop
 800f4aa:	371c      	adds	r7, #28
 800f4ac:	46bd      	mov	sp, r7
 800f4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b2:	4770      	bx	lr
 800f4b4:	fffeff8f 	.word	0xfffeff8f
 800f4b8:	40010000 	.word	0x40010000
 800f4bc:	40010400 	.word	0x40010400
 800f4c0:	40014000 	.word	0x40014000
 800f4c4:	40014400 	.word	0x40014400
 800f4c8:	40014800 	.word	0x40014800

0800f4cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	b087      	sub	sp, #28
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
 800f4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	6a1b      	ldr	r3, [r3, #32]
 800f4da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	6a1b      	ldr	r3, [r3, #32]
 800f4e0:	f023 0210 	bic.w	r2, r3, #16
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	685b      	ldr	r3, [r3, #4]
 800f4ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	699b      	ldr	r3, [r3, #24]
 800f4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f4f4:	68fa      	ldr	r2, [r7, #12]
 800f4f6:	4b34      	ldr	r3, [pc, #208]	; (800f5c8 <TIM_OC2_SetConfig+0xfc>)
 800f4f8:	4013      	ands	r3, r2
 800f4fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	021b      	lsls	r3, r3, #8
 800f50a:	68fa      	ldr	r2, [r7, #12]
 800f50c:	4313      	orrs	r3, r2
 800f50e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f510:	697b      	ldr	r3, [r7, #20]
 800f512:	f023 0320 	bic.w	r3, r3, #32
 800f516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f518:	683b      	ldr	r3, [r7, #0]
 800f51a:	689b      	ldr	r3, [r3, #8]
 800f51c:	011b      	lsls	r3, r3, #4
 800f51e:	697a      	ldr	r2, [r7, #20]
 800f520:	4313      	orrs	r3, r2
 800f522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	4a29      	ldr	r2, [pc, #164]	; (800f5cc <TIM_OC2_SetConfig+0x100>)
 800f528:	4293      	cmp	r3, r2
 800f52a:	d003      	beq.n	800f534 <TIM_OC2_SetConfig+0x68>
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a28      	ldr	r2, [pc, #160]	; (800f5d0 <TIM_OC2_SetConfig+0x104>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d10d      	bne.n	800f550 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f53a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	68db      	ldr	r3, [r3, #12]
 800f540:	011b      	lsls	r3, r3, #4
 800f542:	697a      	ldr	r2, [r7, #20]
 800f544:	4313      	orrs	r3, r2
 800f546:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f548:	697b      	ldr	r3, [r7, #20]
 800f54a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f54e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	4a1e      	ldr	r2, [pc, #120]	; (800f5cc <TIM_OC2_SetConfig+0x100>)
 800f554:	4293      	cmp	r3, r2
 800f556:	d00f      	beq.n	800f578 <TIM_OC2_SetConfig+0xac>
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	4a1d      	ldr	r2, [pc, #116]	; (800f5d0 <TIM_OC2_SetConfig+0x104>)
 800f55c:	4293      	cmp	r3, r2
 800f55e:	d00b      	beq.n	800f578 <TIM_OC2_SetConfig+0xac>
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	4a1c      	ldr	r2, [pc, #112]	; (800f5d4 <TIM_OC2_SetConfig+0x108>)
 800f564:	4293      	cmp	r3, r2
 800f566:	d007      	beq.n	800f578 <TIM_OC2_SetConfig+0xac>
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	4a1b      	ldr	r2, [pc, #108]	; (800f5d8 <TIM_OC2_SetConfig+0x10c>)
 800f56c:	4293      	cmp	r3, r2
 800f56e:	d003      	beq.n	800f578 <TIM_OC2_SetConfig+0xac>
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	4a1a      	ldr	r2, [pc, #104]	; (800f5dc <TIM_OC2_SetConfig+0x110>)
 800f574:	4293      	cmp	r3, r2
 800f576:	d113      	bne.n	800f5a0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f578:	693b      	ldr	r3, [r7, #16]
 800f57a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f57e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f580:	693b      	ldr	r3, [r7, #16]
 800f582:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f586:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f588:	683b      	ldr	r3, [r7, #0]
 800f58a:	695b      	ldr	r3, [r3, #20]
 800f58c:	009b      	lsls	r3, r3, #2
 800f58e:	693a      	ldr	r2, [r7, #16]
 800f590:	4313      	orrs	r3, r2
 800f592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f594:	683b      	ldr	r3, [r7, #0]
 800f596:	699b      	ldr	r3, [r3, #24]
 800f598:	009b      	lsls	r3, r3, #2
 800f59a:	693a      	ldr	r2, [r7, #16]
 800f59c:	4313      	orrs	r3, r2
 800f59e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	693a      	ldr	r2, [r7, #16]
 800f5a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	68fa      	ldr	r2, [r7, #12]
 800f5aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	685a      	ldr	r2, [r3, #4]
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	697a      	ldr	r2, [r7, #20]
 800f5b8:	621a      	str	r2, [r3, #32]
}
 800f5ba:	bf00      	nop
 800f5bc:	371c      	adds	r7, #28
 800f5be:	46bd      	mov	sp, r7
 800f5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c4:	4770      	bx	lr
 800f5c6:	bf00      	nop
 800f5c8:	feff8fff 	.word	0xfeff8fff
 800f5cc:	40010000 	.word	0x40010000
 800f5d0:	40010400 	.word	0x40010400
 800f5d4:	40014000 	.word	0x40014000
 800f5d8:	40014400 	.word	0x40014400
 800f5dc:	40014800 	.word	0x40014800

0800f5e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5e0:	b480      	push	{r7}
 800f5e2:	b087      	sub	sp, #28
 800f5e4:	af00      	add	r7, sp, #0
 800f5e6:	6078      	str	r0, [r7, #4]
 800f5e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	6a1b      	ldr	r3, [r3, #32]
 800f5ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	6a1b      	ldr	r3, [r3, #32]
 800f5f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	685b      	ldr	r3, [r3, #4]
 800f600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	69db      	ldr	r3, [r3, #28]
 800f606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f608:	68fa      	ldr	r2, [r7, #12]
 800f60a:	4b33      	ldr	r3, [pc, #204]	; (800f6d8 <TIM_OC3_SetConfig+0xf8>)
 800f60c:	4013      	ands	r3, r2
 800f60e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	f023 0303 	bic.w	r3, r3, #3
 800f616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f618:	683b      	ldr	r3, [r7, #0]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	68fa      	ldr	r2, [r7, #12]
 800f61e:	4313      	orrs	r3, r2
 800f620:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f628:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f62a:	683b      	ldr	r3, [r7, #0]
 800f62c:	689b      	ldr	r3, [r3, #8]
 800f62e:	021b      	lsls	r3, r3, #8
 800f630:	697a      	ldr	r2, [r7, #20]
 800f632:	4313      	orrs	r3, r2
 800f634:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	4a28      	ldr	r2, [pc, #160]	; (800f6dc <TIM_OC3_SetConfig+0xfc>)
 800f63a:	4293      	cmp	r3, r2
 800f63c:	d003      	beq.n	800f646 <TIM_OC3_SetConfig+0x66>
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	4a27      	ldr	r2, [pc, #156]	; (800f6e0 <TIM_OC3_SetConfig+0x100>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d10d      	bne.n	800f662 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f646:	697b      	ldr	r3, [r7, #20]
 800f648:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f64c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	68db      	ldr	r3, [r3, #12]
 800f652:	021b      	lsls	r3, r3, #8
 800f654:	697a      	ldr	r2, [r7, #20]
 800f656:	4313      	orrs	r3, r2
 800f658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f65a:	697b      	ldr	r3, [r7, #20]
 800f65c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	4a1d      	ldr	r2, [pc, #116]	; (800f6dc <TIM_OC3_SetConfig+0xfc>)
 800f666:	4293      	cmp	r3, r2
 800f668:	d00f      	beq.n	800f68a <TIM_OC3_SetConfig+0xaa>
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	4a1c      	ldr	r2, [pc, #112]	; (800f6e0 <TIM_OC3_SetConfig+0x100>)
 800f66e:	4293      	cmp	r3, r2
 800f670:	d00b      	beq.n	800f68a <TIM_OC3_SetConfig+0xaa>
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	4a1b      	ldr	r2, [pc, #108]	; (800f6e4 <TIM_OC3_SetConfig+0x104>)
 800f676:	4293      	cmp	r3, r2
 800f678:	d007      	beq.n	800f68a <TIM_OC3_SetConfig+0xaa>
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	4a1a      	ldr	r2, [pc, #104]	; (800f6e8 <TIM_OC3_SetConfig+0x108>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d003      	beq.n	800f68a <TIM_OC3_SetConfig+0xaa>
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	4a19      	ldr	r2, [pc, #100]	; (800f6ec <TIM_OC3_SetConfig+0x10c>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d113      	bne.n	800f6b2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f68a:	693b      	ldr	r3, [r7, #16]
 800f68c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f690:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f692:	693b      	ldr	r3, [r7, #16]
 800f694:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f698:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	695b      	ldr	r3, [r3, #20]
 800f69e:	011b      	lsls	r3, r3, #4
 800f6a0:	693a      	ldr	r2, [r7, #16]
 800f6a2:	4313      	orrs	r3, r2
 800f6a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	699b      	ldr	r3, [r3, #24]
 800f6aa:	011b      	lsls	r3, r3, #4
 800f6ac:	693a      	ldr	r2, [r7, #16]
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	693a      	ldr	r2, [r7, #16]
 800f6b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	68fa      	ldr	r2, [r7, #12]
 800f6bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f6be:	683b      	ldr	r3, [r7, #0]
 800f6c0:	685a      	ldr	r2, [r3, #4]
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	697a      	ldr	r2, [r7, #20]
 800f6ca:	621a      	str	r2, [r3, #32]
}
 800f6cc:	bf00      	nop
 800f6ce:	371c      	adds	r7, #28
 800f6d0:	46bd      	mov	sp, r7
 800f6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d6:	4770      	bx	lr
 800f6d8:	fffeff8f 	.word	0xfffeff8f
 800f6dc:	40010000 	.word	0x40010000
 800f6e0:	40010400 	.word	0x40010400
 800f6e4:	40014000 	.word	0x40014000
 800f6e8:	40014400 	.word	0x40014400
 800f6ec:	40014800 	.word	0x40014800

0800f6f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f6f0:	b480      	push	{r7}
 800f6f2:	b087      	sub	sp, #28
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
 800f6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	6a1b      	ldr	r3, [r3, #32]
 800f6fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	6a1b      	ldr	r3, [r3, #32]
 800f704:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	685b      	ldr	r3, [r3, #4]
 800f710:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	69db      	ldr	r3, [r3, #28]
 800f716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f718:	68fa      	ldr	r2, [r7, #12]
 800f71a:	4b24      	ldr	r3, [pc, #144]	; (800f7ac <TIM_OC4_SetConfig+0xbc>)
 800f71c:	4013      	ands	r3, r2
 800f71e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f728:	683b      	ldr	r3, [r7, #0]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	021b      	lsls	r3, r3, #8
 800f72e:	68fa      	ldr	r2, [r7, #12]
 800f730:	4313      	orrs	r3, r2
 800f732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f734:	693b      	ldr	r3, [r7, #16]
 800f736:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f73a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f73c:	683b      	ldr	r3, [r7, #0]
 800f73e:	689b      	ldr	r3, [r3, #8]
 800f740:	031b      	lsls	r3, r3, #12
 800f742:	693a      	ldr	r2, [r7, #16]
 800f744:	4313      	orrs	r3, r2
 800f746:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	4a19      	ldr	r2, [pc, #100]	; (800f7b0 <TIM_OC4_SetConfig+0xc0>)
 800f74c:	4293      	cmp	r3, r2
 800f74e:	d00f      	beq.n	800f770 <TIM_OC4_SetConfig+0x80>
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	4a18      	ldr	r2, [pc, #96]	; (800f7b4 <TIM_OC4_SetConfig+0xc4>)
 800f754:	4293      	cmp	r3, r2
 800f756:	d00b      	beq.n	800f770 <TIM_OC4_SetConfig+0x80>
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	4a17      	ldr	r2, [pc, #92]	; (800f7b8 <TIM_OC4_SetConfig+0xc8>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d007      	beq.n	800f770 <TIM_OC4_SetConfig+0x80>
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	4a16      	ldr	r2, [pc, #88]	; (800f7bc <TIM_OC4_SetConfig+0xcc>)
 800f764:	4293      	cmp	r3, r2
 800f766:	d003      	beq.n	800f770 <TIM_OC4_SetConfig+0x80>
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	4a15      	ldr	r2, [pc, #84]	; (800f7c0 <TIM_OC4_SetConfig+0xd0>)
 800f76c:	4293      	cmp	r3, r2
 800f76e:	d109      	bne.n	800f784 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f776:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	695b      	ldr	r3, [r3, #20]
 800f77c:	019b      	lsls	r3, r3, #6
 800f77e:	697a      	ldr	r2, [r7, #20]
 800f780:	4313      	orrs	r3, r2
 800f782:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	697a      	ldr	r2, [r7, #20]
 800f788:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	68fa      	ldr	r2, [r7, #12]
 800f78e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f790:	683b      	ldr	r3, [r7, #0]
 800f792:	685a      	ldr	r2, [r3, #4]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	693a      	ldr	r2, [r7, #16]
 800f79c:	621a      	str	r2, [r3, #32]
}
 800f79e:	bf00      	nop
 800f7a0:	371c      	adds	r7, #28
 800f7a2:	46bd      	mov	sp, r7
 800f7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7a8:	4770      	bx	lr
 800f7aa:	bf00      	nop
 800f7ac:	feff8fff 	.word	0xfeff8fff
 800f7b0:	40010000 	.word	0x40010000
 800f7b4:	40010400 	.word	0x40010400
 800f7b8:	40014000 	.word	0x40014000
 800f7bc:	40014400 	.word	0x40014400
 800f7c0:	40014800 	.word	0x40014800

0800f7c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f7c4:	b480      	push	{r7}
 800f7c6:	b087      	sub	sp, #28
 800f7c8:	af00      	add	r7, sp, #0
 800f7ca:	6078      	str	r0, [r7, #4]
 800f7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	6a1b      	ldr	r3, [r3, #32]
 800f7d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	6a1b      	ldr	r3, [r3, #32]
 800f7d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	685b      	ldr	r3, [r3, #4]
 800f7e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f7ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f7ec:	68fa      	ldr	r2, [r7, #12]
 800f7ee:	4b21      	ldr	r3, [pc, #132]	; (800f874 <TIM_OC5_SetConfig+0xb0>)
 800f7f0:	4013      	ands	r3, r2
 800f7f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	68fa      	ldr	r2, [r7, #12]
 800f7fa:	4313      	orrs	r3, r2
 800f7fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f7fe:	693b      	ldr	r3, [r7, #16]
 800f800:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f804:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	689b      	ldr	r3, [r3, #8]
 800f80a:	041b      	lsls	r3, r3, #16
 800f80c:	693a      	ldr	r2, [r7, #16]
 800f80e:	4313      	orrs	r3, r2
 800f810:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	4a18      	ldr	r2, [pc, #96]	; (800f878 <TIM_OC5_SetConfig+0xb4>)
 800f816:	4293      	cmp	r3, r2
 800f818:	d00f      	beq.n	800f83a <TIM_OC5_SetConfig+0x76>
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	4a17      	ldr	r2, [pc, #92]	; (800f87c <TIM_OC5_SetConfig+0xb8>)
 800f81e:	4293      	cmp	r3, r2
 800f820:	d00b      	beq.n	800f83a <TIM_OC5_SetConfig+0x76>
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	4a16      	ldr	r2, [pc, #88]	; (800f880 <TIM_OC5_SetConfig+0xbc>)
 800f826:	4293      	cmp	r3, r2
 800f828:	d007      	beq.n	800f83a <TIM_OC5_SetConfig+0x76>
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	4a15      	ldr	r2, [pc, #84]	; (800f884 <TIM_OC5_SetConfig+0xc0>)
 800f82e:	4293      	cmp	r3, r2
 800f830:	d003      	beq.n	800f83a <TIM_OC5_SetConfig+0x76>
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	4a14      	ldr	r2, [pc, #80]	; (800f888 <TIM_OC5_SetConfig+0xc4>)
 800f836:	4293      	cmp	r3, r2
 800f838:	d109      	bne.n	800f84e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f840:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	695b      	ldr	r3, [r3, #20]
 800f846:	021b      	lsls	r3, r3, #8
 800f848:	697a      	ldr	r2, [r7, #20]
 800f84a:	4313      	orrs	r3, r2
 800f84c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	697a      	ldr	r2, [r7, #20]
 800f852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	68fa      	ldr	r2, [r7, #12]
 800f858:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	685a      	ldr	r2, [r3, #4]
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	693a      	ldr	r2, [r7, #16]
 800f866:	621a      	str	r2, [r3, #32]
}
 800f868:	bf00      	nop
 800f86a:	371c      	adds	r7, #28
 800f86c:	46bd      	mov	sp, r7
 800f86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f872:	4770      	bx	lr
 800f874:	fffeff8f 	.word	0xfffeff8f
 800f878:	40010000 	.word	0x40010000
 800f87c:	40010400 	.word	0x40010400
 800f880:	40014000 	.word	0x40014000
 800f884:	40014400 	.word	0x40014400
 800f888:	40014800 	.word	0x40014800

0800f88c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f88c:	b480      	push	{r7}
 800f88e:	b087      	sub	sp, #28
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
 800f894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	6a1b      	ldr	r3, [r3, #32]
 800f89a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	6a1b      	ldr	r3, [r3, #32]
 800f8a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	685b      	ldr	r3, [r3, #4]
 800f8ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f8b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f8b4:	68fa      	ldr	r2, [r7, #12]
 800f8b6:	4b22      	ldr	r3, [pc, #136]	; (800f940 <TIM_OC6_SetConfig+0xb4>)
 800f8b8:	4013      	ands	r3, r2
 800f8ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f8bc:	683b      	ldr	r3, [r7, #0]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	021b      	lsls	r3, r3, #8
 800f8c2:	68fa      	ldr	r2, [r7, #12]
 800f8c4:	4313      	orrs	r3, r2
 800f8c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f8ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	689b      	ldr	r3, [r3, #8]
 800f8d4:	051b      	lsls	r3, r3, #20
 800f8d6:	693a      	ldr	r2, [r7, #16]
 800f8d8:	4313      	orrs	r3, r2
 800f8da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	4a19      	ldr	r2, [pc, #100]	; (800f944 <TIM_OC6_SetConfig+0xb8>)
 800f8e0:	4293      	cmp	r3, r2
 800f8e2:	d00f      	beq.n	800f904 <TIM_OC6_SetConfig+0x78>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	4a18      	ldr	r2, [pc, #96]	; (800f948 <TIM_OC6_SetConfig+0xbc>)
 800f8e8:	4293      	cmp	r3, r2
 800f8ea:	d00b      	beq.n	800f904 <TIM_OC6_SetConfig+0x78>
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	4a17      	ldr	r2, [pc, #92]	; (800f94c <TIM_OC6_SetConfig+0xc0>)
 800f8f0:	4293      	cmp	r3, r2
 800f8f2:	d007      	beq.n	800f904 <TIM_OC6_SetConfig+0x78>
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	4a16      	ldr	r2, [pc, #88]	; (800f950 <TIM_OC6_SetConfig+0xc4>)
 800f8f8:	4293      	cmp	r3, r2
 800f8fa:	d003      	beq.n	800f904 <TIM_OC6_SetConfig+0x78>
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	4a15      	ldr	r2, [pc, #84]	; (800f954 <TIM_OC6_SetConfig+0xc8>)
 800f900:	4293      	cmp	r3, r2
 800f902:	d109      	bne.n	800f918 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f904:	697b      	ldr	r3, [r7, #20]
 800f906:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f90a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	695b      	ldr	r3, [r3, #20]
 800f910:	029b      	lsls	r3, r3, #10
 800f912:	697a      	ldr	r2, [r7, #20]
 800f914:	4313      	orrs	r3, r2
 800f916:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	697a      	ldr	r2, [r7, #20]
 800f91c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	68fa      	ldr	r2, [r7, #12]
 800f922:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f924:	683b      	ldr	r3, [r7, #0]
 800f926:	685a      	ldr	r2, [r3, #4]
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	693a      	ldr	r2, [r7, #16]
 800f930:	621a      	str	r2, [r3, #32]
}
 800f932:	bf00      	nop
 800f934:	371c      	adds	r7, #28
 800f936:	46bd      	mov	sp, r7
 800f938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f93c:	4770      	bx	lr
 800f93e:	bf00      	nop
 800f940:	feff8fff 	.word	0xfeff8fff
 800f944:	40010000 	.word	0x40010000
 800f948:	40010400 	.word	0x40010400
 800f94c:	40014000 	.word	0x40014000
 800f950:	40014400 	.word	0x40014400
 800f954:	40014800 	.word	0x40014800

0800f958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f958:	b480      	push	{r7}
 800f95a:	b087      	sub	sp, #28
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	60f8      	str	r0, [r7, #12]
 800f960:	60b9      	str	r1, [r7, #8]
 800f962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	6a1b      	ldr	r3, [r3, #32]
 800f968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	6a1b      	ldr	r3, [r3, #32]
 800f96e:	f023 0201 	bic.w	r2, r3, #1
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	699b      	ldr	r3, [r3, #24]
 800f97a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f97c:	693b      	ldr	r3, [r7, #16]
 800f97e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	011b      	lsls	r3, r3, #4
 800f988:	693a      	ldr	r2, [r7, #16]
 800f98a:	4313      	orrs	r3, r2
 800f98c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f98e:	697b      	ldr	r3, [r7, #20]
 800f990:	f023 030a 	bic.w	r3, r3, #10
 800f994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f996:	697a      	ldr	r2, [r7, #20]
 800f998:	68bb      	ldr	r3, [r7, #8]
 800f99a:	4313      	orrs	r3, r2
 800f99c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	693a      	ldr	r2, [r7, #16]
 800f9a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f9a4:	68fb      	ldr	r3, [r7, #12]
 800f9a6:	697a      	ldr	r2, [r7, #20]
 800f9a8:	621a      	str	r2, [r3, #32]
}
 800f9aa:	bf00      	nop
 800f9ac:	371c      	adds	r7, #28
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b4:	4770      	bx	lr

0800f9b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f9b6:	b480      	push	{r7}
 800f9b8:	b087      	sub	sp, #28
 800f9ba:	af00      	add	r7, sp, #0
 800f9bc:	60f8      	str	r0, [r7, #12]
 800f9be:	60b9      	str	r1, [r7, #8]
 800f9c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	6a1b      	ldr	r3, [r3, #32]
 800f9c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	6a1b      	ldr	r3, [r3, #32]
 800f9cc:	f023 0210 	bic.w	r2, r3, #16
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	699b      	ldr	r3, [r3, #24]
 800f9d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f9da:	693b      	ldr	r3, [r7, #16]
 800f9dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f9e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	031b      	lsls	r3, r3, #12
 800f9e6:	693a      	ldr	r2, [r7, #16]
 800f9e8:	4313      	orrs	r3, r2
 800f9ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f9f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	011b      	lsls	r3, r3, #4
 800f9f8:	697a      	ldr	r2, [r7, #20]
 800f9fa:	4313      	orrs	r3, r2
 800f9fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	693a      	ldr	r2, [r7, #16]
 800fa02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	697a      	ldr	r2, [r7, #20]
 800fa08:	621a      	str	r2, [r3, #32]
}
 800fa0a:	bf00      	nop
 800fa0c:	371c      	adds	r7, #28
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa14:	4770      	bx	lr
	...

0800fa18 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b085      	sub	sp, #20
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
 800fa20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	689b      	ldr	r3, [r3, #8]
 800fa26:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fa28:	68fa      	ldr	r2, [r7, #12]
 800fa2a:	4b09      	ldr	r3, [pc, #36]	; (800fa50 <TIM_ITRx_SetConfig+0x38>)
 800fa2c:	4013      	ands	r3, r2
 800fa2e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fa30:	683a      	ldr	r2, [r7, #0]
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	4313      	orrs	r3, r2
 800fa36:	f043 0307 	orr.w	r3, r3, #7
 800fa3a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	68fa      	ldr	r2, [r7, #12]
 800fa40:	609a      	str	r2, [r3, #8]
}
 800fa42:	bf00      	nop
 800fa44:	3714      	adds	r7, #20
 800fa46:	46bd      	mov	sp, r7
 800fa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4c:	4770      	bx	lr
 800fa4e:	bf00      	nop
 800fa50:	ffcfff8f 	.word	0xffcfff8f

0800fa54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b087      	sub	sp, #28
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	60f8      	str	r0, [r7, #12]
 800fa5c:	60b9      	str	r1, [r7, #8]
 800fa5e:	607a      	str	r2, [r7, #4]
 800fa60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	689b      	ldr	r3, [r3, #8]
 800fa66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fa68:	697b      	ldr	r3, [r7, #20]
 800fa6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fa6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	021a      	lsls	r2, r3, #8
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	431a      	orrs	r2, r3
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	4313      	orrs	r3, r2
 800fa7c:	697a      	ldr	r2, [r7, #20]
 800fa7e:	4313      	orrs	r3, r2
 800fa80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	697a      	ldr	r2, [r7, #20]
 800fa86:	609a      	str	r2, [r3, #8]
}
 800fa88:	bf00      	nop
 800fa8a:	371c      	adds	r7, #28
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa92:	4770      	bx	lr

0800fa94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fa94:	b480      	push	{r7}
 800fa96:	b087      	sub	sp, #28
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	60f8      	str	r0, [r7, #12]
 800fa9c:	60b9      	str	r1, [r7, #8]
 800fa9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	f003 031f 	and.w	r3, r3, #31
 800faa6:	2201      	movs	r2, #1
 800faa8:	fa02 f303 	lsl.w	r3, r2, r3
 800faac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	6a1a      	ldr	r2, [r3, #32]
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	43db      	mvns	r3, r3
 800fab6:	401a      	ands	r2, r3
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	6a1a      	ldr	r2, [r3, #32]
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	f003 031f 	and.w	r3, r3, #31
 800fac6:	6879      	ldr	r1, [r7, #4]
 800fac8:	fa01 f303 	lsl.w	r3, r1, r3
 800facc:	431a      	orrs	r2, r3
 800face:	68fb      	ldr	r3, [r7, #12]
 800fad0:	621a      	str	r2, [r3, #32]
}
 800fad2:	bf00      	nop
 800fad4:	371c      	adds	r7, #28
 800fad6:	46bd      	mov	sp, r7
 800fad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fadc:	4770      	bx	lr
	...

0800fae0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fae0:	b480      	push	{r7}
 800fae2:	b085      	sub	sp, #20
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
 800fae8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800faf0:	2b01      	cmp	r3, #1
 800faf2:	d101      	bne.n	800faf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800faf4:	2302      	movs	r3, #2
 800faf6:	e06d      	b.n	800fbd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	2201      	movs	r2, #1
 800fafc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	2202      	movs	r2, #2
 800fb04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	685b      	ldr	r3, [r3, #4]
 800fb0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	689b      	ldr	r3, [r3, #8]
 800fb16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	681b      	ldr	r3, [r3, #0]
 800fb1c:	4a30      	ldr	r2, [pc, #192]	; (800fbe0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fb1e:	4293      	cmp	r3, r2
 800fb20:	d004      	beq.n	800fb2c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	4a2f      	ldr	r2, [pc, #188]	; (800fbe4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fb28:	4293      	cmp	r3, r2
 800fb2a:	d108      	bne.n	800fb3e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800fb32:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	685b      	ldr	r3, [r3, #4]
 800fb38:	68fa      	ldr	r2, [r7, #12]
 800fb3a:	4313      	orrs	r3, r2
 800fb3c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fb44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	68fa      	ldr	r2, [r7, #12]
 800fb4c:	4313      	orrs	r3, r2
 800fb4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	68fa      	ldr	r2, [r7, #12]
 800fb56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	4a20      	ldr	r2, [pc, #128]	; (800fbe0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fb5e:	4293      	cmp	r3, r2
 800fb60:	d022      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb62:	687b      	ldr	r3, [r7, #4]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb6a:	d01d      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	4a1d      	ldr	r2, [pc, #116]	; (800fbe8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fb72:	4293      	cmp	r3, r2
 800fb74:	d018      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	4a1c      	ldr	r2, [pc, #112]	; (800fbec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fb7c:	4293      	cmp	r3, r2
 800fb7e:	d013      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4a1a      	ldr	r2, [pc, #104]	; (800fbf0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fb86:	4293      	cmp	r3, r2
 800fb88:	d00e      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a15      	ldr	r2, [pc, #84]	; (800fbe4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d009      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	4a16      	ldr	r2, [pc, #88]	; (800fbf4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fb9a:	4293      	cmp	r3, r2
 800fb9c:	d004      	beq.n	800fba8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	4a15      	ldr	r2, [pc, #84]	; (800fbf8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fba4:	4293      	cmp	r3, r2
 800fba6:	d10c      	bne.n	800fbc2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fba8:	68bb      	ldr	r3, [r7, #8]
 800fbaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fbae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	689b      	ldr	r3, [r3, #8]
 800fbb4:	68ba      	ldr	r2, [r7, #8]
 800fbb6:	4313      	orrs	r3, r2
 800fbb8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	68ba      	ldr	r2, [r7, #8]
 800fbc0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	2201      	movs	r2, #1
 800fbc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	2200      	movs	r2, #0
 800fbce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fbd2:	2300      	movs	r3, #0
}
 800fbd4:	4618      	mov	r0, r3
 800fbd6:	3714      	adds	r7, #20
 800fbd8:	46bd      	mov	sp, r7
 800fbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbde:	4770      	bx	lr
 800fbe0:	40010000 	.word	0x40010000
 800fbe4:	40010400 	.word	0x40010400
 800fbe8:	40000400 	.word	0x40000400
 800fbec:	40000800 	.word	0x40000800
 800fbf0:	40000c00 	.word	0x40000c00
 800fbf4:	40001800 	.word	0x40001800
 800fbf8:	40014000 	.word	0x40014000

0800fbfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	b085      	sub	sp, #20
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
 800fc04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fc06:	2300      	movs	r3, #0
 800fc08:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fc10:	2b01      	cmp	r3, #1
 800fc12:	d101      	bne.n	800fc18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fc14:	2302      	movs	r3, #2
 800fc16:	e065      	b.n	800fce4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	2201      	movs	r2, #1
 800fc1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800fc26:	683b      	ldr	r3, [r7, #0]
 800fc28:	68db      	ldr	r3, [r3, #12]
 800fc2a:	4313      	orrs	r3, r2
 800fc2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fc2e:	68fb      	ldr	r3, [r7, #12]
 800fc30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800fc34:	683b      	ldr	r3, [r7, #0]
 800fc36:	689b      	ldr	r3, [r3, #8]
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	685b      	ldr	r3, [r3, #4]
 800fc46:	4313      	orrs	r3, r2
 800fc48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	4313      	orrs	r3, r2
 800fc56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	691b      	ldr	r3, [r3, #16]
 800fc62:	4313      	orrs	r3, r2
 800fc64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800fc6c:	683b      	ldr	r3, [r7, #0]
 800fc6e:	695b      	ldr	r3, [r3, #20]
 800fc70:	4313      	orrs	r3, r2
 800fc72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800fc7a:	683b      	ldr	r3, [r7, #0]
 800fc7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc7e:	4313      	orrs	r3, r2
 800fc80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800fc88:	683b      	ldr	r3, [r7, #0]
 800fc8a:	699b      	ldr	r3, [r3, #24]
 800fc8c:	041b      	lsls	r3, r3, #16
 800fc8e:	4313      	orrs	r3, r2
 800fc90:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	4a16      	ldr	r2, [pc, #88]	; (800fcf0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fc98:	4293      	cmp	r3, r2
 800fc9a:	d004      	beq.n	800fca6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	4a14      	ldr	r2, [pc, #80]	; (800fcf4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fca2:	4293      	cmp	r3, r2
 800fca4:	d115      	bne.n	800fcd2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800fcac:	683b      	ldr	r3, [r7, #0]
 800fcae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcb0:	051b      	lsls	r3, r3, #20
 800fcb2:	4313      	orrs	r3, r2
 800fcb4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800fcbc:	683b      	ldr	r3, [r7, #0]
 800fcbe:	69db      	ldr	r3, [r3, #28]
 800fcc0:	4313      	orrs	r3, r2
 800fcc2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800fcca:	683b      	ldr	r3, [r7, #0]
 800fccc:	6a1b      	ldr	r3, [r3, #32]
 800fcce:	4313      	orrs	r3, r2
 800fcd0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	68fa      	ldr	r2, [r7, #12]
 800fcd8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fce2:	2300      	movs	r3, #0
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3714      	adds	r7, #20
 800fce8:	46bd      	mov	sp, r7
 800fcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcee:	4770      	bx	lr
 800fcf0:	40010000 	.word	0x40010000
 800fcf4:	40010400 	.word	0x40010400

0800fcf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fcf8:	b480      	push	{r7}
 800fcfa:	b083      	sub	sp, #12
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fd00:	bf00      	nop
 800fd02:	370c      	adds	r7, #12
 800fd04:	46bd      	mov	sp, r7
 800fd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd0a:	4770      	bx	lr

0800fd0c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fd0c:	b480      	push	{r7}
 800fd0e:	b083      	sub	sp, #12
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fd14:	bf00      	nop
 800fd16:	370c      	adds	r7, #12
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd1e:	4770      	bx	lr

0800fd20 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fd20:	b480      	push	{r7}
 800fd22:	b083      	sub	sp, #12
 800fd24:	af00      	add	r7, sp, #0
 800fd26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fd28:	bf00      	nop
 800fd2a:	370c      	adds	r7, #12
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd32:	4770      	bx	lr

0800fd34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b082      	sub	sp, #8
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d101      	bne.n	800fd46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fd42:	2301      	movs	r3, #1
 800fd44:	e042      	b.n	800fdcc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d106      	bne.n	800fd5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	2200      	movs	r2, #0
 800fd54:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	f7f3 fbf7 	bl	800354c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2224      	movs	r2, #36	; 0x24
 800fd62:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	681a      	ldr	r2, [r3, #0]
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	f022 0201 	bic.w	r2, r2, #1
 800fd74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d002      	beq.n	800fd84 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f001 fc42 	bl	8011608 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fd84:	6878      	ldr	r0, [r7, #4]
 800fd86:	f000 fed7 	bl	8010b38 <UART_SetConfig>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	2b01      	cmp	r3, #1
 800fd8e:	d101      	bne.n	800fd94 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800fd90:	2301      	movs	r3, #1
 800fd92:	e01b      	b.n	800fdcc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	685a      	ldr	r2, [r3, #4]
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fda2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	689a      	ldr	r2, [r3, #8]
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	681b      	ldr	r3, [r3, #0]
 800fdae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fdb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	681a      	ldr	r2, [r3, #0]
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	f042 0201 	orr.w	r2, r2, #1
 800fdc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fdc4:	6878      	ldr	r0, [r7, #4]
 800fdc6:	f001 fcc1 	bl	801174c <UART_CheckIdleState>
 800fdca:	4603      	mov	r3, r0
}
 800fdcc:	4618      	mov	r0, r3
 800fdce:	3708      	adds	r7, #8
 800fdd0:	46bd      	mov	sp, r7
 800fdd2:	bd80      	pop	{r7, pc}

0800fdd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fdd4:	b580      	push	{r7, lr}
 800fdd6:	b08a      	sub	sp, #40	; 0x28
 800fdd8:	af02      	add	r7, sp, #8
 800fdda:	60f8      	str	r0, [r7, #12]
 800fddc:	60b9      	str	r1, [r7, #8]
 800fdde:	603b      	str	r3, [r7, #0]
 800fde0:	4613      	mov	r3, r2
 800fde2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fdea:	2b20      	cmp	r3, #32
 800fdec:	d17b      	bne.n	800fee6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800fdee:	68bb      	ldr	r3, [r7, #8]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d002      	beq.n	800fdfa <HAL_UART_Transmit+0x26>
 800fdf4:	88fb      	ldrh	r3, [r7, #6]
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d101      	bne.n	800fdfe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800fdfa:	2301      	movs	r3, #1
 800fdfc:	e074      	b.n	800fee8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	2200      	movs	r2, #0
 800fe02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	2221      	movs	r2, #33	; 0x21
 800fe0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fe0e:	f7f3 ff1b 	bl	8003c48 <HAL_GetTick>
 800fe12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fe14:	68fb      	ldr	r3, [r7, #12]
 800fe16:	88fa      	ldrh	r2, [r7, #6]
 800fe18:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800fe1c:	68fb      	ldr	r3, [r7, #12]
 800fe1e:	88fa      	ldrh	r2, [r7, #6]
 800fe20:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fe24:	68fb      	ldr	r3, [r7, #12]
 800fe26:	689b      	ldr	r3, [r3, #8]
 800fe28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe2c:	d108      	bne.n	800fe40 <HAL_UART_Transmit+0x6c>
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	691b      	ldr	r3, [r3, #16]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d104      	bne.n	800fe40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800fe36:	2300      	movs	r3, #0
 800fe38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	61bb      	str	r3, [r7, #24]
 800fe3e:	e003      	b.n	800fe48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800fe40:	68bb      	ldr	r3, [r7, #8]
 800fe42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fe44:	2300      	movs	r3, #0
 800fe46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fe48:	e030      	b.n	800feac <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fe4a:	683b      	ldr	r3, [r7, #0]
 800fe4c:	9300      	str	r3, [sp, #0]
 800fe4e:	697b      	ldr	r3, [r7, #20]
 800fe50:	2200      	movs	r2, #0
 800fe52:	2180      	movs	r1, #128	; 0x80
 800fe54:	68f8      	ldr	r0, [r7, #12]
 800fe56:	f001 fd23 	bl	80118a0 <UART_WaitOnFlagUntilTimeout>
 800fe5a:	4603      	mov	r3, r0
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d005      	beq.n	800fe6c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	2220      	movs	r2, #32
 800fe64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800fe68:	2303      	movs	r3, #3
 800fe6a:	e03d      	b.n	800fee8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800fe6c:	69fb      	ldr	r3, [r7, #28]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d10b      	bne.n	800fe8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fe72:	69bb      	ldr	r3, [r7, #24]
 800fe74:	881b      	ldrh	r3, [r3, #0]
 800fe76:	461a      	mov	r2, r3
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fe80:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fe82:	69bb      	ldr	r3, [r7, #24]
 800fe84:	3302      	adds	r3, #2
 800fe86:	61bb      	str	r3, [r7, #24]
 800fe88:	e007      	b.n	800fe9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fe8a:	69fb      	ldr	r3, [r7, #28]
 800fe8c:	781a      	ldrb	r2, [r3, #0]
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fe94:	69fb      	ldr	r3, [r7, #28]
 800fe96:	3301      	adds	r3, #1
 800fe98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fea0:	b29b      	uxth	r3, r3
 800fea2:	3b01      	subs	r3, #1
 800fea4:	b29a      	uxth	r2, r3
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800feb2:	b29b      	uxth	r3, r3
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d1c8      	bne.n	800fe4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800feb8:	683b      	ldr	r3, [r7, #0]
 800feba:	9300      	str	r3, [sp, #0]
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	2200      	movs	r2, #0
 800fec0:	2140      	movs	r1, #64	; 0x40
 800fec2:	68f8      	ldr	r0, [r7, #12]
 800fec4:	f001 fcec 	bl	80118a0 <UART_WaitOnFlagUntilTimeout>
 800fec8:	4603      	mov	r3, r0
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d005      	beq.n	800feda <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	2220      	movs	r2, #32
 800fed2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800fed6:	2303      	movs	r3, #3
 800fed8:	e006      	b.n	800fee8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	2220      	movs	r2, #32
 800fede:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800fee2:	2300      	movs	r3, #0
 800fee4:	e000      	b.n	800fee8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800fee6:	2302      	movs	r3, #2
  }
}
 800fee8:	4618      	mov	r0, r3
 800feea:	3720      	adds	r7, #32
 800feec:	46bd      	mov	sp, r7
 800feee:	bd80      	pop	{r7, pc}

0800fef0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b08a      	sub	sp, #40	; 0x28
 800fef4:	af02      	add	r7, sp, #8
 800fef6:	60f8      	str	r0, [r7, #12]
 800fef8:	60b9      	str	r1, [r7, #8]
 800fefa:	603b      	str	r3, [r7, #0]
 800fefc:	4613      	mov	r3, r2
 800fefe:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff06:	2b20      	cmp	r3, #32
 800ff08:	f040 80b5 	bne.w	8010076 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff0c:	68bb      	ldr	r3, [r7, #8]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d002      	beq.n	800ff18 <HAL_UART_Receive+0x28>
 800ff12:	88fb      	ldrh	r3, [r7, #6]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d101      	bne.n	800ff1c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800ff18:	2301      	movs	r3, #1
 800ff1a:	e0ad      	b.n	8010078 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	2200      	movs	r2, #0
 800ff20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	2222      	movs	r2, #34	; 0x22
 800ff28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ff32:	f7f3 fe89 	bl	8003c48 <HAL_GetTick>
 800ff36:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	88fa      	ldrh	r2, [r7, #6]
 800ff3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	88fa      	ldrh	r2, [r7, #6]
 800ff44:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	689b      	ldr	r3, [r3, #8]
 800ff4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ff50:	d10e      	bne.n	800ff70 <HAL_UART_Receive+0x80>
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	691b      	ldr	r3, [r3, #16]
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d105      	bne.n	800ff66 <HAL_UART_Receive+0x76>
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ff60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ff64:	e02d      	b.n	800ffc2 <HAL_UART_Receive+0xd2>
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	22ff      	movs	r2, #255	; 0xff
 800ff6a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ff6e:	e028      	b.n	800ffc2 <HAL_UART_Receive+0xd2>
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	689b      	ldr	r3, [r3, #8]
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d10d      	bne.n	800ff94 <HAL_UART_Receive+0xa4>
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	691b      	ldr	r3, [r3, #16]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d104      	bne.n	800ff8a <HAL_UART_Receive+0x9a>
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	22ff      	movs	r2, #255	; 0xff
 800ff84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ff88:	e01b      	b.n	800ffc2 <HAL_UART_Receive+0xd2>
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	227f      	movs	r2, #127	; 0x7f
 800ff8e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ff92:	e016      	b.n	800ffc2 <HAL_UART_Receive+0xd2>
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	689b      	ldr	r3, [r3, #8]
 800ff98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ff9c:	d10d      	bne.n	800ffba <HAL_UART_Receive+0xca>
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	691b      	ldr	r3, [r3, #16]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d104      	bne.n	800ffb0 <HAL_UART_Receive+0xc0>
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	227f      	movs	r2, #127	; 0x7f
 800ffaa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ffae:	e008      	b.n	800ffc2 <HAL_UART_Receive+0xd2>
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	223f      	movs	r2, #63	; 0x3f
 800ffb4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800ffb8:	e003      	b.n	800ffc2 <HAL_UART_Receive+0xd2>
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ffc8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	689b      	ldr	r3, [r3, #8]
 800ffce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ffd2:	d108      	bne.n	800ffe6 <HAL_UART_Receive+0xf6>
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	691b      	ldr	r3, [r3, #16]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d104      	bne.n	800ffe6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800ffdc:	2300      	movs	r3, #0
 800ffde:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ffe0:	68bb      	ldr	r3, [r7, #8]
 800ffe2:	61bb      	str	r3, [r7, #24]
 800ffe4:	e003      	b.n	800ffee <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800ffe6:	68bb      	ldr	r3, [r7, #8]
 800ffe8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ffea:	2300      	movs	r3, #0
 800ffec:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800ffee:	e036      	b.n	801005e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800fff0:	683b      	ldr	r3, [r7, #0]
 800fff2:	9300      	str	r3, [sp, #0]
 800fff4:	697b      	ldr	r3, [r7, #20]
 800fff6:	2200      	movs	r2, #0
 800fff8:	2120      	movs	r1, #32
 800fffa:	68f8      	ldr	r0, [r7, #12]
 800fffc:	f001 fc50 	bl	80118a0 <UART_WaitOnFlagUntilTimeout>
 8010000:	4603      	mov	r3, r0
 8010002:	2b00      	cmp	r3, #0
 8010004:	d005      	beq.n	8010012 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	2220      	movs	r2, #32
 801000a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 801000e:	2303      	movs	r3, #3
 8010010:	e032      	b.n	8010078 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8010012:	69fb      	ldr	r3, [r7, #28]
 8010014:	2b00      	cmp	r3, #0
 8010016:	d10c      	bne.n	8010032 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801001e:	b29a      	uxth	r2, r3
 8010020:	8a7b      	ldrh	r3, [r7, #18]
 8010022:	4013      	ands	r3, r2
 8010024:	b29a      	uxth	r2, r3
 8010026:	69bb      	ldr	r3, [r7, #24]
 8010028:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 801002a:	69bb      	ldr	r3, [r7, #24]
 801002c:	3302      	adds	r3, #2
 801002e:	61bb      	str	r3, [r7, #24]
 8010030:	e00c      	b.n	801004c <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010038:	b2da      	uxtb	r2, r3
 801003a:	8a7b      	ldrh	r3, [r7, #18]
 801003c:	b2db      	uxtb	r3, r3
 801003e:	4013      	ands	r3, r2
 8010040:	b2da      	uxtb	r2, r3
 8010042:	69fb      	ldr	r3, [r7, #28]
 8010044:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8010046:	69fb      	ldr	r3, [r7, #28]
 8010048:	3301      	adds	r3, #1
 801004a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010052:	b29b      	uxth	r3, r3
 8010054:	3b01      	subs	r3, #1
 8010056:	b29a      	uxth	r2, r3
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010064:	b29b      	uxth	r3, r3
 8010066:	2b00      	cmp	r3, #0
 8010068:	d1c2      	bne.n	800fff0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	2220      	movs	r2, #32
 801006e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8010072:	2300      	movs	r3, #0
 8010074:	e000      	b.n	8010078 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8010076:	2302      	movs	r3, #2
  }
}
 8010078:	4618      	mov	r0, r3
 801007a:	3720      	adds	r7, #32
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}

08010080 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010080:	b580      	push	{r7, lr}
 8010082:	b08a      	sub	sp, #40	; 0x28
 8010084:	af00      	add	r7, sp, #0
 8010086:	60f8      	str	r0, [r7, #12]
 8010088:	60b9      	str	r1, [r7, #8]
 801008a:	4613      	mov	r3, r2
 801008c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010094:	2b20      	cmp	r3, #32
 8010096:	d137      	bne.n	8010108 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8010098:	68bb      	ldr	r3, [r7, #8]
 801009a:	2b00      	cmp	r3, #0
 801009c:	d002      	beq.n	80100a4 <HAL_UART_Receive_IT+0x24>
 801009e:	88fb      	ldrh	r3, [r7, #6]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d101      	bne.n	80100a8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80100a4:	2301      	movs	r3, #1
 80100a6:	e030      	b.n	801010a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	2200      	movs	r2, #0
 80100ac:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	4a18      	ldr	r2, [pc, #96]	; (8010114 <HAL_UART_Receive_IT+0x94>)
 80100b4:	4293      	cmp	r3, r2
 80100b6:	d01f      	beq.n	80100f8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	685b      	ldr	r3, [r3, #4]
 80100be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d018      	beq.n	80100f8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100cc:	697b      	ldr	r3, [r7, #20]
 80100ce:	e853 3f00 	ldrex	r3, [r3]
 80100d2:	613b      	str	r3, [r7, #16]
   return(result);
 80100d4:	693b      	ldr	r3, [r7, #16]
 80100d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80100da:	627b      	str	r3, [r7, #36]	; 0x24
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	461a      	mov	r2, r3
 80100e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100e4:	623b      	str	r3, [r7, #32]
 80100e6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100e8:	69f9      	ldr	r1, [r7, #28]
 80100ea:	6a3a      	ldr	r2, [r7, #32]
 80100ec:	e841 2300 	strex	r3, r2, [r1]
 80100f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80100f2:	69bb      	ldr	r3, [r7, #24]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d1e6      	bne.n	80100c6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80100f8:	88fb      	ldrh	r3, [r7, #6]
 80100fa:	461a      	mov	r2, r3
 80100fc:	68b9      	ldr	r1, [r7, #8]
 80100fe:	68f8      	ldr	r0, [r7, #12]
 8010100:	f001 fc3c 	bl	801197c <UART_Start_Receive_IT>
 8010104:	4603      	mov	r3, r0
 8010106:	e000      	b.n	801010a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8010108:	2302      	movs	r3, #2
  }
}
 801010a:	4618      	mov	r0, r3
 801010c:	3728      	adds	r7, #40	; 0x28
 801010e:	46bd      	mov	sp, r7
 8010110:	bd80      	pop	{r7, pc}
 8010112:	bf00      	nop
 8010114:	58000c00 	.word	0x58000c00

08010118 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b08a      	sub	sp, #40	; 0x28
 801011c:	af00      	add	r7, sp, #0
 801011e:	60f8      	str	r0, [r7, #12]
 8010120:	60b9      	str	r1, [r7, #8]
 8010122:	4613      	mov	r3, r2
 8010124:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801012c:	2b20      	cmp	r3, #32
 801012e:	d167      	bne.n	8010200 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8010130:	68bb      	ldr	r3, [r7, #8]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d002      	beq.n	801013c <HAL_UART_Transmit_DMA+0x24>
 8010136:	88fb      	ldrh	r3, [r7, #6]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d101      	bne.n	8010140 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 801013c:	2301      	movs	r3, #1
 801013e:	e060      	b.n	8010202 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	68ba      	ldr	r2, [r7, #8]
 8010144:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8010146:	68fb      	ldr	r3, [r7, #12]
 8010148:	88fa      	ldrh	r2, [r7, #6]
 801014a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	88fa      	ldrh	r2, [r7, #6]
 8010152:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	2200      	movs	r2, #0
 801015a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2221      	movs	r2, #33	; 0x21
 8010162:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801016a:	2b00      	cmp	r3, #0
 801016c:	d028      	beq.n	80101c0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010172:	4a26      	ldr	r2, [pc, #152]	; (801020c <HAL_UART_Transmit_DMA+0xf4>)
 8010174:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801017a:	4a25      	ldr	r2, [pc, #148]	; (8010210 <HAL_UART_Transmit_DMA+0xf8>)
 801017c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010182:	4a24      	ldr	r2, [pc, #144]	; (8010214 <HAL_UART_Transmit_DMA+0xfc>)
 8010184:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801018a:	2200      	movs	r2, #0
 801018c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010196:	4619      	mov	r1, r3
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	3328      	adds	r3, #40	; 0x28
 801019e:	461a      	mov	r2, r3
 80101a0:	88fb      	ldrh	r3, [r7, #6]
 80101a2:	f7f6 f9d5 	bl	8006550 <HAL_DMA_Start_IT>
 80101a6:	4603      	mov	r3, r0
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d009      	beq.n	80101c0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80101ac:	68fb      	ldr	r3, [r7, #12]
 80101ae:	2210      	movs	r2, #16
 80101b0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	2220      	movs	r2, #32
 80101b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 80101bc:	2301      	movs	r3, #1
 80101be:	e020      	b.n	8010202 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	2240      	movs	r2, #64	; 0x40
 80101c6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	3308      	adds	r3, #8
 80101ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101d0:	697b      	ldr	r3, [r7, #20]
 80101d2:	e853 3f00 	ldrex	r3, [r3]
 80101d6:	613b      	str	r3, [r7, #16]
   return(result);
 80101d8:	693b      	ldr	r3, [r7, #16]
 80101da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101de:	627b      	str	r3, [r7, #36]	; 0x24
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	3308      	adds	r3, #8
 80101e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80101e8:	623a      	str	r2, [r7, #32]
 80101ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101ec:	69f9      	ldr	r1, [r7, #28]
 80101ee:	6a3a      	ldr	r2, [r7, #32]
 80101f0:	e841 2300 	strex	r3, r2, [r1]
 80101f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80101f6:	69bb      	ldr	r3, [r7, #24]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d1e5      	bne.n	80101c8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80101fc:	2300      	movs	r3, #0
 80101fe:	e000      	b.n	8010202 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8010200:	2302      	movs	r3, #2
  }
}
 8010202:	4618      	mov	r0, r3
 8010204:	3728      	adds	r7, #40	; 0x28
 8010206:	46bd      	mov	sp, r7
 8010208:	bd80      	pop	{r7, pc}
 801020a:	bf00      	nop
 801020c:	08011d11 	.word	0x08011d11
 8010210:	08011da7 	.word	0x08011da7
 8010214:	08011dc3 	.word	0x08011dc3

08010218 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b09a      	sub	sp, #104	; 0x68
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010228:	e853 3f00 	ldrex	r3, [r3]
 801022c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801022e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010230:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010234:	667b      	str	r3, [r7, #100]	; 0x64
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	461a      	mov	r2, r3
 801023c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801023e:	657b      	str	r3, [r7, #84]	; 0x54
 8010240:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010242:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010244:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010246:	e841 2300 	strex	r3, r2, [r1]
 801024a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801024c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801024e:	2b00      	cmp	r3, #0
 8010250:	d1e6      	bne.n	8010220 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	3308      	adds	r3, #8
 8010258:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801025a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801025c:	e853 3f00 	ldrex	r3, [r3]
 8010260:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010262:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010264:	4b46      	ldr	r3, [pc, #280]	; (8010380 <HAL_UART_AbortReceive+0x168>)
 8010266:	4013      	ands	r3, r2
 8010268:	663b      	str	r3, [r7, #96]	; 0x60
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	3308      	adds	r3, #8
 8010270:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010272:	643a      	str	r2, [r7, #64]	; 0x40
 8010274:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010276:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010278:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801027a:	e841 2300 	strex	r3, r2, [r1]
 801027e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010282:	2b00      	cmp	r3, #0
 8010284:	d1e5      	bne.n	8010252 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801028a:	2b01      	cmp	r3, #1
 801028c:	d118      	bne.n	80102c0 <HAL_UART_AbortReceive+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010294:	6a3b      	ldr	r3, [r7, #32]
 8010296:	e853 3f00 	ldrex	r3, [r3]
 801029a:	61fb      	str	r3, [r7, #28]
   return(result);
 801029c:	69fb      	ldr	r3, [r7, #28]
 801029e:	f023 0310 	bic.w	r3, r3, #16
 80102a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	461a      	mov	r2, r3
 80102aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80102ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80102ae:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80102b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80102b4:	e841 2300 	strex	r3, r2, [r1]
 80102b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80102ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d1e6      	bne.n	801028e <HAL_UART_AbortReceive+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	689b      	ldr	r3, [r3, #8]
 80102c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80102ca:	2b40      	cmp	r3, #64	; 0x40
 80102cc:	d13b      	bne.n	8010346 <HAL_UART_AbortReceive+0x12e>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	3308      	adds	r3, #8
 80102d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	e853 3f00 	ldrex	r3, [r3]
 80102dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80102e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	681b      	ldr	r3, [r3, #0]
 80102ea:	3308      	adds	r3, #8
 80102ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80102ee:	61ba      	str	r2, [r7, #24]
 80102f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102f2:	6979      	ldr	r1, [r7, #20]
 80102f4:	69ba      	ldr	r2, [r7, #24]
 80102f6:	e841 2300 	strex	r3, r2, [r1]
 80102fa:	613b      	str	r3, [r7, #16]
   return(result);
 80102fc:	693b      	ldr	r3, [r7, #16]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d1e5      	bne.n	80102ce <HAL_UART_AbortReceive+0xb6>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010308:	2b00      	cmp	r3, #0
 801030a:	d01c      	beq.n	8010346 <HAL_UART_AbortReceive+0x12e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010312:	2200      	movs	r2, #0
 8010314:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801031c:	4618      	mov	r0, r3
 801031e:	f7f6 fb81 	bl	8006a24 <HAL_DMA_Abort>
 8010322:	4603      	mov	r3, r0
 8010324:	2b00      	cmp	r3, #0
 8010326:	d00e      	beq.n	8010346 <HAL_UART_AbortReceive+0x12e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801032e:	4618      	mov	r0, r3
 8010330:	f7f8 f806 	bl	8008340 <HAL_DMA_GetError>
 8010334:	4603      	mov	r3, r0
 8010336:	2b20      	cmp	r3, #32
 8010338:	d105      	bne.n	8010346 <HAL_UART_AbortReceive+0x12e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2210      	movs	r2, #16
 801033e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8010342:	2303      	movs	r3, #3
 8010344:	e017      	b.n	8010376 <HAL_UART_AbortReceive+0x15e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2200      	movs	r2, #0
 801034a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	220f      	movs	r2, #15
 8010354:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	681b      	ldr	r3, [r3, #0]
 801035a:	699a      	ldr	r2, [r3, #24]
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	f042 0208 	orr.w	r2, r2, #8
 8010364:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	2220      	movs	r2, #32
 801036a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	2200      	movs	r2, #0
 8010372:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8010374:	2300      	movs	r3, #0
}
 8010376:	4618      	mov	r0, r3
 8010378:	3768      	adds	r7, #104	; 0x68
 801037a:	46bd      	mov	sp, r7
 801037c:	bd80      	pop	{r7, pc}
 801037e:	bf00      	nop
 8010380:	effffffe 	.word	0xeffffffe

08010384 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b0ba      	sub	sp, #232	; 0xe8
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	69db      	ldr	r3, [r3, #28]
 8010392:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	681b      	ldr	r3, [r3, #0]
 801039c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	681b      	ldr	r3, [r3, #0]
 80103a4:	689b      	ldr	r3, [r3, #8]
 80103a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80103aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80103ae:	f640 030f 	movw	r3, #2063	; 0x80f
 80103b2:	4013      	ands	r3, r2
 80103b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80103b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d11b      	bne.n	80103f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80103c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80103c4:	f003 0320 	and.w	r3, r3, #32
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d015      	beq.n	80103f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80103cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80103d0:	f003 0320 	and.w	r3, r3, #32
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d105      	bne.n	80103e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80103d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80103dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d009      	beq.n	80103f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	f000 8377 	beq.w	8010adc <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80103f2:	6878      	ldr	r0, [r7, #4]
 80103f4:	4798      	blx	r3
      }
      return;
 80103f6:	e371      	b.n	8010adc <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80103f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	f000 8123 	beq.w	8010648 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8010402:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010406:	4b8d      	ldr	r3, [pc, #564]	; (801063c <HAL_UART_IRQHandler+0x2b8>)
 8010408:	4013      	ands	r3, r2
 801040a:	2b00      	cmp	r3, #0
 801040c:	d106      	bne.n	801041c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801040e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8010412:	4b8b      	ldr	r3, [pc, #556]	; (8010640 <HAL_UART_IRQHandler+0x2bc>)
 8010414:	4013      	ands	r3, r2
 8010416:	2b00      	cmp	r3, #0
 8010418:	f000 8116 	beq.w	8010648 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801041c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010420:	f003 0301 	and.w	r3, r3, #1
 8010424:	2b00      	cmp	r3, #0
 8010426:	d011      	beq.n	801044c <HAL_UART_IRQHandler+0xc8>
 8010428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801042c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010430:	2b00      	cmp	r3, #0
 8010432:	d00b      	beq.n	801044c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2201      	movs	r2, #1
 801043a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010442:	f043 0201 	orr.w	r2, r3, #1
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801044c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010450:	f003 0302 	and.w	r3, r3, #2
 8010454:	2b00      	cmp	r3, #0
 8010456:	d011      	beq.n	801047c <HAL_UART_IRQHandler+0xf8>
 8010458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801045c:	f003 0301 	and.w	r3, r3, #1
 8010460:	2b00      	cmp	r3, #0
 8010462:	d00b      	beq.n	801047c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	2202      	movs	r2, #2
 801046a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010472:	f043 0204 	orr.w	r2, r3, #4
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801047c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010480:	f003 0304 	and.w	r3, r3, #4
 8010484:	2b00      	cmp	r3, #0
 8010486:	d011      	beq.n	80104ac <HAL_UART_IRQHandler+0x128>
 8010488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801048c:	f003 0301 	and.w	r3, r3, #1
 8010490:	2b00      	cmp	r3, #0
 8010492:	d00b      	beq.n	80104ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	2204      	movs	r2, #4
 801049a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80104a2:	f043 0202 	orr.w	r2, r3, #2
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80104ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80104b0:	f003 0308 	and.w	r3, r3, #8
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d017      	beq.n	80104e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80104b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80104bc:	f003 0320 	and.w	r3, r3, #32
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d105      	bne.n	80104d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80104c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80104c8:	4b5c      	ldr	r3, [pc, #368]	; (801063c <HAL_UART_IRQHandler+0x2b8>)
 80104ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d00b      	beq.n	80104e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	2208      	movs	r2, #8
 80104d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80104de:	f043 0208 	orr.w	r2, r3, #8
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80104e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80104ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d012      	beq.n	801051a <HAL_UART_IRQHandler+0x196>
 80104f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80104f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d00c      	beq.n	801051a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010510:	f043 0220 	orr.w	r2, r3, #32
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010520:	2b00      	cmp	r3, #0
 8010522:	f000 82dd 	beq.w	8010ae0 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8010526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801052a:	f003 0320 	and.w	r3, r3, #32
 801052e:	2b00      	cmp	r3, #0
 8010530:	d013      	beq.n	801055a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8010532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010536:	f003 0320 	and.w	r3, r3, #32
 801053a:	2b00      	cmp	r3, #0
 801053c:	d105      	bne.n	801054a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801053e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010546:	2b00      	cmp	r3, #0
 8010548:	d007      	beq.n	801055a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801054e:	2b00      	cmp	r3, #0
 8010550:	d003      	beq.n	801055a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010556:	6878      	ldr	r0, [r7, #4]
 8010558:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010560:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	689b      	ldr	r3, [r3, #8]
 801056a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801056e:	2b40      	cmp	r3, #64	; 0x40
 8010570:	d005      	beq.n	801057e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8010572:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010576:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801057a:	2b00      	cmp	r3, #0
 801057c:	d054      	beq.n	8010628 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801057e:	6878      	ldr	r0, [r7, #4]
 8010580:	f001 fb60 	bl	8011c44 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	689b      	ldr	r3, [r3, #8]
 801058a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801058e:	2b40      	cmp	r3, #64	; 0x40
 8010590:	d146      	bne.n	8010620 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	3308      	adds	r3, #8
 8010598:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801059c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80105a0:	e853 3f00 	ldrex	r3, [r3]
 80105a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80105a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80105ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	3308      	adds	r3, #8
 80105ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80105be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80105c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80105ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80105ce:	e841 2300 	strex	r3, r2, [r1]
 80105d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80105d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80105da:	2b00      	cmp	r3, #0
 80105dc:	d1d9      	bne.n	8010592 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d017      	beq.n	8010618 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80105ee:	4a15      	ldr	r2, [pc, #84]	; (8010644 <HAL_UART_IRQHandler+0x2c0>)
 80105f0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80105f8:	4618      	mov	r0, r3
 80105fa:	f7f6 fd31 	bl	8007060 <HAL_DMA_Abort_IT>
 80105fe:	4603      	mov	r3, r0
 8010600:	2b00      	cmp	r3, #0
 8010602:	d019      	beq.n	8010638 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801060a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801060c:	687a      	ldr	r2, [r7, #4]
 801060e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8010612:	4610      	mov	r0, r2
 8010614:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010616:	e00f      	b.n	8010638 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010618:	6878      	ldr	r0, [r7, #4]
 801061a:	f000 fa77 	bl	8010b0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801061e:	e00b      	b.n	8010638 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010620:	6878      	ldr	r0, [r7, #4]
 8010622:	f000 fa73 	bl	8010b0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010626:	e007      	b.n	8010638 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010628:	6878      	ldr	r0, [r7, #4]
 801062a:	f000 fa6f 	bl	8010b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801062e:	687b      	ldr	r3, [r7, #4]
 8010630:	2200      	movs	r2, #0
 8010632:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8010636:	e253      	b.n	8010ae0 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010638:	bf00      	nop
    return;
 801063a:	e251      	b.n	8010ae0 <HAL_UART_IRQHandler+0x75c>
 801063c:	10000001 	.word	0x10000001
 8010640:	04000120 	.word	0x04000120
 8010644:	08011e43 	.word	0x08011e43

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801064c:	2b01      	cmp	r3, #1
 801064e:	f040 81e7 	bne.w	8010a20 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010656:	f003 0310 	and.w	r3, r3, #16
 801065a:	2b00      	cmp	r3, #0
 801065c:	f000 81e0 	beq.w	8010a20 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010664:	f003 0310 	and.w	r3, r3, #16
 8010668:	2b00      	cmp	r3, #0
 801066a:	f000 81d9 	beq.w	8010a20 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	2210      	movs	r2, #16
 8010674:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	689b      	ldr	r3, [r3, #8]
 801067c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010680:	2b40      	cmp	r3, #64	; 0x40
 8010682:	f040 8151 	bne.w	8010928 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	4a96      	ldr	r2, [pc, #600]	; (80108e8 <HAL_UART_IRQHandler+0x564>)
 8010690:	4293      	cmp	r3, r2
 8010692:	d068      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	4a93      	ldr	r2, [pc, #588]	; (80108ec <HAL_UART_IRQHandler+0x568>)
 801069e:	4293      	cmp	r3, r2
 80106a0:	d061      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	4a91      	ldr	r2, [pc, #580]	; (80108f0 <HAL_UART_IRQHandler+0x56c>)
 80106ac:	4293      	cmp	r3, r2
 80106ae:	d05a      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	4a8e      	ldr	r2, [pc, #568]	; (80108f4 <HAL_UART_IRQHandler+0x570>)
 80106ba:	4293      	cmp	r3, r2
 80106bc:	d053      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106c4:	681b      	ldr	r3, [r3, #0]
 80106c6:	4a8c      	ldr	r2, [pc, #560]	; (80108f8 <HAL_UART_IRQHandler+0x574>)
 80106c8:	4293      	cmp	r3, r2
 80106ca:	d04c      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	4a89      	ldr	r2, [pc, #548]	; (80108fc <HAL_UART_IRQHandler+0x578>)
 80106d6:	4293      	cmp	r3, r2
 80106d8:	d045      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	4a87      	ldr	r2, [pc, #540]	; (8010900 <HAL_UART_IRQHandler+0x57c>)
 80106e4:	4293      	cmp	r3, r2
 80106e6:	d03e      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106ee:	681b      	ldr	r3, [r3, #0]
 80106f0:	4a84      	ldr	r2, [pc, #528]	; (8010904 <HAL_UART_IRQHandler+0x580>)
 80106f2:	4293      	cmp	r3, r2
 80106f4:	d037      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	4a82      	ldr	r2, [pc, #520]	; (8010908 <HAL_UART_IRQHandler+0x584>)
 8010700:	4293      	cmp	r3, r2
 8010702:	d030      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	4a7f      	ldr	r2, [pc, #508]	; (801090c <HAL_UART_IRQHandler+0x588>)
 801070e:	4293      	cmp	r3, r2
 8010710:	d029      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	4a7d      	ldr	r2, [pc, #500]	; (8010910 <HAL_UART_IRQHandler+0x58c>)
 801071c:	4293      	cmp	r3, r2
 801071e:	d022      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	4a7a      	ldr	r2, [pc, #488]	; (8010914 <HAL_UART_IRQHandler+0x590>)
 801072a:	4293      	cmp	r3, r2
 801072c:	d01b      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	4a78      	ldr	r2, [pc, #480]	; (8010918 <HAL_UART_IRQHandler+0x594>)
 8010738:	4293      	cmp	r3, r2
 801073a:	d014      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	4a75      	ldr	r2, [pc, #468]	; (801091c <HAL_UART_IRQHandler+0x598>)
 8010746:	4293      	cmp	r3, r2
 8010748:	d00d      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	4a73      	ldr	r2, [pc, #460]	; (8010920 <HAL_UART_IRQHandler+0x59c>)
 8010754:	4293      	cmp	r3, r2
 8010756:	d006      	beq.n	8010766 <HAL_UART_IRQHandler+0x3e2>
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	4a70      	ldr	r2, [pc, #448]	; (8010924 <HAL_UART_IRQHandler+0x5a0>)
 8010762:	4293      	cmp	r3, r2
 8010764:	d106      	bne.n	8010774 <HAL_UART_IRQHandler+0x3f0>
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801076c:	681b      	ldr	r3, [r3, #0]
 801076e:	685b      	ldr	r3, [r3, #4]
 8010770:	b29b      	uxth	r3, r3
 8010772:	e005      	b.n	8010780 <HAL_UART_IRQHandler+0x3fc>
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801077a:	681b      	ldr	r3, [r3, #0]
 801077c:	685b      	ldr	r3, [r3, #4]
 801077e:	b29b      	uxth	r3, r3
 8010780:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010784:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8010788:	2b00      	cmp	r3, #0
 801078a:	f000 81ab 	beq.w	8010ae4 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010794:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010798:	429a      	cmp	r2, r3
 801079a:	f080 81a3 	bcs.w	8010ae4 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80107a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80107ae:	69db      	ldr	r3, [r3, #28]
 80107b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80107b4:	f000 8087 	beq.w	80108c6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80107c4:	e853 3f00 	ldrex	r3, [r3]
 80107c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80107cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80107d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80107d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	461a      	mov	r2, r3
 80107de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80107e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80107e6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80107ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80107f2:	e841 2300 	strex	r3, r2, [r1]
 80107f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80107fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d1da      	bne.n	80107b8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	3308      	adds	r3, #8
 8010808:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801080a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801080c:	e853 3f00 	ldrex	r3, [r3]
 8010810:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8010812:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010814:	f023 0301 	bic.w	r3, r3, #1
 8010818:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	3308      	adds	r3, #8
 8010822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8010826:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 801082a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801082c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801082e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010832:	e841 2300 	strex	r3, r2, [r1]
 8010836:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010838:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801083a:	2b00      	cmp	r3, #0
 801083c:	d1e1      	bne.n	8010802 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	3308      	adds	r3, #8
 8010844:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010846:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010848:	e853 3f00 	ldrex	r3, [r3]
 801084c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801084e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010854:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	3308      	adds	r3, #8
 801085e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8010862:	66fa      	str	r2, [r7, #108]	; 0x6c
 8010864:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010866:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010868:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801086a:	e841 2300 	strex	r3, r2, [r1]
 801086e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010870:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010872:	2b00      	cmp	r3, #0
 8010874:	d1e3      	bne.n	801083e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	2220      	movs	r2, #32
 801087a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	2200      	movs	r2, #0
 8010882:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801088a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801088c:	e853 3f00 	ldrex	r3, [r3]
 8010890:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010892:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010894:	f023 0310 	bic.w	r3, r3, #16
 8010898:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	461a      	mov	r2, r3
 80108a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80108a6:	65bb      	str	r3, [r7, #88]	; 0x58
 80108a8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80108ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80108ae:	e841 2300 	strex	r3, r2, [r1]
 80108b2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80108b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d1e4      	bne.n	8010884 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80108c0:	4618      	mov	r0, r3
 80108c2:	f7f6 f8af 	bl	8006a24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	2202      	movs	r2, #2
 80108ca:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80108d8:	b29b      	uxth	r3, r3
 80108da:	1ad3      	subs	r3, r2, r3
 80108dc:	b29b      	uxth	r3, r3
 80108de:	4619      	mov	r1, r3
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f000 f91d 	bl	8010b20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80108e6:	e0fd      	b.n	8010ae4 <HAL_UART_IRQHandler+0x760>
 80108e8:	40020010 	.word	0x40020010
 80108ec:	40020028 	.word	0x40020028
 80108f0:	40020040 	.word	0x40020040
 80108f4:	40020058 	.word	0x40020058
 80108f8:	40020070 	.word	0x40020070
 80108fc:	40020088 	.word	0x40020088
 8010900:	400200a0 	.word	0x400200a0
 8010904:	400200b8 	.word	0x400200b8
 8010908:	40020410 	.word	0x40020410
 801090c:	40020428 	.word	0x40020428
 8010910:	40020440 	.word	0x40020440
 8010914:	40020458 	.word	0x40020458
 8010918:	40020470 	.word	0x40020470
 801091c:	40020488 	.word	0x40020488
 8010920:	400204a0 	.word	0x400204a0
 8010924:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010934:	b29b      	uxth	r3, r3
 8010936:	1ad3      	subs	r3, r2, r3
 8010938:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010942:	b29b      	uxth	r3, r3
 8010944:	2b00      	cmp	r3, #0
 8010946:	f000 80cf 	beq.w	8010ae8 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 801094a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801094e:	2b00      	cmp	r3, #0
 8010950:	f000 80ca 	beq.w	8010ae8 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801095a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801095c:	e853 3f00 	ldrex	r3, [r3]
 8010960:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010964:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010968:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	461a      	mov	r2, r3
 8010972:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010976:	647b      	str	r3, [r7, #68]	; 0x44
 8010978:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801097a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801097c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801097e:	e841 2300 	strex	r3, r2, [r1]
 8010982:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010986:	2b00      	cmp	r3, #0
 8010988:	d1e4      	bne.n	8010954 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	3308      	adds	r3, #8
 8010990:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010994:	e853 3f00 	ldrex	r3, [r3]
 8010998:	623b      	str	r3, [r7, #32]
   return(result);
 801099a:	6a3a      	ldr	r2, [r7, #32]
 801099c:	4b55      	ldr	r3, [pc, #340]	; (8010af4 <HAL_UART_IRQHandler+0x770>)
 801099e:	4013      	ands	r3, r2
 80109a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	3308      	adds	r3, #8
 80109aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80109ae:	633a      	str	r2, [r7, #48]	; 0x30
 80109b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80109b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80109b6:	e841 2300 	strex	r3, r2, [r1]
 80109ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80109bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d1e3      	bne.n	801098a <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	2220      	movs	r2, #32
 80109c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	2200      	movs	r2, #0
 80109ce:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	2200      	movs	r2, #0
 80109d4:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80109dc:	693b      	ldr	r3, [r7, #16]
 80109de:	e853 3f00 	ldrex	r3, [r3]
 80109e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	f023 0310 	bic.w	r3, r3, #16
 80109ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	681b      	ldr	r3, [r3, #0]
 80109f2:	461a      	mov	r2, r3
 80109f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80109f8:	61fb      	str	r3, [r7, #28]
 80109fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80109fc:	69b9      	ldr	r1, [r7, #24]
 80109fe:	69fa      	ldr	r2, [r7, #28]
 8010a00:	e841 2300 	strex	r3, r2, [r1]
 8010a04:	617b      	str	r3, [r7, #20]
   return(result);
 8010a06:	697b      	ldr	r3, [r7, #20]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d1e4      	bne.n	80109d6 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	2202      	movs	r2, #2
 8010a10:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010a12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010a16:	4619      	mov	r1, r3
 8010a18:	6878      	ldr	r0, [r7, #4]
 8010a1a:	f000 f881 	bl	8010b20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010a1e:	e063      	b.n	8010ae8 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010a24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d00e      	beq.n	8010a4a <HAL_UART_IRQHandler+0x6c6>
 8010a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d008      	beq.n	8010a4a <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010a40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010a42:	6878      	ldr	r0, [r7, #4]
 8010a44:	f001 ff5a 	bl	80128fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010a48:	e051      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d014      	beq.n	8010a80 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d105      	bne.n	8010a6e <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010a66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d008      	beq.n	8010a80 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d03a      	beq.n	8010aec <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010a7a:	6878      	ldr	r0, [r7, #4]
 8010a7c:	4798      	blx	r3
    }
    return;
 8010a7e:	e035      	b.n	8010aec <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d009      	beq.n	8010aa0 <HAL_UART_IRQHandler+0x71c>
 8010a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d003      	beq.n	8010aa0 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8010a98:	6878      	ldr	r0, [r7, #4]
 8010a9a:	f001 f9e8 	bl	8011e6e <UART_EndTransmit_IT>
    return;
 8010a9e:	e026      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010aa4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d009      	beq.n	8010ac0 <HAL_UART_IRQHandler+0x73c>
 8010aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010ab0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d003      	beq.n	8010ac0 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010ab8:	6878      	ldr	r0, [r7, #4]
 8010aba:	f001 ff33 	bl	8012924 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010abe:	e016      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010ac4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d010      	beq.n	8010aee <HAL_UART_IRQHandler+0x76a>
 8010acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	da0c      	bge.n	8010aee <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010ad4:	6878      	ldr	r0, [r7, #4]
 8010ad6:	f001 ff1b 	bl	8012910 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010ada:	e008      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
      return;
 8010adc:	bf00      	nop
 8010ade:	e006      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
    return;
 8010ae0:	bf00      	nop
 8010ae2:	e004      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
      return;
 8010ae4:	bf00      	nop
 8010ae6:	e002      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
      return;
 8010ae8:	bf00      	nop
 8010aea:	e000      	b.n	8010aee <HAL_UART_IRQHandler+0x76a>
    return;
 8010aec:	bf00      	nop
  }
}
 8010aee:	37e8      	adds	r7, #232	; 0xe8
 8010af0:	46bd      	mov	sp, r7
 8010af2:	bd80      	pop	{r7, pc}
 8010af4:	effffffe 	.word	0xeffffffe

08010af8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010af8:	b480      	push	{r7}
 8010afa:	b083      	sub	sp, #12
 8010afc:	af00      	add	r7, sp, #0
 8010afe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010b00:	bf00      	nop
 8010b02:	370c      	adds	r7, #12
 8010b04:	46bd      	mov	sp, r7
 8010b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0a:	4770      	bx	lr

08010b0c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010b0c:	b480      	push	{r7}
 8010b0e:	b083      	sub	sp, #12
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010b14:	bf00      	nop
 8010b16:	370c      	adds	r7, #12
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b1e:	4770      	bx	lr

08010b20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010b20:	b480      	push	{r7}
 8010b22:	b083      	sub	sp, #12
 8010b24:	af00      	add	r7, sp, #0
 8010b26:	6078      	str	r0, [r7, #4]
 8010b28:	460b      	mov	r3, r1
 8010b2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010b2c:	bf00      	nop
 8010b2e:	370c      	adds	r7, #12
 8010b30:	46bd      	mov	sp, r7
 8010b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b36:	4770      	bx	lr

08010b38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010b3c:	b092      	sub	sp, #72	; 0x48
 8010b3e:	af00      	add	r7, sp, #0
 8010b40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010b42:	2300      	movs	r3, #0
 8010b44:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010b48:	697b      	ldr	r3, [r7, #20]
 8010b4a:	689a      	ldr	r2, [r3, #8]
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	691b      	ldr	r3, [r3, #16]
 8010b50:	431a      	orrs	r2, r3
 8010b52:	697b      	ldr	r3, [r7, #20]
 8010b54:	695b      	ldr	r3, [r3, #20]
 8010b56:	431a      	orrs	r2, r3
 8010b58:	697b      	ldr	r3, [r7, #20]
 8010b5a:	69db      	ldr	r3, [r3, #28]
 8010b5c:	4313      	orrs	r3, r2
 8010b5e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010b60:	697b      	ldr	r3, [r7, #20]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	681a      	ldr	r2, [r3, #0]
 8010b66:	4bbe      	ldr	r3, [pc, #760]	; (8010e60 <UART_SetConfig+0x328>)
 8010b68:	4013      	ands	r3, r2
 8010b6a:	697a      	ldr	r2, [r7, #20]
 8010b6c:	6812      	ldr	r2, [r2, #0]
 8010b6e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010b70:	430b      	orrs	r3, r1
 8010b72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010b74:	697b      	ldr	r3, [r7, #20]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	685b      	ldr	r3, [r3, #4]
 8010b7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010b7e:	697b      	ldr	r3, [r7, #20]
 8010b80:	68da      	ldr	r2, [r3, #12]
 8010b82:	697b      	ldr	r3, [r7, #20]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	430a      	orrs	r2, r1
 8010b88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010b8a:	697b      	ldr	r3, [r7, #20]
 8010b8c:	699b      	ldr	r3, [r3, #24]
 8010b8e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010b90:	697b      	ldr	r3, [r7, #20]
 8010b92:	681b      	ldr	r3, [r3, #0]
 8010b94:	4ab3      	ldr	r2, [pc, #716]	; (8010e64 <UART_SetConfig+0x32c>)
 8010b96:	4293      	cmp	r3, r2
 8010b98:	d004      	beq.n	8010ba4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010b9a:	697b      	ldr	r3, [r7, #20]
 8010b9c:	6a1b      	ldr	r3, [r3, #32]
 8010b9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010ba0:	4313      	orrs	r3, r2
 8010ba2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010ba4:	697b      	ldr	r3, [r7, #20]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	689a      	ldr	r2, [r3, #8]
 8010baa:	4baf      	ldr	r3, [pc, #700]	; (8010e68 <UART_SetConfig+0x330>)
 8010bac:	4013      	ands	r3, r2
 8010bae:	697a      	ldr	r2, [r7, #20]
 8010bb0:	6812      	ldr	r2, [r2, #0]
 8010bb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010bb4:	430b      	orrs	r3, r1
 8010bb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010bb8:	697b      	ldr	r3, [r7, #20]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bbe:	f023 010f 	bic.w	r1, r3, #15
 8010bc2:	697b      	ldr	r3, [r7, #20]
 8010bc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010bc6:	697b      	ldr	r3, [r7, #20]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	430a      	orrs	r2, r1
 8010bcc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010bce:	697b      	ldr	r3, [r7, #20]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	4aa6      	ldr	r2, [pc, #664]	; (8010e6c <UART_SetConfig+0x334>)
 8010bd4:	4293      	cmp	r3, r2
 8010bd6:	d177      	bne.n	8010cc8 <UART_SetConfig+0x190>
 8010bd8:	4ba5      	ldr	r3, [pc, #660]	; (8010e70 <UART_SetConfig+0x338>)
 8010bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010be0:	2b28      	cmp	r3, #40	; 0x28
 8010be2:	d86d      	bhi.n	8010cc0 <UART_SetConfig+0x188>
 8010be4:	a201      	add	r2, pc, #4	; (adr r2, 8010bec <UART_SetConfig+0xb4>)
 8010be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bea:	bf00      	nop
 8010bec:	08010c91 	.word	0x08010c91
 8010bf0:	08010cc1 	.word	0x08010cc1
 8010bf4:	08010cc1 	.word	0x08010cc1
 8010bf8:	08010cc1 	.word	0x08010cc1
 8010bfc:	08010cc1 	.word	0x08010cc1
 8010c00:	08010cc1 	.word	0x08010cc1
 8010c04:	08010cc1 	.word	0x08010cc1
 8010c08:	08010cc1 	.word	0x08010cc1
 8010c0c:	08010c99 	.word	0x08010c99
 8010c10:	08010cc1 	.word	0x08010cc1
 8010c14:	08010cc1 	.word	0x08010cc1
 8010c18:	08010cc1 	.word	0x08010cc1
 8010c1c:	08010cc1 	.word	0x08010cc1
 8010c20:	08010cc1 	.word	0x08010cc1
 8010c24:	08010cc1 	.word	0x08010cc1
 8010c28:	08010cc1 	.word	0x08010cc1
 8010c2c:	08010ca1 	.word	0x08010ca1
 8010c30:	08010cc1 	.word	0x08010cc1
 8010c34:	08010cc1 	.word	0x08010cc1
 8010c38:	08010cc1 	.word	0x08010cc1
 8010c3c:	08010cc1 	.word	0x08010cc1
 8010c40:	08010cc1 	.word	0x08010cc1
 8010c44:	08010cc1 	.word	0x08010cc1
 8010c48:	08010cc1 	.word	0x08010cc1
 8010c4c:	08010ca9 	.word	0x08010ca9
 8010c50:	08010cc1 	.word	0x08010cc1
 8010c54:	08010cc1 	.word	0x08010cc1
 8010c58:	08010cc1 	.word	0x08010cc1
 8010c5c:	08010cc1 	.word	0x08010cc1
 8010c60:	08010cc1 	.word	0x08010cc1
 8010c64:	08010cc1 	.word	0x08010cc1
 8010c68:	08010cc1 	.word	0x08010cc1
 8010c6c:	08010cb1 	.word	0x08010cb1
 8010c70:	08010cc1 	.word	0x08010cc1
 8010c74:	08010cc1 	.word	0x08010cc1
 8010c78:	08010cc1 	.word	0x08010cc1
 8010c7c:	08010cc1 	.word	0x08010cc1
 8010c80:	08010cc1 	.word	0x08010cc1
 8010c84:	08010cc1 	.word	0x08010cc1
 8010c88:	08010cc1 	.word	0x08010cc1
 8010c8c:	08010cb9 	.word	0x08010cb9
 8010c90:	2301      	movs	r3, #1
 8010c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c96:	e222      	b.n	80110de <UART_SetConfig+0x5a6>
 8010c98:	2304      	movs	r3, #4
 8010c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c9e:	e21e      	b.n	80110de <UART_SetConfig+0x5a6>
 8010ca0:	2308      	movs	r3, #8
 8010ca2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ca6:	e21a      	b.n	80110de <UART_SetConfig+0x5a6>
 8010ca8:	2310      	movs	r3, #16
 8010caa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cae:	e216      	b.n	80110de <UART_SetConfig+0x5a6>
 8010cb0:	2320      	movs	r3, #32
 8010cb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cb6:	e212      	b.n	80110de <UART_SetConfig+0x5a6>
 8010cb8:	2340      	movs	r3, #64	; 0x40
 8010cba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cbe:	e20e      	b.n	80110de <UART_SetConfig+0x5a6>
 8010cc0:	2380      	movs	r3, #128	; 0x80
 8010cc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010cc6:	e20a      	b.n	80110de <UART_SetConfig+0x5a6>
 8010cc8:	697b      	ldr	r3, [r7, #20]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	4a69      	ldr	r2, [pc, #420]	; (8010e74 <UART_SetConfig+0x33c>)
 8010cce:	4293      	cmp	r3, r2
 8010cd0:	d130      	bne.n	8010d34 <UART_SetConfig+0x1fc>
 8010cd2:	4b67      	ldr	r3, [pc, #412]	; (8010e70 <UART_SetConfig+0x338>)
 8010cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010cd6:	f003 0307 	and.w	r3, r3, #7
 8010cda:	2b05      	cmp	r3, #5
 8010cdc:	d826      	bhi.n	8010d2c <UART_SetConfig+0x1f4>
 8010cde:	a201      	add	r2, pc, #4	; (adr r2, 8010ce4 <UART_SetConfig+0x1ac>)
 8010ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ce4:	08010cfd 	.word	0x08010cfd
 8010ce8:	08010d05 	.word	0x08010d05
 8010cec:	08010d0d 	.word	0x08010d0d
 8010cf0:	08010d15 	.word	0x08010d15
 8010cf4:	08010d1d 	.word	0x08010d1d
 8010cf8:	08010d25 	.word	0x08010d25
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d02:	e1ec      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d04:	2304      	movs	r3, #4
 8010d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d0a:	e1e8      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d0c:	2308      	movs	r3, #8
 8010d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d12:	e1e4      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d14:	2310      	movs	r3, #16
 8010d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d1a:	e1e0      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d1c:	2320      	movs	r3, #32
 8010d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d22:	e1dc      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d24:	2340      	movs	r3, #64	; 0x40
 8010d26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d2a:	e1d8      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d2c:	2380      	movs	r3, #128	; 0x80
 8010d2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d32:	e1d4      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d34:	697b      	ldr	r3, [r7, #20]
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	4a4f      	ldr	r2, [pc, #316]	; (8010e78 <UART_SetConfig+0x340>)
 8010d3a:	4293      	cmp	r3, r2
 8010d3c:	d130      	bne.n	8010da0 <UART_SetConfig+0x268>
 8010d3e:	4b4c      	ldr	r3, [pc, #304]	; (8010e70 <UART_SetConfig+0x338>)
 8010d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d42:	f003 0307 	and.w	r3, r3, #7
 8010d46:	2b05      	cmp	r3, #5
 8010d48:	d826      	bhi.n	8010d98 <UART_SetConfig+0x260>
 8010d4a:	a201      	add	r2, pc, #4	; (adr r2, 8010d50 <UART_SetConfig+0x218>)
 8010d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d50:	08010d69 	.word	0x08010d69
 8010d54:	08010d71 	.word	0x08010d71
 8010d58:	08010d79 	.word	0x08010d79
 8010d5c:	08010d81 	.word	0x08010d81
 8010d60:	08010d89 	.word	0x08010d89
 8010d64:	08010d91 	.word	0x08010d91
 8010d68:	2300      	movs	r3, #0
 8010d6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d6e:	e1b6      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d70:	2304      	movs	r3, #4
 8010d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d76:	e1b2      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d78:	2308      	movs	r3, #8
 8010d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d7e:	e1ae      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d80:	2310      	movs	r3, #16
 8010d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d86:	e1aa      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d88:	2320      	movs	r3, #32
 8010d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d8e:	e1a6      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d90:	2340      	movs	r3, #64	; 0x40
 8010d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d96:	e1a2      	b.n	80110de <UART_SetConfig+0x5a6>
 8010d98:	2380      	movs	r3, #128	; 0x80
 8010d9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d9e:	e19e      	b.n	80110de <UART_SetConfig+0x5a6>
 8010da0:	697b      	ldr	r3, [r7, #20]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	4a35      	ldr	r2, [pc, #212]	; (8010e7c <UART_SetConfig+0x344>)
 8010da6:	4293      	cmp	r3, r2
 8010da8:	d130      	bne.n	8010e0c <UART_SetConfig+0x2d4>
 8010daa:	4b31      	ldr	r3, [pc, #196]	; (8010e70 <UART_SetConfig+0x338>)
 8010dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010dae:	f003 0307 	and.w	r3, r3, #7
 8010db2:	2b05      	cmp	r3, #5
 8010db4:	d826      	bhi.n	8010e04 <UART_SetConfig+0x2cc>
 8010db6:	a201      	add	r2, pc, #4	; (adr r2, 8010dbc <UART_SetConfig+0x284>)
 8010db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dbc:	08010dd5 	.word	0x08010dd5
 8010dc0:	08010ddd 	.word	0x08010ddd
 8010dc4:	08010de5 	.word	0x08010de5
 8010dc8:	08010ded 	.word	0x08010ded
 8010dcc:	08010df5 	.word	0x08010df5
 8010dd0:	08010dfd 	.word	0x08010dfd
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dda:	e180      	b.n	80110de <UART_SetConfig+0x5a6>
 8010ddc:	2304      	movs	r3, #4
 8010dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010de2:	e17c      	b.n	80110de <UART_SetConfig+0x5a6>
 8010de4:	2308      	movs	r3, #8
 8010de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dea:	e178      	b.n	80110de <UART_SetConfig+0x5a6>
 8010dec:	2310      	movs	r3, #16
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df2:	e174      	b.n	80110de <UART_SetConfig+0x5a6>
 8010df4:	2320      	movs	r3, #32
 8010df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dfa:	e170      	b.n	80110de <UART_SetConfig+0x5a6>
 8010dfc:	2340      	movs	r3, #64	; 0x40
 8010dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e02:	e16c      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e04:	2380      	movs	r3, #128	; 0x80
 8010e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e0a:	e168      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e0c:	697b      	ldr	r3, [r7, #20]
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	4a1b      	ldr	r2, [pc, #108]	; (8010e80 <UART_SetConfig+0x348>)
 8010e12:	4293      	cmp	r3, r2
 8010e14:	d142      	bne.n	8010e9c <UART_SetConfig+0x364>
 8010e16:	4b16      	ldr	r3, [pc, #88]	; (8010e70 <UART_SetConfig+0x338>)
 8010e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e1a:	f003 0307 	and.w	r3, r3, #7
 8010e1e:	2b05      	cmp	r3, #5
 8010e20:	d838      	bhi.n	8010e94 <UART_SetConfig+0x35c>
 8010e22:	a201      	add	r2, pc, #4	; (adr r2, 8010e28 <UART_SetConfig+0x2f0>)
 8010e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e28:	08010e41 	.word	0x08010e41
 8010e2c:	08010e49 	.word	0x08010e49
 8010e30:	08010e51 	.word	0x08010e51
 8010e34:	08010e59 	.word	0x08010e59
 8010e38:	08010e85 	.word	0x08010e85
 8010e3c:	08010e8d 	.word	0x08010e8d
 8010e40:	2300      	movs	r3, #0
 8010e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e46:	e14a      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e48:	2304      	movs	r3, #4
 8010e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e4e:	e146      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e50:	2308      	movs	r3, #8
 8010e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e56:	e142      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e58:	2310      	movs	r3, #16
 8010e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e5e:	e13e      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e60:	cfff69f3 	.word	0xcfff69f3
 8010e64:	58000c00 	.word	0x58000c00
 8010e68:	11fff4ff 	.word	0x11fff4ff
 8010e6c:	40011000 	.word	0x40011000
 8010e70:	58024400 	.word	0x58024400
 8010e74:	40004400 	.word	0x40004400
 8010e78:	40004800 	.word	0x40004800
 8010e7c:	40004c00 	.word	0x40004c00
 8010e80:	40005000 	.word	0x40005000
 8010e84:	2320      	movs	r3, #32
 8010e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e8a:	e128      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e8c:	2340      	movs	r3, #64	; 0x40
 8010e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e92:	e124      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e94:	2380      	movs	r3, #128	; 0x80
 8010e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e9a:	e120      	b.n	80110de <UART_SetConfig+0x5a6>
 8010e9c:	697b      	ldr	r3, [r7, #20]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	4acb      	ldr	r2, [pc, #812]	; (80111d0 <UART_SetConfig+0x698>)
 8010ea2:	4293      	cmp	r3, r2
 8010ea4:	d176      	bne.n	8010f94 <UART_SetConfig+0x45c>
 8010ea6:	4bcb      	ldr	r3, [pc, #812]	; (80111d4 <UART_SetConfig+0x69c>)
 8010ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010eaa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010eae:	2b28      	cmp	r3, #40	; 0x28
 8010eb0:	d86c      	bhi.n	8010f8c <UART_SetConfig+0x454>
 8010eb2:	a201      	add	r2, pc, #4	; (adr r2, 8010eb8 <UART_SetConfig+0x380>)
 8010eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eb8:	08010f5d 	.word	0x08010f5d
 8010ebc:	08010f8d 	.word	0x08010f8d
 8010ec0:	08010f8d 	.word	0x08010f8d
 8010ec4:	08010f8d 	.word	0x08010f8d
 8010ec8:	08010f8d 	.word	0x08010f8d
 8010ecc:	08010f8d 	.word	0x08010f8d
 8010ed0:	08010f8d 	.word	0x08010f8d
 8010ed4:	08010f8d 	.word	0x08010f8d
 8010ed8:	08010f65 	.word	0x08010f65
 8010edc:	08010f8d 	.word	0x08010f8d
 8010ee0:	08010f8d 	.word	0x08010f8d
 8010ee4:	08010f8d 	.word	0x08010f8d
 8010ee8:	08010f8d 	.word	0x08010f8d
 8010eec:	08010f8d 	.word	0x08010f8d
 8010ef0:	08010f8d 	.word	0x08010f8d
 8010ef4:	08010f8d 	.word	0x08010f8d
 8010ef8:	08010f6d 	.word	0x08010f6d
 8010efc:	08010f8d 	.word	0x08010f8d
 8010f00:	08010f8d 	.word	0x08010f8d
 8010f04:	08010f8d 	.word	0x08010f8d
 8010f08:	08010f8d 	.word	0x08010f8d
 8010f0c:	08010f8d 	.word	0x08010f8d
 8010f10:	08010f8d 	.word	0x08010f8d
 8010f14:	08010f8d 	.word	0x08010f8d
 8010f18:	08010f75 	.word	0x08010f75
 8010f1c:	08010f8d 	.word	0x08010f8d
 8010f20:	08010f8d 	.word	0x08010f8d
 8010f24:	08010f8d 	.word	0x08010f8d
 8010f28:	08010f8d 	.word	0x08010f8d
 8010f2c:	08010f8d 	.word	0x08010f8d
 8010f30:	08010f8d 	.word	0x08010f8d
 8010f34:	08010f8d 	.word	0x08010f8d
 8010f38:	08010f7d 	.word	0x08010f7d
 8010f3c:	08010f8d 	.word	0x08010f8d
 8010f40:	08010f8d 	.word	0x08010f8d
 8010f44:	08010f8d 	.word	0x08010f8d
 8010f48:	08010f8d 	.word	0x08010f8d
 8010f4c:	08010f8d 	.word	0x08010f8d
 8010f50:	08010f8d 	.word	0x08010f8d
 8010f54:	08010f8d 	.word	0x08010f8d
 8010f58:	08010f85 	.word	0x08010f85
 8010f5c:	2301      	movs	r3, #1
 8010f5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f62:	e0bc      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f64:	2304      	movs	r3, #4
 8010f66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f6a:	e0b8      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f6c:	2308      	movs	r3, #8
 8010f6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f72:	e0b4      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f74:	2310      	movs	r3, #16
 8010f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f7a:	e0b0      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f7c:	2320      	movs	r3, #32
 8010f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f82:	e0ac      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f84:	2340      	movs	r3, #64	; 0x40
 8010f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f8a:	e0a8      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f8c:	2380      	movs	r3, #128	; 0x80
 8010f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f92:	e0a4      	b.n	80110de <UART_SetConfig+0x5a6>
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	4a8f      	ldr	r2, [pc, #572]	; (80111d8 <UART_SetConfig+0x6a0>)
 8010f9a:	4293      	cmp	r3, r2
 8010f9c:	d130      	bne.n	8011000 <UART_SetConfig+0x4c8>
 8010f9e:	4b8d      	ldr	r3, [pc, #564]	; (80111d4 <UART_SetConfig+0x69c>)
 8010fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010fa2:	f003 0307 	and.w	r3, r3, #7
 8010fa6:	2b05      	cmp	r3, #5
 8010fa8:	d826      	bhi.n	8010ff8 <UART_SetConfig+0x4c0>
 8010faa:	a201      	add	r2, pc, #4	; (adr r2, 8010fb0 <UART_SetConfig+0x478>)
 8010fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fb0:	08010fc9 	.word	0x08010fc9
 8010fb4:	08010fd1 	.word	0x08010fd1
 8010fb8:	08010fd9 	.word	0x08010fd9
 8010fbc:	08010fe1 	.word	0x08010fe1
 8010fc0:	08010fe9 	.word	0x08010fe9
 8010fc4:	08010ff1 	.word	0x08010ff1
 8010fc8:	2300      	movs	r3, #0
 8010fca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fce:	e086      	b.n	80110de <UART_SetConfig+0x5a6>
 8010fd0:	2304      	movs	r3, #4
 8010fd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fd6:	e082      	b.n	80110de <UART_SetConfig+0x5a6>
 8010fd8:	2308      	movs	r3, #8
 8010fda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fde:	e07e      	b.n	80110de <UART_SetConfig+0x5a6>
 8010fe0:	2310      	movs	r3, #16
 8010fe2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fe6:	e07a      	b.n	80110de <UART_SetConfig+0x5a6>
 8010fe8:	2320      	movs	r3, #32
 8010fea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010fee:	e076      	b.n	80110de <UART_SetConfig+0x5a6>
 8010ff0:	2340      	movs	r3, #64	; 0x40
 8010ff2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ff6:	e072      	b.n	80110de <UART_SetConfig+0x5a6>
 8010ff8:	2380      	movs	r3, #128	; 0x80
 8010ffa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ffe:	e06e      	b.n	80110de <UART_SetConfig+0x5a6>
 8011000:	697b      	ldr	r3, [r7, #20]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	4a75      	ldr	r2, [pc, #468]	; (80111dc <UART_SetConfig+0x6a4>)
 8011006:	4293      	cmp	r3, r2
 8011008:	d130      	bne.n	801106c <UART_SetConfig+0x534>
 801100a:	4b72      	ldr	r3, [pc, #456]	; (80111d4 <UART_SetConfig+0x69c>)
 801100c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801100e:	f003 0307 	and.w	r3, r3, #7
 8011012:	2b05      	cmp	r3, #5
 8011014:	d826      	bhi.n	8011064 <UART_SetConfig+0x52c>
 8011016:	a201      	add	r2, pc, #4	; (adr r2, 801101c <UART_SetConfig+0x4e4>)
 8011018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801101c:	08011035 	.word	0x08011035
 8011020:	0801103d 	.word	0x0801103d
 8011024:	08011045 	.word	0x08011045
 8011028:	0801104d 	.word	0x0801104d
 801102c:	08011055 	.word	0x08011055
 8011030:	0801105d 	.word	0x0801105d
 8011034:	2300      	movs	r3, #0
 8011036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801103a:	e050      	b.n	80110de <UART_SetConfig+0x5a6>
 801103c:	2304      	movs	r3, #4
 801103e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011042:	e04c      	b.n	80110de <UART_SetConfig+0x5a6>
 8011044:	2308      	movs	r3, #8
 8011046:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801104a:	e048      	b.n	80110de <UART_SetConfig+0x5a6>
 801104c:	2310      	movs	r3, #16
 801104e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011052:	e044      	b.n	80110de <UART_SetConfig+0x5a6>
 8011054:	2320      	movs	r3, #32
 8011056:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801105a:	e040      	b.n	80110de <UART_SetConfig+0x5a6>
 801105c:	2340      	movs	r3, #64	; 0x40
 801105e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011062:	e03c      	b.n	80110de <UART_SetConfig+0x5a6>
 8011064:	2380      	movs	r3, #128	; 0x80
 8011066:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801106a:	e038      	b.n	80110de <UART_SetConfig+0x5a6>
 801106c:	697b      	ldr	r3, [r7, #20]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	4a5b      	ldr	r2, [pc, #364]	; (80111e0 <UART_SetConfig+0x6a8>)
 8011072:	4293      	cmp	r3, r2
 8011074:	d130      	bne.n	80110d8 <UART_SetConfig+0x5a0>
 8011076:	4b57      	ldr	r3, [pc, #348]	; (80111d4 <UART_SetConfig+0x69c>)
 8011078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801107a:	f003 0307 	and.w	r3, r3, #7
 801107e:	2b05      	cmp	r3, #5
 8011080:	d826      	bhi.n	80110d0 <UART_SetConfig+0x598>
 8011082:	a201      	add	r2, pc, #4	; (adr r2, 8011088 <UART_SetConfig+0x550>)
 8011084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011088:	080110a1 	.word	0x080110a1
 801108c:	080110a9 	.word	0x080110a9
 8011090:	080110b1 	.word	0x080110b1
 8011094:	080110b9 	.word	0x080110b9
 8011098:	080110c1 	.word	0x080110c1
 801109c:	080110c9 	.word	0x080110c9
 80110a0:	2302      	movs	r3, #2
 80110a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110a6:	e01a      	b.n	80110de <UART_SetConfig+0x5a6>
 80110a8:	2304      	movs	r3, #4
 80110aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ae:	e016      	b.n	80110de <UART_SetConfig+0x5a6>
 80110b0:	2308      	movs	r3, #8
 80110b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110b6:	e012      	b.n	80110de <UART_SetConfig+0x5a6>
 80110b8:	2310      	movs	r3, #16
 80110ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110be:	e00e      	b.n	80110de <UART_SetConfig+0x5a6>
 80110c0:	2320      	movs	r3, #32
 80110c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110c6:	e00a      	b.n	80110de <UART_SetConfig+0x5a6>
 80110c8:	2340      	movs	r3, #64	; 0x40
 80110ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ce:	e006      	b.n	80110de <UART_SetConfig+0x5a6>
 80110d0:	2380      	movs	r3, #128	; 0x80
 80110d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110d6:	e002      	b.n	80110de <UART_SetConfig+0x5a6>
 80110d8:	2380      	movs	r3, #128	; 0x80
 80110da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80110de:	697b      	ldr	r3, [r7, #20]
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	4a3f      	ldr	r2, [pc, #252]	; (80111e0 <UART_SetConfig+0x6a8>)
 80110e4:	4293      	cmp	r3, r2
 80110e6:	f040 80f8 	bne.w	80112da <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80110ea:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80110ee:	2b20      	cmp	r3, #32
 80110f0:	dc46      	bgt.n	8011180 <UART_SetConfig+0x648>
 80110f2:	2b02      	cmp	r3, #2
 80110f4:	f2c0 8082 	blt.w	80111fc <UART_SetConfig+0x6c4>
 80110f8:	3b02      	subs	r3, #2
 80110fa:	2b1e      	cmp	r3, #30
 80110fc:	d87e      	bhi.n	80111fc <UART_SetConfig+0x6c4>
 80110fe:	a201      	add	r2, pc, #4	; (adr r2, 8011104 <UART_SetConfig+0x5cc>)
 8011100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011104:	08011187 	.word	0x08011187
 8011108:	080111fd 	.word	0x080111fd
 801110c:	0801118f 	.word	0x0801118f
 8011110:	080111fd 	.word	0x080111fd
 8011114:	080111fd 	.word	0x080111fd
 8011118:	080111fd 	.word	0x080111fd
 801111c:	0801119f 	.word	0x0801119f
 8011120:	080111fd 	.word	0x080111fd
 8011124:	080111fd 	.word	0x080111fd
 8011128:	080111fd 	.word	0x080111fd
 801112c:	080111fd 	.word	0x080111fd
 8011130:	080111fd 	.word	0x080111fd
 8011134:	080111fd 	.word	0x080111fd
 8011138:	080111fd 	.word	0x080111fd
 801113c:	080111af 	.word	0x080111af
 8011140:	080111fd 	.word	0x080111fd
 8011144:	080111fd 	.word	0x080111fd
 8011148:	080111fd 	.word	0x080111fd
 801114c:	080111fd 	.word	0x080111fd
 8011150:	080111fd 	.word	0x080111fd
 8011154:	080111fd 	.word	0x080111fd
 8011158:	080111fd 	.word	0x080111fd
 801115c:	080111fd 	.word	0x080111fd
 8011160:	080111fd 	.word	0x080111fd
 8011164:	080111fd 	.word	0x080111fd
 8011168:	080111fd 	.word	0x080111fd
 801116c:	080111fd 	.word	0x080111fd
 8011170:	080111fd 	.word	0x080111fd
 8011174:	080111fd 	.word	0x080111fd
 8011178:	080111fd 	.word	0x080111fd
 801117c:	080111ef 	.word	0x080111ef
 8011180:	2b40      	cmp	r3, #64	; 0x40
 8011182:	d037      	beq.n	80111f4 <UART_SetConfig+0x6bc>
 8011184:	e03a      	b.n	80111fc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8011186:	f7fb fce5 	bl	800cb54 <HAL_RCCEx_GetD3PCLK1Freq>
 801118a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801118c:	e03c      	b.n	8011208 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801118e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011192:	4618      	mov	r0, r3
 8011194:	f7fb fcf4 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801119a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801119c:	e034      	b.n	8011208 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801119e:	f107 0318 	add.w	r3, r7, #24
 80111a2:	4618      	mov	r0, r3
 80111a4:	f7fb fe40 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80111a8:	69fb      	ldr	r3, [r7, #28]
 80111aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111ac:	e02c      	b.n	8011208 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80111ae:	4b09      	ldr	r3, [pc, #36]	; (80111d4 <UART_SetConfig+0x69c>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	f003 0320 	and.w	r3, r3, #32
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d016      	beq.n	80111e8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80111ba:	4b06      	ldr	r3, [pc, #24]	; (80111d4 <UART_SetConfig+0x69c>)
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	08db      	lsrs	r3, r3, #3
 80111c0:	f003 0303 	and.w	r3, r3, #3
 80111c4:	4a07      	ldr	r2, [pc, #28]	; (80111e4 <UART_SetConfig+0x6ac>)
 80111c6:	fa22 f303 	lsr.w	r3, r2, r3
 80111ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80111cc:	e01c      	b.n	8011208 <UART_SetConfig+0x6d0>
 80111ce:	bf00      	nop
 80111d0:	40011400 	.word	0x40011400
 80111d4:	58024400 	.word	0x58024400
 80111d8:	40007800 	.word	0x40007800
 80111dc:	40007c00 	.word	0x40007c00
 80111e0:	58000c00 	.word	0x58000c00
 80111e4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80111e8:	4b9d      	ldr	r3, [pc, #628]	; (8011460 <UART_SetConfig+0x928>)
 80111ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111ec:	e00c      	b.n	8011208 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80111ee:	4b9d      	ldr	r3, [pc, #628]	; (8011464 <UART_SetConfig+0x92c>)
 80111f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111f2:	e009      	b.n	8011208 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80111f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80111f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111fa:	e005      	b.n	8011208 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80111fc:	2300      	movs	r3, #0
 80111fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011200:	2301      	movs	r3, #1
 8011202:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011206:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8011208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801120a:	2b00      	cmp	r3, #0
 801120c:	f000 81de 	beq.w	80115cc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011210:	697b      	ldr	r3, [r7, #20]
 8011212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011214:	4a94      	ldr	r2, [pc, #592]	; (8011468 <UART_SetConfig+0x930>)
 8011216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801121a:	461a      	mov	r2, r3
 801121c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801121e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011222:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011224:	697b      	ldr	r3, [r7, #20]
 8011226:	685a      	ldr	r2, [r3, #4]
 8011228:	4613      	mov	r3, r2
 801122a:	005b      	lsls	r3, r3, #1
 801122c:	4413      	add	r3, r2
 801122e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011230:	429a      	cmp	r2, r3
 8011232:	d305      	bcc.n	8011240 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011234:	697b      	ldr	r3, [r7, #20]
 8011236:	685b      	ldr	r3, [r3, #4]
 8011238:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801123a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801123c:	429a      	cmp	r2, r3
 801123e:	d903      	bls.n	8011248 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8011240:	2301      	movs	r3, #1
 8011242:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011246:	e1c1      	b.n	80115cc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801124a:	2200      	movs	r2, #0
 801124c:	60bb      	str	r3, [r7, #8]
 801124e:	60fa      	str	r2, [r7, #12]
 8011250:	697b      	ldr	r3, [r7, #20]
 8011252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011254:	4a84      	ldr	r2, [pc, #528]	; (8011468 <UART_SetConfig+0x930>)
 8011256:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801125a:	b29b      	uxth	r3, r3
 801125c:	2200      	movs	r2, #0
 801125e:	603b      	str	r3, [r7, #0]
 8011260:	607a      	str	r2, [r7, #4]
 8011262:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011266:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801126a:	f7ef f839 	bl	80002e0 <__aeabi_uldivmod>
 801126e:	4602      	mov	r2, r0
 8011270:	460b      	mov	r3, r1
 8011272:	4610      	mov	r0, r2
 8011274:	4619      	mov	r1, r3
 8011276:	f04f 0200 	mov.w	r2, #0
 801127a:	f04f 0300 	mov.w	r3, #0
 801127e:	020b      	lsls	r3, r1, #8
 8011280:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011284:	0202      	lsls	r2, r0, #8
 8011286:	6979      	ldr	r1, [r7, #20]
 8011288:	6849      	ldr	r1, [r1, #4]
 801128a:	0849      	lsrs	r1, r1, #1
 801128c:	2000      	movs	r0, #0
 801128e:	460c      	mov	r4, r1
 8011290:	4605      	mov	r5, r0
 8011292:	eb12 0804 	adds.w	r8, r2, r4
 8011296:	eb43 0905 	adc.w	r9, r3, r5
 801129a:	697b      	ldr	r3, [r7, #20]
 801129c:	685b      	ldr	r3, [r3, #4]
 801129e:	2200      	movs	r2, #0
 80112a0:	469a      	mov	sl, r3
 80112a2:	4693      	mov	fp, r2
 80112a4:	4652      	mov	r2, sl
 80112a6:	465b      	mov	r3, fp
 80112a8:	4640      	mov	r0, r8
 80112aa:	4649      	mov	r1, r9
 80112ac:	f7ef f818 	bl	80002e0 <__aeabi_uldivmod>
 80112b0:	4602      	mov	r2, r0
 80112b2:	460b      	mov	r3, r1
 80112b4:	4613      	mov	r3, r2
 80112b6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80112b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80112be:	d308      	bcc.n	80112d2 <UART_SetConfig+0x79a>
 80112c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80112c6:	d204      	bcs.n	80112d2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80112c8:	697b      	ldr	r3, [r7, #20]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112ce:	60da      	str	r2, [r3, #12]
 80112d0:	e17c      	b.n	80115cc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80112d2:	2301      	movs	r3, #1
 80112d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80112d8:	e178      	b.n	80115cc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80112da:	697b      	ldr	r3, [r7, #20]
 80112dc:	69db      	ldr	r3, [r3, #28]
 80112de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80112e2:	f040 80c5 	bne.w	8011470 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80112e6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80112ea:	2b20      	cmp	r3, #32
 80112ec:	dc48      	bgt.n	8011380 <UART_SetConfig+0x848>
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	db7b      	blt.n	80113ea <UART_SetConfig+0x8b2>
 80112f2:	2b20      	cmp	r3, #32
 80112f4:	d879      	bhi.n	80113ea <UART_SetConfig+0x8b2>
 80112f6:	a201      	add	r2, pc, #4	; (adr r2, 80112fc <UART_SetConfig+0x7c4>)
 80112f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80112fc:	08011387 	.word	0x08011387
 8011300:	0801138f 	.word	0x0801138f
 8011304:	080113eb 	.word	0x080113eb
 8011308:	080113eb 	.word	0x080113eb
 801130c:	08011397 	.word	0x08011397
 8011310:	080113eb 	.word	0x080113eb
 8011314:	080113eb 	.word	0x080113eb
 8011318:	080113eb 	.word	0x080113eb
 801131c:	080113a7 	.word	0x080113a7
 8011320:	080113eb 	.word	0x080113eb
 8011324:	080113eb 	.word	0x080113eb
 8011328:	080113eb 	.word	0x080113eb
 801132c:	080113eb 	.word	0x080113eb
 8011330:	080113eb 	.word	0x080113eb
 8011334:	080113eb 	.word	0x080113eb
 8011338:	080113eb 	.word	0x080113eb
 801133c:	080113b7 	.word	0x080113b7
 8011340:	080113eb 	.word	0x080113eb
 8011344:	080113eb 	.word	0x080113eb
 8011348:	080113eb 	.word	0x080113eb
 801134c:	080113eb 	.word	0x080113eb
 8011350:	080113eb 	.word	0x080113eb
 8011354:	080113eb 	.word	0x080113eb
 8011358:	080113eb 	.word	0x080113eb
 801135c:	080113eb 	.word	0x080113eb
 8011360:	080113eb 	.word	0x080113eb
 8011364:	080113eb 	.word	0x080113eb
 8011368:	080113eb 	.word	0x080113eb
 801136c:	080113eb 	.word	0x080113eb
 8011370:	080113eb 	.word	0x080113eb
 8011374:	080113eb 	.word	0x080113eb
 8011378:	080113eb 	.word	0x080113eb
 801137c:	080113dd 	.word	0x080113dd
 8011380:	2b40      	cmp	r3, #64	; 0x40
 8011382:	d02e      	beq.n	80113e2 <UART_SetConfig+0x8aa>
 8011384:	e031      	b.n	80113ea <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011386:	f7f9 fbed 	bl	800ab64 <HAL_RCC_GetPCLK1Freq>
 801138a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801138c:	e033      	b.n	80113f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801138e:	f7f9 fbff 	bl	800ab90 <HAL_RCC_GetPCLK2Freq>
 8011392:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011394:	e02f      	b.n	80113f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011396:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801139a:	4618      	mov	r0, r3
 801139c:	f7fb fbf0 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80113a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80113a4:	e027      	b.n	80113f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80113a6:	f107 0318 	add.w	r3, r7, #24
 80113aa:	4618      	mov	r0, r3
 80113ac:	f7fb fd3c 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80113b0:	69fb      	ldr	r3, [r7, #28]
 80113b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80113b4:	e01f      	b.n	80113f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80113b6:	4b2d      	ldr	r3, [pc, #180]	; (801146c <UART_SetConfig+0x934>)
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	f003 0320 	and.w	r3, r3, #32
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d009      	beq.n	80113d6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80113c2:	4b2a      	ldr	r3, [pc, #168]	; (801146c <UART_SetConfig+0x934>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	08db      	lsrs	r3, r3, #3
 80113c8:	f003 0303 	and.w	r3, r3, #3
 80113cc:	4a24      	ldr	r2, [pc, #144]	; (8011460 <UART_SetConfig+0x928>)
 80113ce:	fa22 f303 	lsr.w	r3, r2, r3
 80113d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80113d4:	e00f      	b.n	80113f6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80113d6:	4b22      	ldr	r3, [pc, #136]	; (8011460 <UART_SetConfig+0x928>)
 80113d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80113da:	e00c      	b.n	80113f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80113dc:	4b21      	ldr	r3, [pc, #132]	; (8011464 <UART_SetConfig+0x92c>)
 80113de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80113e0:	e009      	b.n	80113f6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80113e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80113e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80113e8:	e005      	b.n	80113f6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80113ea:	2300      	movs	r3, #0
 80113ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80113ee:	2301      	movs	r3, #1
 80113f0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80113f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80113f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	f000 80e7 	beq.w	80115cc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80113fe:	697b      	ldr	r3, [r7, #20]
 8011400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011402:	4a19      	ldr	r2, [pc, #100]	; (8011468 <UART_SetConfig+0x930>)
 8011404:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011408:	461a      	mov	r2, r3
 801140a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801140c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011410:	005a      	lsls	r2, r3, #1
 8011412:	697b      	ldr	r3, [r7, #20]
 8011414:	685b      	ldr	r3, [r3, #4]
 8011416:	085b      	lsrs	r3, r3, #1
 8011418:	441a      	add	r2, r3
 801141a:	697b      	ldr	r3, [r7, #20]
 801141c:	685b      	ldr	r3, [r3, #4]
 801141e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011422:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011426:	2b0f      	cmp	r3, #15
 8011428:	d916      	bls.n	8011458 <UART_SetConfig+0x920>
 801142a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801142c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011430:	d212      	bcs.n	8011458 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011434:	b29b      	uxth	r3, r3
 8011436:	f023 030f 	bic.w	r3, r3, #15
 801143a:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801143c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801143e:	085b      	lsrs	r3, r3, #1
 8011440:	b29b      	uxth	r3, r3
 8011442:	f003 0307 	and.w	r3, r3, #7
 8011446:	b29a      	uxth	r2, r3
 8011448:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801144a:	4313      	orrs	r3, r2
 801144c:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 801144e:	697b      	ldr	r3, [r7, #20]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8011454:	60da      	str	r2, [r3, #12]
 8011456:	e0b9      	b.n	80115cc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8011458:	2301      	movs	r3, #1
 801145a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 801145e:	e0b5      	b.n	80115cc <UART_SetConfig+0xa94>
 8011460:	03d09000 	.word	0x03d09000
 8011464:	003d0900 	.word	0x003d0900
 8011468:	08017548 	.word	0x08017548
 801146c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8011470:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011474:	2b20      	cmp	r3, #32
 8011476:	dc49      	bgt.n	801150c <UART_SetConfig+0x9d4>
 8011478:	2b00      	cmp	r3, #0
 801147a:	db7c      	blt.n	8011576 <UART_SetConfig+0xa3e>
 801147c:	2b20      	cmp	r3, #32
 801147e:	d87a      	bhi.n	8011576 <UART_SetConfig+0xa3e>
 8011480:	a201      	add	r2, pc, #4	; (adr r2, 8011488 <UART_SetConfig+0x950>)
 8011482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011486:	bf00      	nop
 8011488:	08011513 	.word	0x08011513
 801148c:	0801151b 	.word	0x0801151b
 8011490:	08011577 	.word	0x08011577
 8011494:	08011577 	.word	0x08011577
 8011498:	08011523 	.word	0x08011523
 801149c:	08011577 	.word	0x08011577
 80114a0:	08011577 	.word	0x08011577
 80114a4:	08011577 	.word	0x08011577
 80114a8:	08011533 	.word	0x08011533
 80114ac:	08011577 	.word	0x08011577
 80114b0:	08011577 	.word	0x08011577
 80114b4:	08011577 	.word	0x08011577
 80114b8:	08011577 	.word	0x08011577
 80114bc:	08011577 	.word	0x08011577
 80114c0:	08011577 	.word	0x08011577
 80114c4:	08011577 	.word	0x08011577
 80114c8:	08011543 	.word	0x08011543
 80114cc:	08011577 	.word	0x08011577
 80114d0:	08011577 	.word	0x08011577
 80114d4:	08011577 	.word	0x08011577
 80114d8:	08011577 	.word	0x08011577
 80114dc:	08011577 	.word	0x08011577
 80114e0:	08011577 	.word	0x08011577
 80114e4:	08011577 	.word	0x08011577
 80114e8:	08011577 	.word	0x08011577
 80114ec:	08011577 	.word	0x08011577
 80114f0:	08011577 	.word	0x08011577
 80114f4:	08011577 	.word	0x08011577
 80114f8:	08011577 	.word	0x08011577
 80114fc:	08011577 	.word	0x08011577
 8011500:	08011577 	.word	0x08011577
 8011504:	08011577 	.word	0x08011577
 8011508:	08011569 	.word	0x08011569
 801150c:	2b40      	cmp	r3, #64	; 0x40
 801150e:	d02e      	beq.n	801156e <UART_SetConfig+0xa36>
 8011510:	e031      	b.n	8011576 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011512:	f7f9 fb27 	bl	800ab64 <HAL_RCC_GetPCLK1Freq>
 8011516:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011518:	e033      	b.n	8011582 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801151a:	f7f9 fb39 	bl	800ab90 <HAL_RCC_GetPCLK2Freq>
 801151e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011520:	e02f      	b.n	8011582 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011526:	4618      	mov	r0, r3
 8011528:	f7fb fb2a 	bl	800cb80 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801152c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801152e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011530:	e027      	b.n	8011582 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011532:	f107 0318 	add.w	r3, r7, #24
 8011536:	4618      	mov	r0, r3
 8011538:	f7fb fc76 	bl	800ce28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801153c:	69fb      	ldr	r3, [r7, #28]
 801153e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011540:	e01f      	b.n	8011582 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011542:	4b2d      	ldr	r3, [pc, #180]	; (80115f8 <UART_SetConfig+0xac0>)
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	f003 0320 	and.w	r3, r3, #32
 801154a:	2b00      	cmp	r3, #0
 801154c:	d009      	beq.n	8011562 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801154e:	4b2a      	ldr	r3, [pc, #168]	; (80115f8 <UART_SetConfig+0xac0>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	08db      	lsrs	r3, r3, #3
 8011554:	f003 0303 	and.w	r3, r3, #3
 8011558:	4a28      	ldr	r2, [pc, #160]	; (80115fc <UART_SetConfig+0xac4>)
 801155a:	fa22 f303 	lsr.w	r3, r2, r3
 801155e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011560:	e00f      	b.n	8011582 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8011562:	4b26      	ldr	r3, [pc, #152]	; (80115fc <UART_SetConfig+0xac4>)
 8011564:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011566:	e00c      	b.n	8011582 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011568:	4b25      	ldr	r3, [pc, #148]	; (8011600 <UART_SetConfig+0xac8>)
 801156a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801156c:	e009      	b.n	8011582 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801156e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011572:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011574:	e005      	b.n	8011582 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8011576:	2300      	movs	r3, #0
 8011578:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801157a:	2301      	movs	r3, #1
 801157c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8011580:	bf00      	nop
    }

    if (pclk != 0U)
 8011582:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011584:	2b00      	cmp	r3, #0
 8011586:	d021      	beq.n	80115cc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011588:	697b      	ldr	r3, [r7, #20]
 801158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801158c:	4a1d      	ldr	r2, [pc, #116]	; (8011604 <UART_SetConfig+0xacc>)
 801158e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011592:	461a      	mov	r2, r3
 8011594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011596:	fbb3 f2f2 	udiv	r2, r3, r2
 801159a:	697b      	ldr	r3, [r7, #20]
 801159c:	685b      	ldr	r3, [r3, #4]
 801159e:	085b      	lsrs	r3, r3, #1
 80115a0:	441a      	add	r2, r3
 80115a2:	697b      	ldr	r3, [r7, #20]
 80115a4:	685b      	ldr	r3, [r3, #4]
 80115a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80115aa:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80115ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ae:	2b0f      	cmp	r3, #15
 80115b0:	d909      	bls.n	80115c6 <UART_SetConfig+0xa8e>
 80115b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80115b8:	d205      	bcs.n	80115c6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80115ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115bc:	b29a      	uxth	r2, r3
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	60da      	str	r2, [r3, #12]
 80115c4:	e002      	b.n	80115cc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80115c6:	2301      	movs	r3, #1
 80115c8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80115cc:	697b      	ldr	r3, [r7, #20]
 80115ce:	2201      	movs	r2, #1
 80115d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80115d4:	697b      	ldr	r3, [r7, #20]
 80115d6:	2201      	movs	r2, #1
 80115d8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80115dc:	697b      	ldr	r3, [r7, #20]
 80115de:	2200      	movs	r2, #0
 80115e0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80115e2:	697b      	ldr	r3, [r7, #20]
 80115e4:	2200      	movs	r2, #0
 80115e6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80115e8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80115ec:	4618      	mov	r0, r3
 80115ee:	3748      	adds	r7, #72	; 0x48
 80115f0:	46bd      	mov	sp, r7
 80115f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80115f6:	bf00      	nop
 80115f8:	58024400 	.word	0x58024400
 80115fc:	03d09000 	.word	0x03d09000
 8011600:	003d0900 	.word	0x003d0900
 8011604:	08017548 	.word	0x08017548

08011608 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011608:	b480      	push	{r7}
 801160a:	b083      	sub	sp, #12
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011614:	f003 0308 	and.w	r3, r3, #8
 8011618:	2b00      	cmp	r3, #0
 801161a:	d00a      	beq.n	8011632 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	685b      	ldr	r3, [r3, #4]
 8011622:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	430a      	orrs	r2, r1
 8011630:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011636:	f003 0301 	and.w	r3, r3, #1
 801163a:	2b00      	cmp	r3, #0
 801163c:	d00a      	beq.n	8011654 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	685b      	ldr	r3, [r3, #4]
 8011644:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	430a      	orrs	r2, r1
 8011652:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011658:	f003 0302 	and.w	r3, r3, #2
 801165c:	2b00      	cmp	r3, #0
 801165e:	d00a      	beq.n	8011676 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	430a      	orrs	r2, r1
 8011674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801167a:	f003 0304 	and.w	r3, r3, #4
 801167e:	2b00      	cmp	r3, #0
 8011680:	d00a      	beq.n	8011698 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	685b      	ldr	r3, [r3, #4]
 8011688:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	430a      	orrs	r2, r1
 8011696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801169c:	f003 0310 	and.w	r3, r3, #16
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d00a      	beq.n	80116ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	689b      	ldr	r3, [r3, #8]
 80116aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	430a      	orrs	r2, r1
 80116b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116be:	f003 0320 	and.w	r3, r3, #32
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d00a      	beq.n	80116dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	689b      	ldr	r3, [r3, #8]
 80116cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	430a      	orrs	r2, r1
 80116da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d01a      	beq.n	801171e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80116e8:	687b      	ldr	r3, [r7, #4]
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	685b      	ldr	r3, [r3, #4]
 80116ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	430a      	orrs	r2, r1
 80116fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011702:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011706:	d10a      	bne.n	801171e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	685b      	ldr	r3, [r3, #4]
 801170e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	430a      	orrs	r2, r1
 801171c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011726:	2b00      	cmp	r3, #0
 8011728:	d00a      	beq.n	8011740 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	685b      	ldr	r3, [r3, #4]
 8011730:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	430a      	orrs	r2, r1
 801173e:	605a      	str	r2, [r3, #4]
  }
}
 8011740:	bf00      	nop
 8011742:	370c      	adds	r7, #12
 8011744:	46bd      	mov	sp, r7
 8011746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801174a:	4770      	bx	lr

0801174c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801174c:	b580      	push	{r7, lr}
 801174e:	b098      	sub	sp, #96	; 0x60
 8011750:	af02      	add	r7, sp, #8
 8011752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	2200      	movs	r2, #0
 8011758:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801175c:	f7f2 fa74 	bl	8003c48 <HAL_GetTick>
 8011760:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	f003 0308 	and.w	r3, r3, #8
 801176c:	2b08      	cmp	r3, #8
 801176e:	d12f      	bne.n	80117d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011770:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011774:	9300      	str	r3, [sp, #0]
 8011776:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011778:	2200      	movs	r2, #0
 801177a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801177e:	6878      	ldr	r0, [r7, #4]
 8011780:	f000 f88e 	bl	80118a0 <UART_WaitOnFlagUntilTimeout>
 8011784:	4603      	mov	r3, r0
 8011786:	2b00      	cmp	r3, #0
 8011788:	d022      	beq.n	80117d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	681b      	ldr	r3, [r3, #0]
 801178e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011792:	e853 3f00 	ldrex	r3, [r3]
 8011796:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801179a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801179e:	653b      	str	r3, [r7, #80]	; 0x50
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	681b      	ldr	r3, [r3, #0]
 80117a4:	461a      	mov	r2, r3
 80117a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80117a8:	647b      	str	r3, [r7, #68]	; 0x44
 80117aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80117ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80117b0:	e841 2300 	strex	r3, r2, [r1]
 80117b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80117b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80117b8:	2b00      	cmp	r3, #0
 80117ba:	d1e6      	bne.n	801178a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	2220      	movs	r2, #32
 80117c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	2200      	movs	r2, #0
 80117c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80117cc:	2303      	movs	r3, #3
 80117ce:	e063      	b.n	8011898 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	f003 0304 	and.w	r3, r3, #4
 80117da:	2b04      	cmp	r3, #4
 80117dc:	d149      	bne.n	8011872 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80117de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80117e2:	9300      	str	r3, [sp, #0]
 80117e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80117e6:	2200      	movs	r2, #0
 80117e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80117ec:	6878      	ldr	r0, [r7, #4]
 80117ee:	f000 f857 	bl	80118a0 <UART_WaitOnFlagUntilTimeout>
 80117f2:	4603      	mov	r3, r0
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d03c      	beq.n	8011872 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011800:	e853 3f00 	ldrex	r3, [r3]
 8011804:	623b      	str	r3, [r7, #32]
   return(result);
 8011806:	6a3b      	ldr	r3, [r7, #32]
 8011808:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801180c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	461a      	mov	r2, r3
 8011814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011816:	633b      	str	r3, [r7, #48]	; 0x30
 8011818:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801181a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801181c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801181e:	e841 2300 	strex	r3, r2, [r1]
 8011822:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011826:	2b00      	cmp	r3, #0
 8011828:	d1e6      	bne.n	80117f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	3308      	adds	r3, #8
 8011830:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011832:	693b      	ldr	r3, [r7, #16]
 8011834:	e853 3f00 	ldrex	r3, [r3]
 8011838:	60fb      	str	r3, [r7, #12]
   return(result);
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	f023 0301 	bic.w	r3, r3, #1
 8011840:	64bb      	str	r3, [r7, #72]	; 0x48
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	3308      	adds	r3, #8
 8011848:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801184a:	61fa      	str	r2, [r7, #28]
 801184c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801184e:	69b9      	ldr	r1, [r7, #24]
 8011850:	69fa      	ldr	r2, [r7, #28]
 8011852:	e841 2300 	strex	r3, r2, [r1]
 8011856:	617b      	str	r3, [r7, #20]
   return(result);
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	2b00      	cmp	r3, #0
 801185c:	d1e5      	bne.n	801182a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	2220      	movs	r2, #32
 8011862:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	2200      	movs	r2, #0
 801186a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801186e:	2303      	movs	r3, #3
 8011870:	e012      	b.n	8011898 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	2220      	movs	r2, #32
 8011876:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2220      	movs	r2, #32
 801187e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	2200      	movs	r2, #0
 8011886:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	2200      	movs	r2, #0
 801188c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	2200      	movs	r2, #0
 8011892:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011896:	2300      	movs	r3, #0
}
 8011898:	4618      	mov	r0, r3
 801189a:	3758      	adds	r7, #88	; 0x58
 801189c:	46bd      	mov	sp, r7
 801189e:	bd80      	pop	{r7, pc}

080118a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b084      	sub	sp, #16
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	60f8      	str	r0, [r7, #12]
 80118a8:	60b9      	str	r1, [r7, #8]
 80118aa:	603b      	str	r3, [r7, #0]
 80118ac:	4613      	mov	r3, r2
 80118ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80118b0:	e04f      	b.n	8011952 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80118b2:	69bb      	ldr	r3, [r7, #24]
 80118b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80118b8:	d04b      	beq.n	8011952 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80118ba:	f7f2 f9c5 	bl	8003c48 <HAL_GetTick>
 80118be:	4602      	mov	r2, r0
 80118c0:	683b      	ldr	r3, [r7, #0]
 80118c2:	1ad3      	subs	r3, r2, r3
 80118c4:	69ba      	ldr	r2, [r7, #24]
 80118c6:	429a      	cmp	r2, r3
 80118c8:	d302      	bcc.n	80118d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80118ca:	69bb      	ldr	r3, [r7, #24]
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d101      	bne.n	80118d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80118d0:	2303      	movs	r3, #3
 80118d2:	e04e      	b.n	8011972 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	f003 0304 	and.w	r3, r3, #4
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d037      	beq.n	8011952 <UART_WaitOnFlagUntilTimeout+0xb2>
 80118e2:	68bb      	ldr	r3, [r7, #8]
 80118e4:	2b80      	cmp	r3, #128	; 0x80
 80118e6:	d034      	beq.n	8011952 <UART_WaitOnFlagUntilTimeout+0xb2>
 80118e8:	68bb      	ldr	r3, [r7, #8]
 80118ea:	2b40      	cmp	r3, #64	; 0x40
 80118ec:	d031      	beq.n	8011952 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	69db      	ldr	r3, [r3, #28]
 80118f4:	f003 0308 	and.w	r3, r3, #8
 80118f8:	2b08      	cmp	r3, #8
 80118fa:	d110      	bne.n	801191e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	2208      	movs	r2, #8
 8011902:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011904:	68f8      	ldr	r0, [r7, #12]
 8011906:	f000 f99d 	bl	8011c44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	2208      	movs	r2, #8
 801190e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	2200      	movs	r2, #0
 8011916:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 801191a:	2301      	movs	r3, #1
 801191c:	e029      	b.n	8011972 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	69db      	ldr	r3, [r3, #28]
 8011924:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011928:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801192c:	d111      	bne.n	8011952 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011936:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011938:	68f8      	ldr	r0, [r7, #12]
 801193a:	f000 f983 	bl	8011c44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	2220      	movs	r2, #32
 8011942:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	2200      	movs	r2, #0
 801194a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 801194e:	2303      	movs	r3, #3
 8011950:	e00f      	b.n	8011972 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	69da      	ldr	r2, [r3, #28]
 8011958:	68bb      	ldr	r3, [r7, #8]
 801195a:	4013      	ands	r3, r2
 801195c:	68ba      	ldr	r2, [r7, #8]
 801195e:	429a      	cmp	r2, r3
 8011960:	bf0c      	ite	eq
 8011962:	2301      	moveq	r3, #1
 8011964:	2300      	movne	r3, #0
 8011966:	b2db      	uxtb	r3, r3
 8011968:	461a      	mov	r2, r3
 801196a:	79fb      	ldrb	r3, [r7, #7]
 801196c:	429a      	cmp	r2, r3
 801196e:	d0a0      	beq.n	80118b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011970:	2300      	movs	r3, #0
}
 8011972:	4618      	mov	r0, r3
 8011974:	3710      	adds	r7, #16
 8011976:	46bd      	mov	sp, r7
 8011978:	bd80      	pop	{r7, pc}
	...

0801197c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801197c:	b480      	push	{r7}
 801197e:	b0a3      	sub	sp, #140	; 0x8c
 8011980:	af00      	add	r7, sp, #0
 8011982:	60f8      	str	r0, [r7, #12]
 8011984:	60b9      	str	r1, [r7, #8]
 8011986:	4613      	mov	r3, r2
 8011988:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	68ba      	ldr	r2, [r7, #8]
 801198e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	88fa      	ldrh	r2, [r7, #6]
 8011994:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	88fa      	ldrh	r2, [r7, #6]
 801199c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	2200      	movs	r2, #0
 80119a4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80119a6:	68fb      	ldr	r3, [r7, #12]
 80119a8:	689b      	ldr	r3, [r3, #8]
 80119aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80119ae:	d10e      	bne.n	80119ce <UART_Start_Receive_IT+0x52>
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	691b      	ldr	r3, [r3, #16]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d105      	bne.n	80119c4 <UART_Start_Receive_IT+0x48>
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	f240 12ff 	movw	r2, #511	; 0x1ff
 80119be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80119c2:	e02d      	b.n	8011a20 <UART_Start_Receive_IT+0xa4>
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	22ff      	movs	r2, #255	; 0xff
 80119c8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80119cc:	e028      	b.n	8011a20 <UART_Start_Receive_IT+0xa4>
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	689b      	ldr	r3, [r3, #8]
 80119d2:	2b00      	cmp	r3, #0
 80119d4:	d10d      	bne.n	80119f2 <UART_Start_Receive_IT+0x76>
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	691b      	ldr	r3, [r3, #16]
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d104      	bne.n	80119e8 <UART_Start_Receive_IT+0x6c>
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	22ff      	movs	r2, #255	; 0xff
 80119e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80119e6:	e01b      	b.n	8011a20 <UART_Start_Receive_IT+0xa4>
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	227f      	movs	r2, #127	; 0x7f
 80119ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80119f0:	e016      	b.n	8011a20 <UART_Start_Receive_IT+0xa4>
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	689b      	ldr	r3, [r3, #8]
 80119f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80119fa:	d10d      	bne.n	8011a18 <UART_Start_Receive_IT+0x9c>
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	691b      	ldr	r3, [r3, #16]
 8011a00:	2b00      	cmp	r3, #0
 8011a02:	d104      	bne.n	8011a0e <UART_Start_Receive_IT+0x92>
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	227f      	movs	r2, #127	; 0x7f
 8011a08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011a0c:	e008      	b.n	8011a20 <UART_Start_Receive_IT+0xa4>
 8011a0e:	68fb      	ldr	r3, [r7, #12]
 8011a10:	223f      	movs	r2, #63	; 0x3f
 8011a12:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011a16:	e003      	b.n	8011a20 <UART_Start_Receive_IT+0xa4>
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	2200      	movs	r2, #0
 8011a24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	2222      	movs	r2, #34	; 0x22
 8011a2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	3308      	adds	r3, #8
 8011a36:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011a3a:	e853 3f00 	ldrex	r3, [r3]
 8011a3e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8011a40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011a42:	f043 0301 	orr.w	r3, r3, #1
 8011a46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	3308      	adds	r3, #8
 8011a50:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8011a54:	673a      	str	r2, [r7, #112]	; 0x70
 8011a56:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a58:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8011a5a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011a5c:	e841 2300 	strex	r3, r2, [r1]
 8011a60:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8011a62:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d1e3      	bne.n	8011a30 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011a70:	d14f      	bne.n	8011b12 <UART_Start_Receive_IT+0x196>
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011a78:	88fa      	ldrh	r2, [r7, #6]
 8011a7a:	429a      	cmp	r2, r3
 8011a7c:	d349      	bcc.n	8011b12 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011a7e:	68fb      	ldr	r3, [r7, #12]
 8011a80:	689b      	ldr	r3, [r3, #8]
 8011a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011a86:	d107      	bne.n	8011a98 <UART_Start_Receive_IT+0x11c>
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	691b      	ldr	r3, [r3, #16]
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d103      	bne.n	8011a98 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	4a47      	ldr	r2, [pc, #284]	; (8011bb0 <UART_Start_Receive_IT+0x234>)
 8011a94:	675a      	str	r2, [r3, #116]	; 0x74
 8011a96:	e002      	b.n	8011a9e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	4a46      	ldr	r2, [pc, #280]	; (8011bb4 <UART_Start_Receive_IT+0x238>)
 8011a9c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	691b      	ldr	r3, [r3, #16]
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d01a      	beq.n	8011adc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011aae:	e853 3f00 	ldrex	r3, [r3]
 8011ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011ab4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011aba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	461a      	mov	r2, r3
 8011ac4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011ac8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011aca:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011acc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011ace:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011ad0:	e841 2300 	strex	r3, r2, [r1]
 8011ad4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011ad8:	2b00      	cmp	r3, #0
 8011ada:	d1e4      	bne.n	8011aa6 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	3308      	adds	r3, #8
 8011ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ae6:	e853 3f00 	ldrex	r3, [r3]
 8011aea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011af2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	3308      	adds	r3, #8
 8011afa:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8011afc:	64ba      	str	r2, [r7, #72]	; 0x48
 8011afe:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b00:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011b02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011b04:	e841 2300 	strex	r3, r2, [r1]
 8011b08:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8011b0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d1e5      	bne.n	8011adc <UART_Start_Receive_IT+0x160>
 8011b10:	e046      	b.n	8011ba0 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011b12:	68fb      	ldr	r3, [r7, #12]
 8011b14:	689b      	ldr	r3, [r3, #8]
 8011b16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011b1a:	d107      	bne.n	8011b2c <UART_Start_Receive_IT+0x1b0>
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	691b      	ldr	r3, [r3, #16]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d103      	bne.n	8011b2c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8011b24:	68fb      	ldr	r3, [r7, #12]
 8011b26:	4a24      	ldr	r2, [pc, #144]	; (8011bb8 <UART_Start_Receive_IT+0x23c>)
 8011b28:	675a      	str	r2, [r3, #116]	; 0x74
 8011b2a:	e002      	b.n	8011b32 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	4a23      	ldr	r2, [pc, #140]	; (8011bbc <UART_Start_Receive_IT+0x240>)
 8011b30:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	691b      	ldr	r3, [r3, #16]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d019      	beq.n	8011b6e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b42:	e853 3f00 	ldrex	r3, [r3]
 8011b46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b4a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8011b4e:	677b      	str	r3, [r7, #116]	; 0x74
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	461a      	mov	r2, r3
 8011b56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011b58:	637b      	str	r3, [r7, #52]	; 0x34
 8011b5a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011b5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b60:	e841 2300 	strex	r3, r2, [r1]
 8011b64:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8011b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b68:	2b00      	cmp	r3, #0
 8011b6a:	d1e6      	bne.n	8011b3a <UART_Start_Receive_IT+0x1be>
 8011b6c:	e018      	b.n	8011ba0 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b74:	697b      	ldr	r3, [r7, #20]
 8011b76:	e853 3f00 	ldrex	r3, [r3]
 8011b7a:	613b      	str	r3, [r7, #16]
   return(result);
 8011b7c:	693b      	ldr	r3, [r7, #16]
 8011b7e:	f043 0320 	orr.w	r3, r3, #32
 8011b82:	67bb      	str	r3, [r7, #120]	; 0x78
 8011b84:	68fb      	ldr	r3, [r7, #12]
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	461a      	mov	r2, r3
 8011b8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011b8c:	623b      	str	r3, [r7, #32]
 8011b8e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b90:	69f9      	ldr	r1, [r7, #28]
 8011b92:	6a3a      	ldr	r2, [r7, #32]
 8011b94:	e841 2300 	strex	r3, r2, [r1]
 8011b98:	61bb      	str	r3, [r7, #24]
   return(result);
 8011b9a:	69bb      	ldr	r3, [r7, #24]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d1e6      	bne.n	8011b6e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8011ba0:	2300      	movs	r3, #0
}
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	378c      	adds	r7, #140	; 0x8c
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bac:	4770      	bx	lr
 8011bae:	bf00      	nop
 8011bb0:	08012595 	.word	0x08012595
 8011bb4:	08012235 	.word	0x08012235
 8011bb8:	0801207d 	.word	0x0801207d
 8011bbc:	08011ec5 	.word	0x08011ec5

08011bc0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011bc0:	b480      	push	{r7}
 8011bc2:	b08f      	sub	sp, #60	; 0x3c
 8011bc4:	af00      	add	r7, sp, #0
 8011bc6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bce:	6a3b      	ldr	r3, [r7, #32]
 8011bd0:	e853 3f00 	ldrex	r3, [r3]
 8011bd4:	61fb      	str	r3, [r7, #28]
   return(result);
 8011bd6:	69fb      	ldr	r3, [r7, #28]
 8011bd8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8011bdc:	637b      	str	r3, [r7, #52]	; 0x34
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	461a      	mov	r2, r3
 8011be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011be6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011be8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011bec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011bee:	e841 2300 	strex	r3, r2, [r1]
 8011bf2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011bf6:	2b00      	cmp	r3, #0
 8011bf8:	d1e6      	bne.n	8011bc8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	3308      	adds	r3, #8
 8011c00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	e853 3f00 	ldrex	r3, [r3]
 8011c08:	60bb      	str	r3, [r7, #8]
   return(result);
 8011c0a:	68bb      	ldr	r3, [r7, #8]
 8011c0c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8011c10:	633b      	str	r3, [r7, #48]	; 0x30
 8011c12:	687b      	ldr	r3, [r7, #4]
 8011c14:	681b      	ldr	r3, [r3, #0]
 8011c16:	3308      	adds	r3, #8
 8011c18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c1a:	61ba      	str	r2, [r7, #24]
 8011c1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c1e:	6979      	ldr	r1, [r7, #20]
 8011c20:	69ba      	ldr	r2, [r7, #24]
 8011c22:	e841 2300 	strex	r3, r2, [r1]
 8011c26:	613b      	str	r3, [r7, #16]
   return(result);
 8011c28:	693b      	ldr	r3, [r7, #16]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d1e5      	bne.n	8011bfa <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	2220      	movs	r2, #32
 8011c32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8011c36:	bf00      	nop
 8011c38:	373c      	adds	r7, #60	; 0x3c
 8011c3a:	46bd      	mov	sp, r7
 8011c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c40:	4770      	bx	lr
	...

08011c44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011c44:	b480      	push	{r7}
 8011c46:	b095      	sub	sp, #84	; 0x54
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c54:	e853 3f00 	ldrex	r3, [r3]
 8011c58:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011c60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	461a      	mov	r2, r3
 8011c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011c6a:	643b      	str	r3, [r7, #64]	; 0x40
 8011c6c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c6e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011c70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011c72:	e841 2300 	strex	r3, r2, [r1]
 8011c76:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d1e6      	bne.n	8011c4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	3308      	adds	r3, #8
 8011c84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c86:	6a3b      	ldr	r3, [r7, #32]
 8011c88:	e853 3f00 	ldrex	r3, [r3]
 8011c8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8011c8e:	69fa      	ldr	r2, [r7, #28]
 8011c90:	4b1e      	ldr	r3, [pc, #120]	; (8011d0c <UART_EndRxTransfer+0xc8>)
 8011c92:	4013      	ands	r3, r2
 8011c94:	64bb      	str	r3, [r7, #72]	; 0x48
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	3308      	adds	r3, #8
 8011c9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011c9e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011ca0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ca2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011ca4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ca6:	e841 2300 	strex	r3, r2, [r1]
 8011caa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d1e5      	bne.n	8011c7e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011cb6:	2b01      	cmp	r3, #1
 8011cb8:	d118      	bne.n	8011cec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	e853 3f00 	ldrex	r3, [r3]
 8011cc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8011cc8:	68bb      	ldr	r3, [r7, #8]
 8011cca:	f023 0310 	bic.w	r3, r3, #16
 8011cce:	647b      	str	r3, [r7, #68]	; 0x44
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	461a      	mov	r2, r3
 8011cd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011cd8:	61bb      	str	r3, [r7, #24]
 8011cda:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cdc:	6979      	ldr	r1, [r7, #20]
 8011cde:	69ba      	ldr	r2, [r7, #24]
 8011ce0:	e841 2300 	strex	r3, r2, [r1]
 8011ce4:	613b      	str	r3, [r7, #16]
   return(result);
 8011ce6:	693b      	ldr	r3, [r7, #16]
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d1e6      	bne.n	8011cba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2220      	movs	r2, #32
 8011cf0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2200      	movs	r2, #0
 8011cf8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011cfa:	687b      	ldr	r3, [r7, #4]
 8011cfc:	2200      	movs	r2, #0
 8011cfe:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011d00:	bf00      	nop
 8011d02:	3754      	adds	r7, #84	; 0x54
 8011d04:	46bd      	mov	sp, r7
 8011d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d0a:	4770      	bx	lr
 8011d0c:	effffffe 	.word	0xeffffffe

08011d10 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	b090      	sub	sp, #64	; 0x40
 8011d14:	af00      	add	r7, sp, #0
 8011d16:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d1c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	69db      	ldr	r3, [r3, #28]
 8011d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011d26:	d037      	beq.n	8011d98 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8011d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d2a:	2200      	movs	r2, #0
 8011d2c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011d30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	3308      	adds	r3, #8
 8011d36:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d3a:	e853 3f00 	ldrex	r3, [r3]
 8011d3e:	623b      	str	r3, [r7, #32]
   return(result);
 8011d40:	6a3b      	ldr	r3, [r7, #32]
 8011d42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011d46:	63bb      	str	r3, [r7, #56]	; 0x38
 8011d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	3308      	adds	r3, #8
 8011d4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011d50:	633a      	str	r2, [r7, #48]	; 0x30
 8011d52:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011d56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011d58:	e841 2300 	strex	r3, r2, [r1]
 8011d5c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d1e5      	bne.n	8011d30 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d66:	681b      	ldr	r3, [r3, #0]
 8011d68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d6a:	693b      	ldr	r3, [r7, #16]
 8011d6c:	e853 3f00 	ldrex	r3, [r3]
 8011d70:	60fb      	str	r3, [r7, #12]
   return(result);
 8011d72:	68fb      	ldr	r3, [r7, #12]
 8011d74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d78:	637b      	str	r3, [r7, #52]	; 0x34
 8011d7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	461a      	mov	r2, r3
 8011d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d82:	61fb      	str	r3, [r7, #28]
 8011d84:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d86:	69b9      	ldr	r1, [r7, #24]
 8011d88:	69fa      	ldr	r2, [r7, #28]
 8011d8a:	e841 2300 	strex	r3, r2, [r1]
 8011d8e:	617b      	str	r3, [r7, #20]
   return(result);
 8011d90:	697b      	ldr	r3, [r7, #20]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d1e6      	bne.n	8011d64 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011d96:	e002      	b.n	8011d9e <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8011d98:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011d9a:	f7f0 f99b 	bl	80020d4 <HAL_UART_TxCpltCallback>
}
 8011d9e:	bf00      	nop
 8011da0:	3740      	adds	r7, #64	; 0x40
 8011da2:	46bd      	mov	sp, r7
 8011da4:	bd80      	pop	{r7, pc}

08011da6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011da6:	b580      	push	{r7, lr}
 8011da8:	b084      	sub	sp, #16
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011db2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011db4:	68f8      	ldr	r0, [r7, #12]
 8011db6:	f7fe fe9f 	bl	8010af8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011dba:	bf00      	nop
 8011dbc:	3710      	adds	r7, #16
 8011dbe:	46bd      	mov	sp, r7
 8011dc0:	bd80      	pop	{r7, pc}

08011dc2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011dc2:	b580      	push	{r7, lr}
 8011dc4:	b086      	sub	sp, #24
 8011dc6:	af00      	add	r7, sp, #0
 8011dc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011dce:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8011dd0:	697b      	ldr	r3, [r7, #20]
 8011dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011dd6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011dde:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8011de0:	697b      	ldr	r3, [r7, #20]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	689b      	ldr	r3, [r3, #8]
 8011de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011dea:	2b80      	cmp	r3, #128	; 0x80
 8011dec:	d109      	bne.n	8011e02 <UART_DMAError+0x40>
 8011dee:	693b      	ldr	r3, [r7, #16]
 8011df0:	2b21      	cmp	r3, #33	; 0x21
 8011df2:	d106      	bne.n	8011e02 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011df4:	697b      	ldr	r3, [r7, #20]
 8011df6:	2200      	movs	r2, #0
 8011df8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8011dfc:	6978      	ldr	r0, [r7, #20]
 8011dfe:	f7ff fedf 	bl	8011bc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011e02:	697b      	ldr	r3, [r7, #20]
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	689b      	ldr	r3, [r3, #8]
 8011e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011e0c:	2b40      	cmp	r3, #64	; 0x40
 8011e0e:	d109      	bne.n	8011e24 <UART_DMAError+0x62>
 8011e10:	68fb      	ldr	r3, [r7, #12]
 8011e12:	2b22      	cmp	r3, #34	; 0x22
 8011e14:	d106      	bne.n	8011e24 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011e16:	697b      	ldr	r3, [r7, #20]
 8011e18:	2200      	movs	r2, #0
 8011e1a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8011e1e:	6978      	ldr	r0, [r7, #20]
 8011e20:	f7ff ff10 	bl	8011c44 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011e24:	697b      	ldr	r3, [r7, #20]
 8011e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011e2a:	f043 0210 	orr.w	r2, r3, #16
 8011e2e:	697b      	ldr	r3, [r7, #20]
 8011e30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011e34:	6978      	ldr	r0, [r7, #20]
 8011e36:	f7fe fe69 	bl	8010b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011e3a:	bf00      	nop
 8011e3c:	3718      	adds	r7, #24
 8011e3e:	46bd      	mov	sp, r7
 8011e40:	bd80      	pop	{r7, pc}

08011e42 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011e42:	b580      	push	{r7, lr}
 8011e44:	b084      	sub	sp, #16
 8011e46:	af00      	add	r7, sp, #0
 8011e48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	2200      	movs	r2, #0
 8011e54:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	2200      	movs	r2, #0
 8011e5c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011e60:	68f8      	ldr	r0, [r7, #12]
 8011e62:	f7fe fe53 	bl	8010b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011e66:	bf00      	nop
 8011e68:	3710      	adds	r7, #16
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	bd80      	pop	{r7, pc}

08011e6e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011e6e:	b580      	push	{r7, lr}
 8011e70:	b088      	sub	sp, #32
 8011e72:	af00      	add	r7, sp, #0
 8011e74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	e853 3f00 	ldrex	r3, [r3]
 8011e82:	60bb      	str	r3, [r7, #8]
   return(result);
 8011e84:	68bb      	ldr	r3, [r7, #8]
 8011e86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011e8a:	61fb      	str	r3, [r7, #28]
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	461a      	mov	r2, r3
 8011e92:	69fb      	ldr	r3, [r7, #28]
 8011e94:	61bb      	str	r3, [r7, #24]
 8011e96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e98:	6979      	ldr	r1, [r7, #20]
 8011e9a:	69ba      	ldr	r2, [r7, #24]
 8011e9c:	e841 2300 	strex	r3, r2, [r1]
 8011ea0:	613b      	str	r3, [r7, #16]
   return(result);
 8011ea2:	693b      	ldr	r3, [r7, #16]
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d1e6      	bne.n	8011e76 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	2220      	movs	r2, #32
 8011eac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011eb6:	6878      	ldr	r0, [r7, #4]
 8011eb8:	f7f0 f90c 	bl	80020d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011ebc:	bf00      	nop
 8011ebe:	3720      	adds	r7, #32
 8011ec0:	46bd      	mov	sp, r7
 8011ec2:	bd80      	pop	{r7, pc}

08011ec4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b09c      	sub	sp, #112	; 0x70
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011ed2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011edc:	2b22      	cmp	r3, #34	; 0x22
 8011ede:	f040 80be 	bne.w	801205e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011ee8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011eec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8011ef0:	b2d9      	uxtb	r1, r3
 8011ef2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8011ef6:	b2da      	uxtb	r2, r3
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011efc:	400a      	ands	r2, r1
 8011efe:	b2d2      	uxtb	r2, r2
 8011f00:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f06:	1c5a      	adds	r2, r3, #1
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011f12:	b29b      	uxth	r3, r3
 8011f14:	3b01      	subs	r3, #1
 8011f16:	b29a      	uxth	r2, r3
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011f24:	b29b      	uxth	r3, r3
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	f040 80a1 	bne.w	801206e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011f34:	e853 3f00 	ldrex	r3, [r3]
 8011f38:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8011f3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011f3c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011f40:	66bb      	str	r3, [r7, #104]	; 0x68
 8011f42:	687b      	ldr	r3, [r7, #4]
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	461a      	mov	r2, r3
 8011f48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8011f4a:	65bb      	str	r3, [r7, #88]	; 0x58
 8011f4c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011f50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8011f52:	e841 2300 	strex	r3, r2, [r1]
 8011f56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8011f58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d1e6      	bne.n	8011f2c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011f5e:	687b      	ldr	r3, [r7, #4]
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	3308      	adds	r3, #8
 8011f64:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f68:	e853 3f00 	ldrex	r3, [r3]
 8011f6c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f70:	f023 0301 	bic.w	r3, r3, #1
 8011f74:	667b      	str	r3, [r7, #100]	; 0x64
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	3308      	adds	r3, #8
 8011f7c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8011f7e:	647a      	str	r2, [r7, #68]	; 0x44
 8011f80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011f84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011f86:	e841 2300 	strex	r3, r2, [r1]
 8011f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d1e5      	bne.n	8011f5e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	2220      	movs	r2, #32
 8011f96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	4a33      	ldr	r2, [pc, #204]	; (8012078 <UART_RxISR_8BIT+0x1b4>)
 8011fac:	4293      	cmp	r3, r2
 8011fae:	d01f      	beq.n	8011ff0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	685b      	ldr	r3, [r3, #4]
 8011fb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d018      	beq.n	8011ff0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fc6:	e853 3f00 	ldrex	r3, [r3]
 8011fca:	623b      	str	r3, [r7, #32]
   return(result);
 8011fcc:	6a3b      	ldr	r3, [r7, #32]
 8011fce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8011fd2:	663b      	str	r3, [r7, #96]	; 0x60
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	461a      	mov	r2, r3
 8011fda:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011fdc:	633b      	str	r3, [r7, #48]	; 0x30
 8011fde:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fe0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011fe2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011fe4:	e841 2300 	strex	r3, r2, [r1]
 8011fe8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fec:	2b00      	cmp	r3, #0
 8011fee:	d1e6      	bne.n	8011fbe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011ff4:	2b01      	cmp	r3, #1
 8011ff6:	d12e      	bne.n	8012056 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	2200      	movs	r2, #0
 8011ffc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012004:	693b      	ldr	r3, [r7, #16]
 8012006:	e853 3f00 	ldrex	r3, [r3]
 801200a:	60fb      	str	r3, [r7, #12]
   return(result);
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	f023 0310 	bic.w	r3, r3, #16
 8012012:	65fb      	str	r3, [r7, #92]	; 0x5c
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	461a      	mov	r2, r3
 801201a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801201c:	61fb      	str	r3, [r7, #28]
 801201e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012020:	69b9      	ldr	r1, [r7, #24]
 8012022:	69fa      	ldr	r2, [r7, #28]
 8012024:	e841 2300 	strex	r3, r2, [r1]
 8012028:	617b      	str	r3, [r7, #20]
   return(result);
 801202a:	697b      	ldr	r3, [r7, #20]
 801202c:	2b00      	cmp	r3, #0
 801202e:	d1e6      	bne.n	8011ffe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	69db      	ldr	r3, [r3, #28]
 8012036:	f003 0310 	and.w	r3, r3, #16
 801203a:	2b10      	cmp	r3, #16
 801203c:	d103      	bne.n	8012046 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	2210      	movs	r2, #16
 8012044:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801204c:	4619      	mov	r1, r3
 801204e:	6878      	ldr	r0, [r7, #4]
 8012050:	f7fe fd66 	bl	8010b20 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8012054:	e00b      	b.n	801206e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8012056:	6878      	ldr	r0, [r7, #4]
 8012058:	f7ee fb16 	bl	8000688 <HAL_UART_RxCpltCallback>
}
 801205c:	e007      	b.n	801206e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	699a      	ldr	r2, [r3, #24]
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	f042 0208 	orr.w	r2, r2, #8
 801206c:	619a      	str	r2, [r3, #24]
}
 801206e:	bf00      	nop
 8012070:	3770      	adds	r7, #112	; 0x70
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}
 8012076:	bf00      	nop
 8012078:	58000c00 	.word	0x58000c00

0801207c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b09c      	sub	sp, #112	; 0x70
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801208a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012094:	2b22      	cmp	r3, #34	; 0x22
 8012096:	f040 80be 	bne.w	8012216 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	681b      	ldr	r3, [r3, #0]
 801209e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80120a0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80120a8:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80120aa:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80120ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80120b2:	4013      	ands	r3, r2
 80120b4:	b29a      	uxth	r2, r3
 80120b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80120b8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80120be:	1c9a      	adds	r2, r3, #2
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80120ca:	b29b      	uxth	r3, r3
 80120cc:	3b01      	subs	r3, #1
 80120ce:	b29a      	uxth	r2, r3
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80120dc:	b29b      	uxth	r3, r3
 80120de:	2b00      	cmp	r3, #0
 80120e0:	f040 80a1 	bne.w	8012226 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80120ec:	e853 3f00 	ldrex	r3, [r3]
 80120f0:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80120f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80120f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80120f8:	667b      	str	r3, [r7, #100]	; 0x64
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	461a      	mov	r2, r3
 8012100:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012102:	657b      	str	r3, [r7, #84]	; 0x54
 8012104:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012106:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012108:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801210a:	e841 2300 	strex	r3, r2, [r1]
 801210e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8012110:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012112:	2b00      	cmp	r3, #0
 8012114:	d1e6      	bne.n	80120e4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012116:	687b      	ldr	r3, [r7, #4]
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	3308      	adds	r3, #8
 801211c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801211e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012120:	e853 3f00 	ldrex	r3, [r3]
 8012124:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012128:	f023 0301 	bic.w	r3, r3, #1
 801212c:	663b      	str	r3, [r7, #96]	; 0x60
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	3308      	adds	r3, #8
 8012134:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8012136:	643a      	str	r2, [r7, #64]	; 0x40
 8012138:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801213a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801213c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801213e:	e841 2300 	strex	r3, r2, [r1]
 8012142:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012146:	2b00      	cmp	r3, #0
 8012148:	d1e5      	bne.n	8012116 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	2220      	movs	r2, #32
 801214e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	2200      	movs	r2, #0
 8012156:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	2200      	movs	r2, #0
 801215c:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	681b      	ldr	r3, [r3, #0]
 8012162:	4a33      	ldr	r2, [pc, #204]	; (8012230 <UART_RxISR_16BIT+0x1b4>)
 8012164:	4293      	cmp	r3, r2
 8012166:	d01f      	beq.n	80121a8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	685b      	ldr	r3, [r3, #4]
 801216e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012172:	2b00      	cmp	r3, #0
 8012174:	d018      	beq.n	80121a8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801217c:	6a3b      	ldr	r3, [r7, #32]
 801217e:	e853 3f00 	ldrex	r3, [r3]
 8012182:	61fb      	str	r3, [r7, #28]
   return(result);
 8012184:	69fb      	ldr	r3, [r7, #28]
 8012186:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801218a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	461a      	mov	r2, r3
 8012192:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012194:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012196:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801219a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801219c:	e841 2300 	strex	r3, r2, [r1]
 80121a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80121a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d1e6      	bne.n	8012176 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80121ac:	2b01      	cmp	r3, #1
 80121ae:	d12e      	bne.n	801220e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	2200      	movs	r2, #0
 80121b4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	681b      	ldr	r3, [r3, #0]
 80121ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	e853 3f00 	ldrex	r3, [r3]
 80121c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	f023 0310 	bic.w	r3, r3, #16
 80121ca:	65bb      	str	r3, [r7, #88]	; 0x58
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	461a      	mov	r2, r3
 80121d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80121d4:	61bb      	str	r3, [r7, #24]
 80121d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80121d8:	6979      	ldr	r1, [r7, #20]
 80121da:	69ba      	ldr	r2, [r7, #24]
 80121dc:	e841 2300 	strex	r3, r2, [r1]
 80121e0:	613b      	str	r3, [r7, #16]
   return(result);
 80121e2:	693b      	ldr	r3, [r7, #16]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d1e6      	bne.n	80121b6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	69db      	ldr	r3, [r3, #28]
 80121ee:	f003 0310 	and.w	r3, r3, #16
 80121f2:	2b10      	cmp	r3, #16
 80121f4:	d103      	bne.n	80121fe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	2210      	movs	r2, #16
 80121fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8012204:	4619      	mov	r1, r3
 8012206:	6878      	ldr	r0, [r7, #4]
 8012208:	f7fe fc8a 	bl	8010b20 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801220c:	e00b      	b.n	8012226 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801220e:	6878      	ldr	r0, [r7, #4]
 8012210:	f7ee fa3a 	bl	8000688 <HAL_UART_RxCpltCallback>
}
 8012214:	e007      	b.n	8012226 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	699a      	ldr	r2, [r3, #24]
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	f042 0208 	orr.w	r2, r2, #8
 8012224:	619a      	str	r2, [r3, #24]
}
 8012226:	bf00      	nop
 8012228:	3770      	adds	r7, #112	; 0x70
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}
 801222e:	bf00      	nop
 8012230:	58000c00 	.word	0x58000c00

08012234 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8012234:	b580      	push	{r7, lr}
 8012236:	b0ac      	sub	sp, #176	; 0xb0
 8012238:	af00      	add	r7, sp, #0
 801223a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012242:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	69db      	ldr	r3, [r3, #28]
 801224c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	681b      	ldr	r3, [r3, #0]
 8012256:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	689b      	ldr	r3, [r3, #8]
 8012260:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801226a:	2b22      	cmp	r3, #34	; 0x22
 801226c:	f040 8180 	bne.w	8012570 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8012276:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801227a:	e123      	b.n	80124c4 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012282:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8012286:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 801228a:	b2d9      	uxtb	r1, r3
 801228c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8012290:	b2da      	uxtb	r2, r3
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012296:	400a      	ands	r2, r1
 8012298:	b2d2      	uxtb	r2, r2
 801229a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80122a0:	1c5a      	adds	r2, r3, #1
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80122ac:	b29b      	uxth	r3, r3
 80122ae:	3b01      	subs	r3, #1
 80122b0:	b29a      	uxth	r2, r3
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	681b      	ldr	r3, [r3, #0]
 80122bc:	69db      	ldr	r3, [r3, #28]
 80122be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80122c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80122c6:	f003 0307 	and.w	r3, r3, #7
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d053      	beq.n	8012376 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80122ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80122d2:	f003 0301 	and.w	r3, r3, #1
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d011      	beq.n	80122fe <UART_RxISR_8BIT_FIFOEN+0xca>
 80122da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80122de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d00b      	beq.n	80122fe <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	2201      	movs	r2, #1
 80122ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80122f4:	f043 0201 	orr.w	r2, r3, #1
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80122fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012302:	f003 0302 	and.w	r3, r3, #2
 8012306:	2b00      	cmp	r3, #0
 8012308:	d011      	beq.n	801232e <UART_RxISR_8BIT_FIFOEN+0xfa>
 801230a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801230e:	f003 0301 	and.w	r3, r3, #1
 8012312:	2b00      	cmp	r3, #0
 8012314:	d00b      	beq.n	801232e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	2202      	movs	r2, #2
 801231c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012324:	f043 0204 	orr.w	r2, r3, #4
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801232e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012332:	f003 0304 	and.w	r3, r3, #4
 8012336:	2b00      	cmp	r3, #0
 8012338:	d011      	beq.n	801235e <UART_RxISR_8BIT_FIFOEN+0x12a>
 801233a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 801233e:	f003 0301 	and.w	r3, r3, #1
 8012342:	2b00      	cmp	r3, #0
 8012344:	d00b      	beq.n	801235e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	2204      	movs	r2, #4
 801234c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012354:	f043 0202 	orr.w	r2, r3, #2
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012364:	2b00      	cmp	r3, #0
 8012366:	d006      	beq.n	8012376 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8012368:	6878      	ldr	r0, [r7, #4]
 801236a:	f7fe fbcf 	bl	8010b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	2200      	movs	r2, #0
 8012372:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801237c:	b29b      	uxth	r3, r3
 801237e:	2b00      	cmp	r3, #0
 8012380:	f040 80a0 	bne.w	80124c4 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801238a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801238c:	e853 3f00 	ldrex	r3, [r3]
 8012390:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 8012392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012394:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012398:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	461a      	mov	r2, r3
 80123a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80123a6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80123a8:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123aa:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80123ac:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80123ae:	e841 2300 	strex	r3, r2, [r1]
 80123b2:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 80123b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d1e4      	bne.n	8012384 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	3308      	adds	r3, #8
 80123c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80123c4:	e853 3f00 	ldrex	r3, [r3]
 80123c8:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80123ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80123cc:	4b6e      	ldr	r3, [pc, #440]	; (8012588 <UART_RxISR_8BIT_FIFOEN+0x354>)
 80123ce:	4013      	ands	r3, r2
 80123d0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	3308      	adds	r3, #8
 80123da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80123de:	66ba      	str	r2, [r7, #104]	; 0x68
 80123e0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123e2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80123e4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80123e6:	e841 2300 	strex	r3, r2, [r1]
 80123ea:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80123ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d1e3      	bne.n	80123ba <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	2220      	movs	r2, #32
 80123f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	2200      	movs	r2, #0
 80123fe:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	2200      	movs	r2, #0
 8012404:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	4a60      	ldr	r2, [pc, #384]	; (801258c <UART_RxISR_8BIT_FIFOEN+0x358>)
 801240c:	4293      	cmp	r3, r2
 801240e:	d021      	beq.n	8012454 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	685b      	ldr	r3, [r3, #4]
 8012416:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801241a:	2b00      	cmp	r3, #0
 801241c:	d01a      	beq.n	8012454 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012424:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012426:	e853 3f00 	ldrex	r3, [r3]
 801242a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 801242c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801242e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012432:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	681b      	ldr	r3, [r3, #0]
 801243a:	461a      	mov	r2, r3
 801243c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8012440:	657b      	str	r3, [r7, #84]	; 0x54
 8012442:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012444:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012446:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8012448:	e841 2300 	strex	r3, r2, [r1]
 801244c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801244e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012450:	2b00      	cmp	r3, #0
 8012452:	d1e4      	bne.n	801241e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012458:	2b01      	cmp	r3, #1
 801245a:	d130      	bne.n	80124be <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	2200      	movs	r2, #0
 8012460:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801246a:	e853 3f00 	ldrex	r3, [r3]
 801246e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012472:	f023 0310 	bic.w	r3, r3, #16
 8012476:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	681b      	ldr	r3, [r3, #0]
 801247e:	461a      	mov	r2, r3
 8012480:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8012484:	643b      	str	r3, [r7, #64]	; 0x40
 8012486:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012488:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801248a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801248c:	e841 2300 	strex	r3, r2, [r1]
 8012490:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012494:	2b00      	cmp	r3, #0
 8012496:	d1e4      	bne.n	8012462 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	69db      	ldr	r3, [r3, #28]
 801249e:	f003 0310 	and.w	r3, r3, #16
 80124a2:	2b10      	cmp	r3, #16
 80124a4:	d103      	bne.n	80124ae <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	2210      	movs	r2, #16
 80124ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80124b4:	4619      	mov	r1, r3
 80124b6:	6878      	ldr	r0, [r7, #4]
 80124b8:	f7fe fb32 	bl	8010b20 <HAL_UARTEx_RxEventCallback>
 80124bc:	e002      	b.n	80124c4 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80124be:	6878      	ldr	r0, [r7, #4]
 80124c0:	f7ee f8e2 	bl	8000688 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80124c4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d006      	beq.n	80124da <UART_RxISR_8BIT_FIFOEN+0x2a6>
 80124cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80124d0:	f003 0320 	and.w	r3, r3, #32
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	f47f aed1 	bne.w	801227c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80124e0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80124e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d049      	beq.n	8012580 <UART_RxISR_8BIT_FIFOEN+0x34c>
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80124f2:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 80124f6:	429a      	cmp	r2, r3
 80124f8:	d242      	bcs.n	8012580 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	3308      	adds	r3, #8
 8012500:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012502:	6a3b      	ldr	r3, [r7, #32]
 8012504:	e853 3f00 	ldrex	r3, [r3]
 8012508:	61fb      	str	r3, [r7, #28]
   return(result);
 801250a:	69fb      	ldr	r3, [r7, #28]
 801250c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012510:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	3308      	adds	r3, #8
 801251a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801251e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012520:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012522:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012524:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012526:	e841 2300 	strex	r3, r2, [r1]
 801252a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801252c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801252e:	2b00      	cmp	r3, #0
 8012530:	d1e3      	bne.n	80124fa <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	4a16      	ldr	r2, [pc, #88]	; (8012590 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8012536:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	e853 3f00 	ldrex	r3, [r3]
 8012544:	60bb      	str	r3, [r7, #8]
   return(result);
 8012546:	68bb      	ldr	r3, [r7, #8]
 8012548:	f043 0320 	orr.w	r3, r3, #32
 801254c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	461a      	mov	r2, r3
 8012556:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801255a:	61bb      	str	r3, [r7, #24]
 801255c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801255e:	6979      	ldr	r1, [r7, #20]
 8012560:	69ba      	ldr	r2, [r7, #24]
 8012562:	e841 2300 	strex	r3, r2, [r1]
 8012566:	613b      	str	r3, [r7, #16]
   return(result);
 8012568:	693b      	ldr	r3, [r7, #16]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d1e4      	bne.n	8012538 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801256e:	e007      	b.n	8012580 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	699a      	ldr	r2, [r3, #24]
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	f042 0208 	orr.w	r2, r2, #8
 801257e:	619a      	str	r2, [r3, #24]
}
 8012580:	bf00      	nop
 8012582:	37b0      	adds	r7, #176	; 0xb0
 8012584:	46bd      	mov	sp, r7
 8012586:	bd80      	pop	{r7, pc}
 8012588:	effffffe 	.word	0xeffffffe
 801258c:	58000c00 	.word	0x58000c00
 8012590:	08011ec5 	.word	0x08011ec5

08012594 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8012594:	b580      	push	{r7, lr}
 8012596:	b0ae      	sub	sp, #184	; 0xb8
 8012598:	af00      	add	r7, sp, #0
 801259a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801259c:	687b      	ldr	r3, [r7, #4]
 801259e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80125a2:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	69db      	ldr	r3, [r3, #28]
 80125ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	681b      	ldr	r3, [r3, #0]
 80125be:	689b      	ldr	r3, [r3, #8]
 80125c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80125ca:	2b22      	cmp	r3, #34	; 0x22
 80125cc:	f040 8184 	bne.w	80128d8 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80125d6:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80125da:	e127      	b.n	801282c <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80125e2:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80125ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80125ee:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80125f2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 80125f6:	4013      	ands	r3, r2
 80125f8:	b29a      	uxth	r2, r3
 80125fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80125fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012604:	1c9a      	adds	r2, r3, #2
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012610:	b29b      	uxth	r3, r3
 8012612:	3b01      	subs	r3, #1
 8012614:	b29a      	uxth	r2, r3
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	69db      	ldr	r3, [r3, #28]
 8012622:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8012626:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801262a:	f003 0307 	and.w	r3, r3, #7
 801262e:	2b00      	cmp	r3, #0
 8012630:	d053      	beq.n	80126da <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012632:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012636:	f003 0301 	and.w	r3, r3, #1
 801263a:	2b00      	cmp	r3, #0
 801263c:	d011      	beq.n	8012662 <UART_RxISR_16BIT_FIFOEN+0xce>
 801263e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8012642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012646:	2b00      	cmp	r3, #0
 8012648:	d00b      	beq.n	8012662 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	2201      	movs	r2, #1
 8012650:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012658:	f043 0201 	orr.w	r2, r3, #1
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012662:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012666:	f003 0302 	and.w	r3, r3, #2
 801266a:	2b00      	cmp	r3, #0
 801266c:	d011      	beq.n	8012692 <UART_RxISR_16BIT_FIFOEN+0xfe>
 801266e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012672:	f003 0301 	and.w	r3, r3, #1
 8012676:	2b00      	cmp	r3, #0
 8012678:	d00b      	beq.n	8012692 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	681b      	ldr	r3, [r3, #0]
 801267e:	2202      	movs	r2, #2
 8012680:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012688:	f043 0204 	orr.w	r2, r3, #4
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012692:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012696:	f003 0304 	and.w	r3, r3, #4
 801269a:	2b00      	cmp	r3, #0
 801269c:	d011      	beq.n	80126c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 801269e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80126a2:	f003 0301 	and.w	r3, r3, #1
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d00b      	beq.n	80126c2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	2204      	movs	r2, #4
 80126b0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80126b8:	f043 0202 	orr.w	r2, r3, #2
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d006      	beq.n	80126da <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80126cc:	6878      	ldr	r0, [r7, #4]
 80126ce:	f7fe fa1d 	bl	8010b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	2200      	movs	r2, #0
 80126d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80126e0:	b29b      	uxth	r3, r3
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	f040 80a2 	bne.w	801282c <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80126ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80126f0:	e853 3f00 	ldrex	r3, [r3]
 80126f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80126f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80126f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80126fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	461a      	mov	r2, r3
 8012706:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801270a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801270e:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012710:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8012712:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8012716:	e841 2300 	strex	r3, r2, [r1]
 801271a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801271c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801271e:	2b00      	cmp	r3, #0
 8012720:	d1e2      	bne.n	80126e8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	3308      	adds	r3, #8
 8012728:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801272a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801272c:	e853 3f00 	ldrex	r3, [r3]
 8012730:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8012732:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8012734:	4b6e      	ldr	r3, [pc, #440]	; (80128f0 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8012736:	4013      	ands	r3, r2
 8012738:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	3308      	adds	r3, #8
 8012742:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8012746:	66fa      	str	r2, [r7, #108]	; 0x6c
 8012748:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801274a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801274c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801274e:	e841 2300 	strex	r3, r2, [r1]
 8012752:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8012754:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012756:	2b00      	cmp	r3, #0
 8012758:	d1e3      	bne.n	8012722 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	2220      	movs	r2, #32
 801275e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	2200      	movs	r2, #0
 8012766:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	2200      	movs	r2, #0
 801276c:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	4a60      	ldr	r2, [pc, #384]	; (80128f4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8012774:	4293      	cmp	r3, r2
 8012776:	d021      	beq.n	80127bc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	685b      	ldr	r3, [r3, #4]
 801277e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012782:	2b00      	cmp	r3, #0
 8012784:	d01a      	beq.n	80127bc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	681b      	ldr	r3, [r3, #0]
 801278a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801278c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801278e:	e853 3f00 	ldrex	r3, [r3]
 8012792:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8012794:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012796:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801279a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	681b      	ldr	r3, [r3, #0]
 80127a2:	461a      	mov	r2, r3
 80127a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80127a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80127aa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80127ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80127b0:	e841 2300 	strex	r3, r2, [r1]
 80127b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80127b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d1e4      	bne.n	8012786 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80127c0:	2b01      	cmp	r3, #1
 80127c2:	d130      	bne.n	8012826 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	2200      	movs	r2, #0
 80127c8:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80127ca:	687b      	ldr	r3, [r7, #4]
 80127cc:	681b      	ldr	r3, [r3, #0]
 80127ce:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80127d2:	e853 3f00 	ldrex	r3, [r3]
 80127d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80127d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80127da:	f023 0310 	bic.w	r3, r3, #16
 80127de:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	681b      	ldr	r3, [r3, #0]
 80127e6:	461a      	mov	r2, r3
 80127e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80127ec:	647b      	str	r3, [r7, #68]	; 0x44
 80127ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80127f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80127f4:	e841 2300 	strex	r3, r2, [r1]
 80127f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80127fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d1e4      	bne.n	80127ca <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	69db      	ldr	r3, [r3, #28]
 8012806:	f003 0310 	and.w	r3, r3, #16
 801280a:	2b10      	cmp	r3, #16
 801280c:	d103      	bne.n	8012816 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	2210      	movs	r2, #16
 8012814:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801281c:	4619      	mov	r1, r3
 801281e:	6878      	ldr	r0, [r7, #4]
 8012820:	f7fe f97e 	bl	8010b20 <HAL_UARTEx_RxEventCallback>
 8012824:	e002      	b.n	801282c <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8012826:	6878      	ldr	r0, [r7, #4]
 8012828:	f7ed ff2e 	bl	8000688 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801282c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8012830:	2b00      	cmp	r3, #0
 8012832:	d006      	beq.n	8012842 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8012834:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8012838:	f003 0320 	and.w	r3, r3, #32
 801283c:	2b00      	cmp	r3, #0
 801283e:	f47f aecd 	bne.w	80125dc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8012848:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801284c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8012850:	2b00      	cmp	r3, #0
 8012852:	d049      	beq.n	80128e8 <UART_RxISR_16BIT_FIFOEN+0x354>
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801285a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 801285e:	429a      	cmp	r2, r3
 8012860:	d242      	bcs.n	80128e8 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	3308      	adds	r3, #8
 8012868:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801286c:	e853 3f00 	ldrex	r3, [r3]
 8012870:	623b      	str	r3, [r7, #32]
   return(result);
 8012872:	6a3b      	ldr	r3, [r7, #32]
 8012874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012878:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	3308      	adds	r3, #8
 8012882:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8012886:	633a      	str	r2, [r7, #48]	; 0x30
 8012888:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801288a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801288c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801288e:	e841 2300 	strex	r3, r2, [r1]
 8012892:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8012894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012896:	2b00      	cmp	r3, #0
 8012898:	d1e3      	bne.n	8012862 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	4a16      	ldr	r2, [pc, #88]	; (80128f8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 801289e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128a6:	693b      	ldr	r3, [r7, #16]
 80128a8:	e853 3f00 	ldrex	r3, [r3]
 80128ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	f043 0320 	orr.w	r3, r3, #32
 80128b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	461a      	mov	r2, r3
 80128be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80128c2:	61fb      	str	r3, [r7, #28]
 80128c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128c6:	69b9      	ldr	r1, [r7, #24]
 80128c8:	69fa      	ldr	r2, [r7, #28]
 80128ca:	e841 2300 	strex	r3, r2, [r1]
 80128ce:	617b      	str	r3, [r7, #20]
   return(result);
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d1e4      	bne.n	80128a0 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80128d6:	e007      	b.n	80128e8 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	699a      	ldr	r2, [r3, #24]
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	f042 0208 	orr.w	r2, r2, #8
 80128e6:	619a      	str	r2, [r3, #24]
}
 80128e8:	bf00      	nop
 80128ea:	37b8      	adds	r7, #184	; 0xb8
 80128ec:	46bd      	mov	sp, r7
 80128ee:	bd80      	pop	{r7, pc}
 80128f0:	effffffe 	.word	0xeffffffe
 80128f4:	58000c00 	.word	0x58000c00
 80128f8:	0801207d 	.word	0x0801207d

080128fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80128fc:	b480      	push	{r7}
 80128fe:	b083      	sub	sp, #12
 8012900:	af00      	add	r7, sp, #0
 8012902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012904:	bf00      	nop
 8012906:	370c      	adds	r7, #12
 8012908:	46bd      	mov	sp, r7
 801290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290e:	4770      	bx	lr

08012910 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8012910:	b480      	push	{r7}
 8012912:	b083      	sub	sp, #12
 8012914:	af00      	add	r7, sp, #0
 8012916:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8012918:	bf00      	nop
 801291a:	370c      	adds	r7, #12
 801291c:	46bd      	mov	sp, r7
 801291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012922:	4770      	bx	lr

08012924 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8012924:	b480      	push	{r7}
 8012926:	b083      	sub	sp, #12
 8012928:	af00      	add	r7, sp, #0
 801292a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801292c:	bf00      	nop
 801292e:	370c      	adds	r7, #12
 8012930:	46bd      	mov	sp, r7
 8012932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012936:	4770      	bx	lr

08012938 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8012938:	b480      	push	{r7}
 801293a:	b089      	sub	sp, #36	; 0x24
 801293c:	af00      	add	r7, sp, #0
 801293e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012946:	2b01      	cmp	r3, #1
 8012948:	d101      	bne.n	801294e <HAL_UARTEx_EnableStopMode+0x16>
 801294a:	2302      	movs	r3, #2
 801294c:	e021      	b.n	8012992 <HAL_UARTEx_EnableStopMode+0x5a>
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	2201      	movs	r2, #1
 8012952:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	e853 3f00 	ldrex	r3, [r3]
 8012962:	60bb      	str	r3, [r7, #8]
   return(result);
 8012964:	68bb      	ldr	r3, [r7, #8]
 8012966:	f043 0302 	orr.w	r3, r3, #2
 801296a:	61fb      	str	r3, [r7, #28]
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	461a      	mov	r2, r3
 8012972:	69fb      	ldr	r3, [r7, #28]
 8012974:	61bb      	str	r3, [r7, #24]
 8012976:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012978:	6979      	ldr	r1, [r7, #20]
 801297a:	69ba      	ldr	r2, [r7, #24]
 801297c:	e841 2300 	strex	r3, r2, [r1]
 8012980:	613b      	str	r3, [r7, #16]
   return(result);
 8012982:	693b      	ldr	r3, [r7, #16]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d1e6      	bne.n	8012956 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	2200      	movs	r2, #0
 801298c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012990:	2300      	movs	r3, #0
}
 8012992:	4618      	mov	r0, r3
 8012994:	3724      	adds	r7, #36	; 0x24
 8012996:	46bd      	mov	sp, r7
 8012998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801299c:	4770      	bx	lr

0801299e <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 801299e:	b580      	push	{r7, lr}
 80129a0:	b084      	sub	sp, #16
 80129a2:	af00      	add	r7, sp, #0
 80129a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80129a6:	687b      	ldr	r3, [r7, #4]
 80129a8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80129ac:	2b01      	cmp	r3, #1
 80129ae:	d101      	bne.n	80129b4 <HAL_UARTEx_EnableFifoMode+0x16>
 80129b0:	2302      	movs	r3, #2
 80129b2:	e02b      	b.n	8012a0c <HAL_UARTEx_EnableFifoMode+0x6e>
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2201      	movs	r2, #1
 80129b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	2224      	movs	r2, #36	; 0x24
 80129c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	681a      	ldr	r2, [r3, #0]
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	f022 0201 	bic.w	r2, r2, #1
 80129da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80129e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80129ea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	68fa      	ldr	r2, [r7, #12]
 80129f2:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80129f4:	6878      	ldr	r0, [r7, #4]
 80129f6:	f000 f8c3 	bl	8012b80 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	2220      	movs	r2, #32
 80129fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	2200      	movs	r2, #0
 8012a06:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012a0a:	2300      	movs	r3, #0
}
 8012a0c:	4618      	mov	r0, r3
 8012a0e:	3710      	adds	r7, #16
 8012a10:	46bd      	mov	sp, r7
 8012a12:	bd80      	pop	{r7, pc}

08012a14 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012a14:	b480      	push	{r7}
 8012a16:	b085      	sub	sp, #20
 8012a18:	af00      	add	r7, sp, #0
 8012a1a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012a22:	2b01      	cmp	r3, #1
 8012a24:	d101      	bne.n	8012a2a <HAL_UARTEx_DisableFifoMode+0x16>
 8012a26:	2302      	movs	r3, #2
 8012a28:	e027      	b.n	8012a7a <HAL_UARTEx_DisableFifoMode+0x66>
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	2201      	movs	r2, #1
 8012a2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	2224      	movs	r2, #36	; 0x24
 8012a36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012a3a:	687b      	ldr	r3, [r7, #4]
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	681a      	ldr	r2, [r3, #0]
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	f022 0201 	bic.w	r2, r2, #1
 8012a50:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8012a58:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	2200      	movs	r2, #0
 8012a5e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	681b      	ldr	r3, [r3, #0]
 8012a64:	68fa      	ldr	r2, [r7, #12]
 8012a66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	2220      	movs	r2, #32
 8012a6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	2200      	movs	r2, #0
 8012a74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012a78:	2300      	movs	r3, #0
}
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	3714      	adds	r7, #20
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a84:	4770      	bx	lr

08012a86 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012a86:	b580      	push	{r7, lr}
 8012a88:	b084      	sub	sp, #16
 8012a8a:	af00      	add	r7, sp, #0
 8012a8c:	6078      	str	r0, [r7, #4]
 8012a8e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012a96:	2b01      	cmp	r3, #1
 8012a98:	d101      	bne.n	8012a9e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012a9a:	2302      	movs	r3, #2
 8012a9c:	e02d      	b.n	8012afa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	2201      	movs	r2, #1
 8012aa2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	2224      	movs	r2, #36	; 0x24
 8012aaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	681a      	ldr	r2, [r3, #0]
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	f022 0201 	bic.w	r2, r2, #1
 8012ac4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	689b      	ldr	r3, [r3, #8]
 8012acc:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	681b      	ldr	r3, [r3, #0]
 8012ad4:	683a      	ldr	r2, [r7, #0]
 8012ad6:	430a      	orrs	r2, r1
 8012ad8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012ada:	6878      	ldr	r0, [r7, #4]
 8012adc:	f000 f850 	bl	8012b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	68fa      	ldr	r2, [r7, #12]
 8012ae6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	2220      	movs	r2, #32
 8012aec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	2200      	movs	r2, #0
 8012af4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012af8:	2300      	movs	r3, #0
}
 8012afa:	4618      	mov	r0, r3
 8012afc:	3710      	adds	r7, #16
 8012afe:	46bd      	mov	sp, r7
 8012b00:	bd80      	pop	{r7, pc}

08012b02 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012b02:	b580      	push	{r7, lr}
 8012b04:	b084      	sub	sp, #16
 8012b06:	af00      	add	r7, sp, #0
 8012b08:	6078      	str	r0, [r7, #4]
 8012b0a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012b12:	2b01      	cmp	r3, #1
 8012b14:	d101      	bne.n	8012b1a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012b16:	2302      	movs	r3, #2
 8012b18:	e02d      	b.n	8012b76 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	2201      	movs	r2, #1
 8012b1e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2224      	movs	r2, #36	; 0x24
 8012b26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	681a      	ldr	r2, [r3, #0]
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	f022 0201 	bic.w	r2, r2, #1
 8012b40:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	689b      	ldr	r3, [r3, #8]
 8012b48:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	683a      	ldr	r2, [r7, #0]
 8012b52:	430a      	orrs	r2, r1
 8012b54:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012b56:	6878      	ldr	r0, [r7, #4]
 8012b58:	f000 f812 	bl	8012b80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	68fa      	ldr	r2, [r7, #12]
 8012b62:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	2220      	movs	r2, #32
 8012b68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2200      	movs	r2, #0
 8012b70:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012b74:	2300      	movs	r3, #0
}
 8012b76:	4618      	mov	r0, r3
 8012b78:	3710      	adds	r7, #16
 8012b7a:	46bd      	mov	sp, r7
 8012b7c:	bd80      	pop	{r7, pc}
	...

08012b80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012b80:	b480      	push	{r7}
 8012b82:	b085      	sub	sp, #20
 8012b84:	af00      	add	r7, sp, #0
 8012b86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d108      	bne.n	8012ba2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	2201      	movs	r2, #1
 8012b94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	2201      	movs	r2, #1
 8012b9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012ba0:	e031      	b.n	8012c06 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012ba2:	2310      	movs	r3, #16
 8012ba4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012ba6:	2310      	movs	r3, #16
 8012ba8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012baa:	687b      	ldr	r3, [r7, #4]
 8012bac:	681b      	ldr	r3, [r3, #0]
 8012bae:	689b      	ldr	r3, [r3, #8]
 8012bb0:	0e5b      	lsrs	r3, r3, #25
 8012bb2:	b2db      	uxtb	r3, r3
 8012bb4:	f003 0307 	and.w	r3, r3, #7
 8012bb8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	689b      	ldr	r3, [r3, #8]
 8012bc0:	0f5b      	lsrs	r3, r3, #29
 8012bc2:	b2db      	uxtb	r3, r3
 8012bc4:	f003 0307 	and.w	r3, r3, #7
 8012bc8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012bca:	7bbb      	ldrb	r3, [r7, #14]
 8012bcc:	7b3a      	ldrb	r2, [r7, #12]
 8012bce:	4911      	ldr	r1, [pc, #68]	; (8012c14 <UARTEx_SetNbDataToProcess+0x94>)
 8012bd0:	5c8a      	ldrb	r2, [r1, r2]
 8012bd2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012bd6:	7b3a      	ldrb	r2, [r7, #12]
 8012bd8:	490f      	ldr	r1, [pc, #60]	; (8012c18 <UARTEx_SetNbDataToProcess+0x98>)
 8012bda:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012bdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8012be0:	b29a      	uxth	r2, r3
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012be8:	7bfb      	ldrb	r3, [r7, #15]
 8012bea:	7b7a      	ldrb	r2, [r7, #13]
 8012bec:	4909      	ldr	r1, [pc, #36]	; (8012c14 <UARTEx_SetNbDataToProcess+0x94>)
 8012bee:	5c8a      	ldrb	r2, [r1, r2]
 8012bf0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012bf4:	7b7a      	ldrb	r2, [r7, #13]
 8012bf6:	4908      	ldr	r1, [pc, #32]	; (8012c18 <UARTEx_SetNbDataToProcess+0x98>)
 8012bf8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012bfa:	fb93 f3f2 	sdiv	r3, r3, r2
 8012bfe:	b29a      	uxth	r2, r3
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012c06:	bf00      	nop
 8012c08:	3714      	adds	r7, #20
 8012c0a:	46bd      	mov	sp, r7
 8012c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c10:	4770      	bx	lr
 8012c12:	bf00      	nop
 8012c14:	08017560 	.word	0x08017560
 8012c18:	08017568 	.word	0x08017568

08012c1c <__NVIC_SetPriority>:
{
 8012c1c:	b480      	push	{r7}
 8012c1e:	b083      	sub	sp, #12
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	4603      	mov	r3, r0
 8012c24:	6039      	str	r1, [r7, #0]
 8012c26:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012c28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	db0a      	blt.n	8012c46 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012c30:	683b      	ldr	r3, [r7, #0]
 8012c32:	b2da      	uxtb	r2, r3
 8012c34:	490c      	ldr	r1, [pc, #48]	; (8012c68 <__NVIC_SetPriority+0x4c>)
 8012c36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012c3a:	0112      	lsls	r2, r2, #4
 8012c3c:	b2d2      	uxtb	r2, r2
 8012c3e:	440b      	add	r3, r1
 8012c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8012c44:	e00a      	b.n	8012c5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012c46:	683b      	ldr	r3, [r7, #0]
 8012c48:	b2da      	uxtb	r2, r3
 8012c4a:	4908      	ldr	r1, [pc, #32]	; (8012c6c <__NVIC_SetPriority+0x50>)
 8012c4c:	88fb      	ldrh	r3, [r7, #6]
 8012c4e:	f003 030f 	and.w	r3, r3, #15
 8012c52:	3b04      	subs	r3, #4
 8012c54:	0112      	lsls	r2, r2, #4
 8012c56:	b2d2      	uxtb	r2, r2
 8012c58:	440b      	add	r3, r1
 8012c5a:	761a      	strb	r2, [r3, #24]
}
 8012c5c:	bf00      	nop
 8012c5e:	370c      	adds	r7, #12
 8012c60:	46bd      	mov	sp, r7
 8012c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c66:	4770      	bx	lr
 8012c68:	e000e100 	.word	0xe000e100
 8012c6c:	e000ed00 	.word	0xe000ed00

08012c70 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012c70:	b580      	push	{r7, lr}
 8012c72:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012c74:	4b05      	ldr	r3, [pc, #20]	; (8012c8c <SysTick_Handler+0x1c>)
 8012c76:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8012c78:	f002 fc92 	bl	80155a0 <xTaskGetSchedulerState>
 8012c7c:	4603      	mov	r3, r0
 8012c7e:	2b01      	cmp	r3, #1
 8012c80:	d001      	beq.n	8012c86 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012c82:	f003 fab1 	bl	80161e8 <xPortSysTickHandler>
  }
}
 8012c86:	bf00      	nop
 8012c88:	bd80      	pop	{r7, pc}
 8012c8a:	bf00      	nop
 8012c8c:	e000e010 	.word	0xe000e010

08012c90 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012c90:	b580      	push	{r7, lr}
 8012c92:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012c94:	2100      	movs	r1, #0
 8012c96:	f06f 0004 	mvn.w	r0, #4
 8012c9a:	f7ff ffbf 	bl	8012c1c <__NVIC_SetPriority>
#endif
}
 8012c9e:	bf00      	nop
 8012ca0:	bd80      	pop	{r7, pc}
	...

08012ca4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012ca4:	b480      	push	{r7}
 8012ca6:	b083      	sub	sp, #12
 8012ca8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012caa:	f3ef 8305 	mrs	r3, IPSR
 8012cae:	603b      	str	r3, [r7, #0]
  return(result);
 8012cb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d003      	beq.n	8012cbe <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8012cb6:	f06f 0305 	mvn.w	r3, #5
 8012cba:	607b      	str	r3, [r7, #4]
 8012cbc:	e00c      	b.n	8012cd8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012cbe:	4b0a      	ldr	r3, [pc, #40]	; (8012ce8 <osKernelInitialize+0x44>)
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d105      	bne.n	8012cd2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8012cc6:	4b08      	ldr	r3, [pc, #32]	; (8012ce8 <osKernelInitialize+0x44>)
 8012cc8:	2201      	movs	r2, #1
 8012cca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012ccc:	2300      	movs	r3, #0
 8012cce:	607b      	str	r3, [r7, #4]
 8012cd0:	e002      	b.n	8012cd8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012cd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012cd6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012cd8:	687b      	ldr	r3, [r7, #4]
}
 8012cda:	4618      	mov	r0, r3
 8012cdc:	370c      	adds	r7, #12
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce4:	4770      	bx	lr
 8012ce6:	bf00      	nop
 8012ce8:	24001110 	.word	0x24001110

08012cec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012cec:	b580      	push	{r7, lr}
 8012cee:	b082      	sub	sp, #8
 8012cf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012cf2:	f3ef 8305 	mrs	r3, IPSR
 8012cf6:	603b      	str	r3, [r7, #0]
  return(result);
 8012cf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d003      	beq.n	8012d06 <osKernelStart+0x1a>
    stat = osErrorISR;
 8012cfe:	f06f 0305 	mvn.w	r3, #5
 8012d02:	607b      	str	r3, [r7, #4]
 8012d04:	e010      	b.n	8012d28 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8012d06:	4b0b      	ldr	r3, [pc, #44]	; (8012d34 <osKernelStart+0x48>)
 8012d08:	681b      	ldr	r3, [r3, #0]
 8012d0a:	2b01      	cmp	r3, #1
 8012d0c:	d109      	bne.n	8012d22 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012d0e:	f7ff ffbf 	bl	8012c90 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012d12:	4b08      	ldr	r3, [pc, #32]	; (8012d34 <osKernelStart+0x48>)
 8012d14:	2202      	movs	r2, #2
 8012d16:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012d18:	f001 ff54 	bl	8014bc4 <vTaskStartScheduler>
      stat = osOK;
 8012d1c:	2300      	movs	r3, #0
 8012d1e:	607b      	str	r3, [r7, #4]
 8012d20:	e002      	b.n	8012d28 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012d22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012d26:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012d28:	687b      	ldr	r3, [r7, #4]
}
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	3708      	adds	r7, #8
 8012d2e:	46bd      	mov	sp, r7
 8012d30:	bd80      	pop	{r7, pc}
 8012d32:	bf00      	nop
 8012d34:	24001110 	.word	0x24001110

08012d38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8012d38:	b580      	push	{r7, lr}
 8012d3a:	b08e      	sub	sp, #56	; 0x38
 8012d3c:	af04      	add	r7, sp, #16
 8012d3e:	60f8      	str	r0, [r7, #12]
 8012d40:	60b9      	str	r1, [r7, #8]
 8012d42:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012d44:	2300      	movs	r3, #0
 8012d46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012d48:	f3ef 8305 	mrs	r3, IPSR
 8012d4c:	617b      	str	r3, [r7, #20]
  return(result);
 8012d4e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	d17e      	bne.n	8012e52 <osThreadNew+0x11a>
 8012d54:	68fb      	ldr	r3, [r7, #12]
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d07b      	beq.n	8012e52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8012d5a:	2380      	movs	r3, #128	; 0x80
 8012d5c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012d5e:	2318      	movs	r3, #24
 8012d60:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012d62:	2300      	movs	r3, #0
 8012d64:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8012d66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012d6a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d045      	beq.n	8012dfe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d002      	beq.n	8012d80 <osThreadNew+0x48>
        name = attr->name;
 8012d7a:	687b      	ldr	r3, [r7, #4]
 8012d7c:	681b      	ldr	r3, [r3, #0]
 8012d7e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	699b      	ldr	r3, [r3, #24]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d002      	beq.n	8012d8e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	699b      	ldr	r3, [r3, #24]
 8012d8c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012d8e:	69fb      	ldr	r3, [r7, #28]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d008      	beq.n	8012da6 <osThreadNew+0x6e>
 8012d94:	69fb      	ldr	r3, [r7, #28]
 8012d96:	2b38      	cmp	r3, #56	; 0x38
 8012d98:	d805      	bhi.n	8012da6 <osThreadNew+0x6e>
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	685b      	ldr	r3, [r3, #4]
 8012d9e:	f003 0301 	and.w	r3, r3, #1
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d001      	beq.n	8012daa <osThreadNew+0x72>
        return (NULL);
 8012da6:	2300      	movs	r3, #0
 8012da8:	e054      	b.n	8012e54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	695b      	ldr	r3, [r3, #20]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d003      	beq.n	8012dba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	695b      	ldr	r3, [r3, #20]
 8012db6:	089b      	lsrs	r3, r3, #2
 8012db8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	689b      	ldr	r3, [r3, #8]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d00e      	beq.n	8012de0 <osThreadNew+0xa8>
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	68db      	ldr	r3, [r3, #12]
 8012dc6:	2b5b      	cmp	r3, #91	; 0x5b
 8012dc8:	d90a      	bls.n	8012de0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d006      	beq.n	8012de0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	695b      	ldr	r3, [r3, #20]
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d002      	beq.n	8012de0 <osThreadNew+0xa8>
        mem = 1;
 8012dda:	2301      	movs	r3, #1
 8012ddc:	61bb      	str	r3, [r7, #24]
 8012dde:	e010      	b.n	8012e02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	689b      	ldr	r3, [r3, #8]
 8012de4:	2b00      	cmp	r3, #0
 8012de6:	d10c      	bne.n	8012e02 <osThreadNew+0xca>
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	68db      	ldr	r3, [r3, #12]
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d108      	bne.n	8012e02 <osThreadNew+0xca>
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	691b      	ldr	r3, [r3, #16]
 8012df4:	2b00      	cmp	r3, #0
 8012df6:	d104      	bne.n	8012e02 <osThreadNew+0xca>
          mem = 0;
 8012df8:	2300      	movs	r3, #0
 8012dfa:	61bb      	str	r3, [r7, #24]
 8012dfc:	e001      	b.n	8012e02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012dfe:	2300      	movs	r3, #0
 8012e00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012e02:	69bb      	ldr	r3, [r7, #24]
 8012e04:	2b01      	cmp	r3, #1
 8012e06:	d110      	bne.n	8012e2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012e0c:	687a      	ldr	r2, [r7, #4]
 8012e0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012e10:	9202      	str	r2, [sp, #8]
 8012e12:	9301      	str	r3, [sp, #4]
 8012e14:	69fb      	ldr	r3, [r7, #28]
 8012e16:	9300      	str	r3, [sp, #0]
 8012e18:	68bb      	ldr	r3, [r7, #8]
 8012e1a:	6a3a      	ldr	r2, [r7, #32]
 8012e1c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012e1e:	68f8      	ldr	r0, [r7, #12]
 8012e20:	f001 fbe0 	bl	80145e4 <xTaskCreateStatic>
 8012e24:	4603      	mov	r3, r0
 8012e26:	613b      	str	r3, [r7, #16]
 8012e28:	e013      	b.n	8012e52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012e2a:	69bb      	ldr	r3, [r7, #24]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d110      	bne.n	8012e52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012e30:	6a3b      	ldr	r3, [r7, #32]
 8012e32:	b29a      	uxth	r2, r3
 8012e34:	f107 0310 	add.w	r3, r7, #16
 8012e38:	9301      	str	r3, [sp, #4]
 8012e3a:	69fb      	ldr	r3, [r7, #28]
 8012e3c:	9300      	str	r3, [sp, #0]
 8012e3e:	68bb      	ldr	r3, [r7, #8]
 8012e40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012e42:	68f8      	ldr	r0, [r7, #12]
 8012e44:	f001 fc2b 	bl	801469e <xTaskCreate>
 8012e48:	4603      	mov	r3, r0
 8012e4a:	2b01      	cmp	r3, #1
 8012e4c:	d001      	beq.n	8012e52 <osThreadNew+0x11a>
            hTask = NULL;
 8012e4e:	2300      	movs	r3, #0
 8012e50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012e52:	693b      	ldr	r3, [r7, #16]
}
 8012e54:	4618      	mov	r0, r3
 8012e56:	3728      	adds	r7, #40	; 0x28
 8012e58:	46bd      	mov	sp, r7
 8012e5a:	bd80      	pop	{r7, pc}

08012e5c <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8012e5c:	b480      	push	{r7}
 8012e5e:	b083      	sub	sp, #12
 8012e60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e62:	f3ef 8305 	mrs	r3, IPSR
 8012e66:	603b      	str	r3, [r7, #0]
  return(result);
 8012e68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d003      	beq.n	8012e76 <osThreadYield+0x1a>
    stat = osErrorISR;
 8012e6e:	f06f 0305 	mvn.w	r3, #5
 8012e72:	607b      	str	r3, [r7, #4]
 8012e74:	e009      	b.n	8012e8a <osThreadYield+0x2e>
  } else {
    stat = osOK;
 8012e76:	2300      	movs	r3, #0
 8012e78:	607b      	str	r3, [r7, #4]
    taskYIELD();
 8012e7a:	4b07      	ldr	r3, [pc, #28]	; (8012e98 <osThreadYield+0x3c>)
 8012e7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e80:	601a      	str	r2, [r3, #0]
 8012e82:	f3bf 8f4f 	dsb	sy
 8012e86:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8012e8a:	687b      	ldr	r3, [r7, #4]
}
 8012e8c:	4618      	mov	r0, r3
 8012e8e:	370c      	adds	r7, #12
 8012e90:	46bd      	mov	sp, r7
 8012e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e96:	4770      	bx	lr
 8012e98:	e000ed04 	.word	0xe000ed04

08012e9c <osThreadSuspend>:

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b086      	sub	sp, #24
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012ea8:	f3ef 8305 	mrs	r3, IPSR
 8012eac:	60fb      	str	r3, [r7, #12]
  return(result);
 8012eae:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012eb0:	2b00      	cmp	r3, #0
 8012eb2:	d003      	beq.n	8012ebc <osThreadSuspend+0x20>
    stat = osErrorISR;
 8012eb4:	f06f 0305 	mvn.w	r3, #5
 8012eb8:	617b      	str	r3, [r7, #20]
 8012eba:	e00b      	b.n	8012ed4 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8012ebc:	693b      	ldr	r3, [r7, #16]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d103      	bne.n	8012eca <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8012ec2:	f06f 0303 	mvn.w	r3, #3
 8012ec6:	617b      	str	r3, [r7, #20]
 8012ec8:	e004      	b.n	8012ed4 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8012eca:	2300      	movs	r3, #0
 8012ecc:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8012ece:	6938      	ldr	r0, [r7, #16]
 8012ed0:	f001 fd5e 	bl	8014990 <vTaskSuspend>
  }

  return (stat);
 8012ed4:	697b      	ldr	r3, [r7, #20]
}
 8012ed6:	4618      	mov	r0, r3
 8012ed8:	3718      	adds	r7, #24
 8012eda:	46bd      	mov	sp, r7
 8012edc:	bd80      	pop	{r7, pc}

08012ede <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012ede:	b580      	push	{r7, lr}
 8012ee0:	b084      	sub	sp, #16
 8012ee2:	af00      	add	r7, sp, #0
 8012ee4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012ee6:	f3ef 8305 	mrs	r3, IPSR
 8012eea:	60bb      	str	r3, [r7, #8]
  return(result);
 8012eec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d003      	beq.n	8012efa <osDelay+0x1c>
    stat = osErrorISR;
 8012ef2:	f06f 0305 	mvn.w	r3, #5
 8012ef6:	60fb      	str	r3, [r7, #12]
 8012ef8:	e007      	b.n	8012f0a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012efa:	2300      	movs	r3, #0
 8012efc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d002      	beq.n	8012f0a <osDelay+0x2c>
      vTaskDelay(ticks);
 8012f04:	6878      	ldr	r0, [r7, #4]
 8012f06:	f001 fd0f 	bl	8014928 <vTaskDelay>
    }
  }

  return (stat);
 8012f0a:	68fb      	ldr	r3, [r7, #12]
}
 8012f0c:	4618      	mov	r0, r3
 8012f0e:	3710      	adds	r7, #16
 8012f10:	46bd      	mov	sp, r7
 8012f12:	bd80      	pop	{r7, pc}

08012f14 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8012f14:	b580      	push	{r7, lr}
 8012f16:	b086      	sub	sp, #24
 8012f18:	af00      	add	r7, sp, #0
 8012f1a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012f20:	f3ef 8305 	mrs	r3, IPSR
 8012f24:	60fb      	str	r3, [r7, #12]
  return(result);
 8012f26:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d12d      	bne.n	8012f88 <osEventFlagsNew+0x74>
    mem = -1;
 8012f2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012f30:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d015      	beq.n	8012f64 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	689b      	ldr	r3, [r3, #8]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d006      	beq.n	8012f4e <osEventFlagsNew+0x3a>
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	68db      	ldr	r3, [r3, #12]
 8012f44:	2b1f      	cmp	r3, #31
 8012f46:	d902      	bls.n	8012f4e <osEventFlagsNew+0x3a>
        mem = 1;
 8012f48:	2301      	movs	r3, #1
 8012f4a:	613b      	str	r3, [r7, #16]
 8012f4c:	e00c      	b.n	8012f68 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	689b      	ldr	r3, [r3, #8]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d108      	bne.n	8012f68 <osEventFlagsNew+0x54>
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	68db      	ldr	r3, [r3, #12]
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d104      	bne.n	8012f68 <osEventFlagsNew+0x54>
          mem = 0;
 8012f5e:	2300      	movs	r3, #0
 8012f60:	613b      	str	r3, [r7, #16]
 8012f62:	e001      	b.n	8012f68 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8012f64:	2300      	movs	r3, #0
 8012f66:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8012f68:	693b      	ldr	r3, [r7, #16]
 8012f6a:	2b01      	cmp	r3, #1
 8012f6c:	d106      	bne.n	8012f7c <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	689b      	ldr	r3, [r3, #8]
 8012f72:	4618      	mov	r0, r3
 8012f74:	f000 fa70 	bl	8013458 <xEventGroupCreateStatic>
 8012f78:	6178      	str	r0, [r7, #20]
 8012f7a:	e005      	b.n	8012f88 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8012f7c:	693b      	ldr	r3, [r7, #16]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d102      	bne.n	8012f88 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8012f82:	f000 faa0 	bl	80134c6 <xEventGroupCreate>
 8012f86:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8012f88:	697b      	ldr	r3, [r7, #20]
}
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	3718      	adds	r7, #24
 8012f8e:	46bd      	mov	sp, r7
 8012f90:	bd80      	pop	{r7, pc}
	...

08012f94 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8012f94:	b580      	push	{r7, lr}
 8012f96:	b086      	sub	sp, #24
 8012f98:	af00      	add	r7, sp, #0
 8012f9a:	6078      	str	r0, [r7, #4]
 8012f9c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8012fa2:	693b      	ldr	r3, [r7, #16]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d004      	beq.n	8012fb2 <osEventFlagsSet+0x1e>
 8012fa8:	683b      	ldr	r3, [r7, #0]
 8012faa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d003      	beq.n	8012fba <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8012fb2:	f06f 0303 	mvn.w	r3, #3
 8012fb6:	617b      	str	r3, [r7, #20]
 8012fb8:	e028      	b.n	801300c <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012fba:	f3ef 8305 	mrs	r3, IPSR
 8012fbe:	60fb      	str	r3, [r7, #12]
  return(result);
 8012fc0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	d01d      	beq.n	8013002 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8012fca:	f107 0308 	add.w	r3, r7, #8
 8012fce:	461a      	mov	r2, r3
 8012fd0:	6839      	ldr	r1, [r7, #0]
 8012fd2:	6938      	ldr	r0, [r7, #16]
 8012fd4:	f000 fc98 	bl	8013908 <xEventGroupSetBitsFromISR>
 8012fd8:	4603      	mov	r3, r0
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d103      	bne.n	8012fe6 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8012fde:	f06f 0302 	mvn.w	r3, #2
 8012fe2:	617b      	str	r3, [r7, #20]
 8012fe4:	e012      	b.n	801300c <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8012fe6:	683b      	ldr	r3, [r7, #0]
 8012fe8:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d00d      	beq.n	801300c <osEventFlagsSet+0x78>
 8012ff0:	4b09      	ldr	r3, [pc, #36]	; (8013018 <osEventFlagsSet+0x84>)
 8012ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012ff6:	601a      	str	r2, [r3, #0]
 8012ff8:	f3bf 8f4f 	dsb	sy
 8012ffc:	f3bf 8f6f 	isb	sy
 8013000:	e004      	b.n	801300c <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8013002:	6839      	ldr	r1, [r7, #0]
 8013004:	6938      	ldr	r0, [r7, #16]
 8013006:	f000 fbb7 	bl	8013778 <xEventGroupSetBits>
 801300a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 801300c:	697b      	ldr	r3, [r7, #20]
}
 801300e:	4618      	mov	r0, r3
 8013010:	3718      	adds	r7, #24
 8013012:	46bd      	mov	sp, r7
 8013014:	bd80      	pop	{r7, pc}
 8013016:	bf00      	nop
 8013018:	e000ed04 	.word	0xe000ed04

0801301c <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 801301c:	b580      	push	{r7, lr}
 801301e:	b086      	sub	sp, #24
 8013020:	af00      	add	r7, sp, #0
 8013022:	6078      	str	r0, [r7, #4]
 8013024:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 801302a:	693b      	ldr	r3, [r7, #16]
 801302c:	2b00      	cmp	r3, #0
 801302e:	d004      	beq.n	801303a <osEventFlagsClear+0x1e>
 8013030:	683b      	ldr	r3, [r7, #0]
 8013032:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013036:	2b00      	cmp	r3, #0
 8013038:	d003      	beq.n	8013042 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 801303a:	f06f 0303 	mvn.w	r3, #3
 801303e:	617b      	str	r3, [r7, #20]
 8013040:	e019      	b.n	8013076 <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013042:	f3ef 8305 	mrs	r3, IPSR
 8013046:	60fb      	str	r3, [r7, #12]
  return(result);
 8013048:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801304a:	2b00      	cmp	r3, #0
 801304c:	d00e      	beq.n	801306c <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 801304e:	6938      	ldr	r0, [r7, #16]
 8013050:	f000 fb6e 	bl	8013730 <xEventGroupGetBitsFromISR>
 8013054:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8013056:	6839      	ldr	r1, [r7, #0]
 8013058:	6938      	ldr	r0, [r7, #16]
 801305a:	f000 fb55 	bl	8013708 <xEventGroupClearBitsFromISR>
 801305e:	4603      	mov	r3, r0
 8013060:	2b00      	cmp	r3, #0
 8013062:	d108      	bne.n	8013076 <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8013064:	f06f 0302 	mvn.w	r3, #2
 8013068:	617b      	str	r3, [r7, #20]
 801306a:	e004      	b.n	8013076 <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 801306c:	6839      	ldr	r1, [r7, #0]
 801306e:	6938      	ldr	r0, [r7, #16]
 8013070:	f000 fb12 	bl	8013698 <xEventGroupClearBits>
 8013074:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8013076:	697b      	ldr	r3, [r7, #20]
}
 8013078:	4618      	mov	r0, r3
 801307a:	3718      	adds	r7, #24
 801307c:	46bd      	mov	sp, r7
 801307e:	bd80      	pop	{r7, pc}

08013080 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8013080:	b580      	push	{r7, lr}
 8013082:	b086      	sub	sp, #24
 8013084:	af00      	add	r7, sp, #0
 8013086:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d102      	bne.n	8013098 <osEventFlagsGet+0x18>
    rflags = 0U;
 8013092:	2300      	movs	r3, #0
 8013094:	617b      	str	r3, [r7, #20]
 8013096:	e00f      	b.n	80130b8 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013098:	f3ef 8305 	mrs	r3, IPSR
 801309c:	60fb      	str	r3, [r7, #12]
  return(result);
 801309e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d004      	beq.n	80130ae <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 80130a4:	6938      	ldr	r0, [r7, #16]
 80130a6:	f000 fb43 	bl	8013730 <xEventGroupGetBitsFromISR>
 80130aa:	6178      	str	r0, [r7, #20]
 80130ac:	e004      	b.n	80130b8 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 80130ae:	2100      	movs	r1, #0
 80130b0:	6938      	ldr	r0, [r7, #16]
 80130b2:	f000 faf1 	bl	8013698 <xEventGroupClearBits>
 80130b6:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 80130b8:	697b      	ldr	r3, [r7, #20]
}
 80130ba:	4618      	mov	r0, r3
 80130bc:	3718      	adds	r7, #24
 80130be:	46bd      	mov	sp, r7
 80130c0:	bd80      	pop	{r7, pc}

080130c2 <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 80130c2:	b580      	push	{r7, lr}
 80130c4:	b08c      	sub	sp, #48	; 0x30
 80130c6:	af02      	add	r7, sp, #8
 80130c8:	60f8      	str	r0, [r7, #12]
 80130ca:	60b9      	str	r1, [r7, #8]
 80130cc:	607a      	str	r2, [r7, #4]
 80130ce:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 80130d4:	69bb      	ldr	r3, [r7, #24]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	d004      	beq.n	80130e4 <osEventFlagsWait+0x22>
 80130da:	68bb      	ldr	r3, [r7, #8]
 80130dc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d003      	beq.n	80130ec <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 80130e4:	f06f 0303 	mvn.w	r3, #3
 80130e8:	61fb      	str	r3, [r7, #28]
 80130ea:	e04b      	b.n	8013184 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80130ec:	f3ef 8305 	mrs	r3, IPSR
 80130f0:	617b      	str	r3, [r7, #20]
  return(result);
 80130f2:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d003      	beq.n	8013100 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 80130f8:	f06f 0305 	mvn.w	r3, #5
 80130fc:	61fb      	str	r3, [r7, #28]
 80130fe:	e041      	b.n	8013184 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f003 0301 	and.w	r3, r3, #1
 8013106:	2b00      	cmp	r3, #0
 8013108:	d002      	beq.n	8013110 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 801310a:	2301      	movs	r3, #1
 801310c:	627b      	str	r3, [r7, #36]	; 0x24
 801310e:	e001      	b.n	8013114 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8013110:	2300      	movs	r3, #0
 8013112:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	f003 0302 	and.w	r3, r3, #2
 801311a:	2b00      	cmp	r3, #0
 801311c:	d002      	beq.n	8013124 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 801311e:	2300      	movs	r3, #0
 8013120:	623b      	str	r3, [r7, #32]
 8013122:	e001      	b.n	8013128 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 8013124:	2301      	movs	r3, #1
 8013126:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8013128:	683b      	ldr	r3, [r7, #0]
 801312a:	9300      	str	r3, [sp, #0]
 801312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801312e:	6a3a      	ldr	r2, [r7, #32]
 8013130:	68b9      	ldr	r1, [r7, #8]
 8013132:	69b8      	ldr	r0, [r7, #24]
 8013134:	f000 f9e2 	bl	80134fc <xEventGroupWaitBits>
 8013138:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	f003 0301 	and.w	r3, r3, #1
 8013140:	2b00      	cmp	r3, #0
 8013142:	d010      	beq.n	8013166 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 8013144:	68ba      	ldr	r2, [r7, #8]
 8013146:	69fb      	ldr	r3, [r7, #28]
 8013148:	4013      	ands	r3, r2
 801314a:	68ba      	ldr	r2, [r7, #8]
 801314c:	429a      	cmp	r2, r3
 801314e:	d019      	beq.n	8013184 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8013150:	683b      	ldr	r3, [r7, #0]
 8013152:	2b00      	cmp	r3, #0
 8013154:	d003      	beq.n	801315e <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8013156:	f06f 0301 	mvn.w	r3, #1
 801315a:	61fb      	str	r3, [r7, #28]
 801315c:	e012      	b.n	8013184 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 801315e:	f06f 0302 	mvn.w	r3, #2
 8013162:	61fb      	str	r3, [r7, #28]
 8013164:	e00e      	b.n	8013184 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8013166:	68ba      	ldr	r2, [r7, #8]
 8013168:	69fb      	ldr	r3, [r7, #28]
 801316a:	4013      	ands	r3, r2
 801316c:	2b00      	cmp	r3, #0
 801316e:	d109      	bne.n	8013184 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8013170:	683b      	ldr	r3, [r7, #0]
 8013172:	2b00      	cmp	r3, #0
 8013174:	d003      	beq.n	801317e <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8013176:	f06f 0301 	mvn.w	r3, #1
 801317a:	61fb      	str	r3, [r7, #28]
 801317c:	e002      	b.n	8013184 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 801317e:	f06f 0302 	mvn.w	r3, #2
 8013182:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8013184:	69fb      	ldr	r3, [r7, #28]
}
 8013186:	4618      	mov	r0, r3
 8013188:	3728      	adds	r7, #40	; 0x28
 801318a:	46bd      	mov	sp, r7
 801318c:	bd80      	pop	{r7, pc}

0801318e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 801318e:	b580      	push	{r7, lr}
 8013190:	b08a      	sub	sp, #40	; 0x28
 8013192:	af02      	add	r7, sp, #8
 8013194:	60f8      	str	r0, [r7, #12]
 8013196:	60b9      	str	r1, [r7, #8]
 8013198:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 801319a:	2300      	movs	r3, #0
 801319c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801319e:	f3ef 8305 	mrs	r3, IPSR
 80131a2:	613b      	str	r3, [r7, #16]
  return(result);
 80131a4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d15f      	bne.n	801326a <osMessageQueueNew+0xdc>
 80131aa:	68fb      	ldr	r3, [r7, #12]
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	d05c      	beq.n	801326a <osMessageQueueNew+0xdc>
 80131b0:	68bb      	ldr	r3, [r7, #8]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d059      	beq.n	801326a <osMessageQueueNew+0xdc>
    mem = -1;
 80131b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80131ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d029      	beq.n	8013216 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	689b      	ldr	r3, [r3, #8]
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d012      	beq.n	80131f0 <osMessageQueueNew+0x62>
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	68db      	ldr	r3, [r3, #12]
 80131ce:	2b4f      	cmp	r3, #79	; 0x4f
 80131d0:	d90e      	bls.n	80131f0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d00a      	beq.n	80131f0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	695a      	ldr	r2, [r3, #20]
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	68b9      	ldr	r1, [r7, #8]
 80131e2:	fb01 f303 	mul.w	r3, r1, r3
 80131e6:	429a      	cmp	r2, r3
 80131e8:	d302      	bcc.n	80131f0 <osMessageQueueNew+0x62>
        mem = 1;
 80131ea:	2301      	movs	r3, #1
 80131ec:	61bb      	str	r3, [r7, #24]
 80131ee:	e014      	b.n	801321a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	689b      	ldr	r3, [r3, #8]
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d110      	bne.n	801321a <osMessageQueueNew+0x8c>
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	68db      	ldr	r3, [r3, #12]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d10c      	bne.n	801321a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013204:	2b00      	cmp	r3, #0
 8013206:	d108      	bne.n	801321a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	695b      	ldr	r3, [r3, #20]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d104      	bne.n	801321a <osMessageQueueNew+0x8c>
          mem = 0;
 8013210:	2300      	movs	r3, #0
 8013212:	61bb      	str	r3, [r7, #24]
 8013214:	e001      	b.n	801321a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8013216:	2300      	movs	r3, #0
 8013218:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801321a:	69bb      	ldr	r3, [r7, #24]
 801321c:	2b01      	cmp	r3, #1
 801321e:	d10b      	bne.n	8013238 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	691a      	ldr	r2, [r3, #16]
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	689b      	ldr	r3, [r3, #8]
 8013228:	2100      	movs	r1, #0
 801322a:	9100      	str	r1, [sp, #0]
 801322c:	68b9      	ldr	r1, [r7, #8]
 801322e:	68f8      	ldr	r0, [r7, #12]
 8013230:	f000 fc9a 	bl	8013b68 <xQueueGenericCreateStatic>
 8013234:	61f8      	str	r0, [r7, #28]
 8013236:	e008      	b.n	801324a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8013238:	69bb      	ldr	r3, [r7, #24]
 801323a:	2b00      	cmp	r3, #0
 801323c:	d105      	bne.n	801324a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801323e:	2200      	movs	r2, #0
 8013240:	68b9      	ldr	r1, [r7, #8]
 8013242:	68f8      	ldr	r0, [r7, #12]
 8013244:	f000 fd08 	bl	8013c58 <xQueueGenericCreate>
 8013248:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 801324a:	69fb      	ldr	r3, [r7, #28]
 801324c:	2b00      	cmp	r3, #0
 801324e:	d00c      	beq.n	801326a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	2b00      	cmp	r3, #0
 8013254:	d003      	beq.n	801325e <osMessageQueueNew+0xd0>
        name = attr->name;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	617b      	str	r3, [r7, #20]
 801325c:	e001      	b.n	8013262 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 801325e:	2300      	movs	r3, #0
 8013260:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8013262:	6979      	ldr	r1, [r7, #20]
 8013264:	69f8      	ldr	r0, [r7, #28]
 8013266:	f001 f95f 	bl	8014528 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 801326a:	69fb      	ldr	r3, [r7, #28]
}
 801326c:	4618      	mov	r0, r3
 801326e:	3720      	adds	r7, #32
 8013270:	46bd      	mov	sp, r7
 8013272:	bd80      	pop	{r7, pc}

08013274 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8013274:	b580      	push	{r7, lr}
 8013276:	b088      	sub	sp, #32
 8013278:	af00      	add	r7, sp, #0
 801327a:	60f8      	str	r0, [r7, #12]
 801327c:	60b9      	str	r1, [r7, #8]
 801327e:	603b      	str	r3, [r7, #0]
 8013280:	4613      	mov	r3, r2
 8013282:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8013284:	68fb      	ldr	r3, [r7, #12]
 8013286:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8013288:	2300      	movs	r3, #0
 801328a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801328c:	f3ef 8305 	mrs	r3, IPSR
 8013290:	617b      	str	r3, [r7, #20]
  return(result);
 8013292:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8013294:	2b00      	cmp	r3, #0
 8013296:	d028      	beq.n	80132ea <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8013298:	69bb      	ldr	r3, [r7, #24]
 801329a:	2b00      	cmp	r3, #0
 801329c:	d005      	beq.n	80132aa <osMessageQueuePut+0x36>
 801329e:	68bb      	ldr	r3, [r7, #8]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d002      	beq.n	80132aa <osMessageQueuePut+0x36>
 80132a4:	683b      	ldr	r3, [r7, #0]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d003      	beq.n	80132b2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80132aa:	f06f 0303 	mvn.w	r3, #3
 80132ae:	61fb      	str	r3, [r7, #28]
 80132b0:	e038      	b.n	8013324 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80132b2:	2300      	movs	r3, #0
 80132b4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80132b6:	f107 0210 	add.w	r2, r7, #16
 80132ba:	2300      	movs	r3, #0
 80132bc:	68b9      	ldr	r1, [r7, #8]
 80132be:	69b8      	ldr	r0, [r7, #24]
 80132c0:	f000 fe26 	bl	8013f10 <xQueueGenericSendFromISR>
 80132c4:	4603      	mov	r3, r0
 80132c6:	2b01      	cmp	r3, #1
 80132c8:	d003      	beq.n	80132d2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80132ca:	f06f 0302 	mvn.w	r3, #2
 80132ce:	61fb      	str	r3, [r7, #28]
 80132d0:	e028      	b.n	8013324 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80132d2:	693b      	ldr	r3, [r7, #16]
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d025      	beq.n	8013324 <osMessageQueuePut+0xb0>
 80132d8:	4b15      	ldr	r3, [pc, #84]	; (8013330 <osMessageQueuePut+0xbc>)
 80132da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80132de:	601a      	str	r2, [r3, #0]
 80132e0:	f3bf 8f4f 	dsb	sy
 80132e4:	f3bf 8f6f 	isb	sy
 80132e8:	e01c      	b.n	8013324 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80132ea:	69bb      	ldr	r3, [r7, #24]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d002      	beq.n	80132f6 <osMessageQueuePut+0x82>
 80132f0:	68bb      	ldr	r3, [r7, #8]
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d103      	bne.n	80132fe <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80132f6:	f06f 0303 	mvn.w	r3, #3
 80132fa:	61fb      	str	r3, [r7, #28]
 80132fc:	e012      	b.n	8013324 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80132fe:	2300      	movs	r3, #0
 8013300:	683a      	ldr	r2, [r7, #0]
 8013302:	68b9      	ldr	r1, [r7, #8]
 8013304:	69b8      	ldr	r0, [r7, #24]
 8013306:	f000 fd05 	bl	8013d14 <xQueueGenericSend>
 801330a:	4603      	mov	r3, r0
 801330c:	2b01      	cmp	r3, #1
 801330e:	d009      	beq.n	8013324 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8013310:	683b      	ldr	r3, [r7, #0]
 8013312:	2b00      	cmp	r3, #0
 8013314:	d003      	beq.n	801331e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8013316:	f06f 0301 	mvn.w	r3, #1
 801331a:	61fb      	str	r3, [r7, #28]
 801331c:	e002      	b.n	8013324 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801331e:	f06f 0302 	mvn.w	r3, #2
 8013322:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8013324:	69fb      	ldr	r3, [r7, #28]
}
 8013326:	4618      	mov	r0, r3
 8013328:	3720      	adds	r7, #32
 801332a:	46bd      	mov	sp, r7
 801332c:	bd80      	pop	{r7, pc}
 801332e:	bf00      	nop
 8013330:	e000ed04 	.word	0xe000ed04

08013334 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8013334:	b580      	push	{r7, lr}
 8013336:	b088      	sub	sp, #32
 8013338:	af00      	add	r7, sp, #0
 801333a:	60f8      	str	r0, [r7, #12]
 801333c:	60b9      	str	r1, [r7, #8]
 801333e:	607a      	str	r2, [r7, #4]
 8013340:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8013346:	2300      	movs	r3, #0
 8013348:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801334a:	f3ef 8305 	mrs	r3, IPSR
 801334e:	617b      	str	r3, [r7, #20]
  return(result);
 8013350:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8013352:	2b00      	cmp	r3, #0
 8013354:	d028      	beq.n	80133a8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8013356:	69bb      	ldr	r3, [r7, #24]
 8013358:	2b00      	cmp	r3, #0
 801335a:	d005      	beq.n	8013368 <osMessageQueueGet+0x34>
 801335c:	68bb      	ldr	r3, [r7, #8]
 801335e:	2b00      	cmp	r3, #0
 8013360:	d002      	beq.n	8013368 <osMessageQueueGet+0x34>
 8013362:	683b      	ldr	r3, [r7, #0]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d003      	beq.n	8013370 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8013368:	f06f 0303 	mvn.w	r3, #3
 801336c:	61fb      	str	r3, [r7, #28]
 801336e:	e037      	b.n	80133e0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8013370:	2300      	movs	r3, #0
 8013372:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8013374:	f107 0310 	add.w	r3, r7, #16
 8013378:	461a      	mov	r2, r3
 801337a:	68b9      	ldr	r1, [r7, #8]
 801337c:	69b8      	ldr	r0, [r7, #24]
 801337e:	f000 ff43 	bl	8014208 <xQueueReceiveFromISR>
 8013382:	4603      	mov	r3, r0
 8013384:	2b01      	cmp	r3, #1
 8013386:	d003      	beq.n	8013390 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8013388:	f06f 0302 	mvn.w	r3, #2
 801338c:	61fb      	str	r3, [r7, #28]
 801338e:	e027      	b.n	80133e0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8013390:	693b      	ldr	r3, [r7, #16]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d024      	beq.n	80133e0 <osMessageQueueGet+0xac>
 8013396:	4b15      	ldr	r3, [pc, #84]	; (80133ec <osMessageQueueGet+0xb8>)
 8013398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801339c:	601a      	str	r2, [r3, #0]
 801339e:	f3bf 8f4f 	dsb	sy
 80133a2:	f3bf 8f6f 	isb	sy
 80133a6:	e01b      	b.n	80133e0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80133a8:	69bb      	ldr	r3, [r7, #24]
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d002      	beq.n	80133b4 <osMessageQueueGet+0x80>
 80133ae:	68bb      	ldr	r3, [r7, #8]
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d103      	bne.n	80133bc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80133b4:	f06f 0303 	mvn.w	r3, #3
 80133b8:	61fb      	str	r3, [r7, #28]
 80133ba:	e011      	b.n	80133e0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80133bc:	683a      	ldr	r2, [r7, #0]
 80133be:	68b9      	ldr	r1, [r7, #8]
 80133c0:	69b8      	ldr	r0, [r7, #24]
 80133c2:	f000 fe41 	bl	8014048 <xQueueReceive>
 80133c6:	4603      	mov	r3, r0
 80133c8:	2b01      	cmp	r3, #1
 80133ca:	d009      	beq.n	80133e0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80133cc:	683b      	ldr	r3, [r7, #0]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d003      	beq.n	80133da <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80133d2:	f06f 0301 	mvn.w	r3, #1
 80133d6:	61fb      	str	r3, [r7, #28]
 80133d8:	e002      	b.n	80133e0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80133da:	f06f 0302 	mvn.w	r3, #2
 80133de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80133e0:	69fb      	ldr	r3, [r7, #28]
}
 80133e2:	4618      	mov	r0, r3
 80133e4:	3720      	adds	r7, #32
 80133e6:	46bd      	mov	sp, r7
 80133e8:	bd80      	pop	{r7, pc}
 80133ea:	bf00      	nop
 80133ec:	e000ed04 	.word	0xe000ed04

080133f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80133f0:	b480      	push	{r7}
 80133f2:	b085      	sub	sp, #20
 80133f4:	af00      	add	r7, sp, #0
 80133f6:	60f8      	str	r0, [r7, #12]
 80133f8:	60b9      	str	r1, [r7, #8]
 80133fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	4a07      	ldr	r2, [pc, #28]	; (801341c <vApplicationGetIdleTaskMemory+0x2c>)
 8013400:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013402:	68bb      	ldr	r3, [r7, #8]
 8013404:	4a06      	ldr	r2, [pc, #24]	; (8013420 <vApplicationGetIdleTaskMemory+0x30>)
 8013406:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	2280      	movs	r2, #128	; 0x80
 801340c:	601a      	str	r2, [r3, #0]
}
 801340e:	bf00      	nop
 8013410:	3714      	adds	r7, #20
 8013412:	46bd      	mov	sp, r7
 8013414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013418:	4770      	bx	lr
 801341a:	bf00      	nop
 801341c:	24001114 	.word	0x24001114
 8013420:	24001170 	.word	0x24001170

08013424 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013424:	b480      	push	{r7}
 8013426:	b085      	sub	sp, #20
 8013428:	af00      	add	r7, sp, #0
 801342a:	60f8      	str	r0, [r7, #12]
 801342c:	60b9      	str	r1, [r7, #8]
 801342e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	4a07      	ldr	r2, [pc, #28]	; (8013450 <vApplicationGetTimerTaskMemory+0x2c>)
 8013434:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8013436:	68bb      	ldr	r3, [r7, #8]
 8013438:	4a06      	ldr	r2, [pc, #24]	; (8013454 <vApplicationGetTimerTaskMemory+0x30>)
 801343a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013442:	601a      	str	r2, [r3, #0]
}
 8013444:	bf00      	nop
 8013446:	3714      	adds	r7, #20
 8013448:	46bd      	mov	sp, r7
 801344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344e:	4770      	bx	lr
 8013450:	24001370 	.word	0x24001370
 8013454:	240013cc 	.word	0x240013cc

08013458 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8013458:	b580      	push	{r7, lr}
 801345a:	b086      	sub	sp, #24
 801345c:	af00      	add	r7, sp, #0
 801345e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	2b00      	cmp	r3, #0
 8013464:	d10a      	bne.n	801347c <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013466:	f04f 0350 	mov.w	r3, #80	; 0x50
 801346a:	f383 8811 	msr	BASEPRI, r3
 801346e:	f3bf 8f6f 	isb	sy
 8013472:	f3bf 8f4f 	dsb	sy
 8013476:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8013478:	bf00      	nop
 801347a:	e7fe      	b.n	801347a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 801347c:	2320      	movs	r3, #32
 801347e:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8013480:	68bb      	ldr	r3, [r7, #8]
 8013482:	2b20      	cmp	r3, #32
 8013484:	d00a      	beq.n	801349c <xEventGroupCreateStatic+0x44>
	__asm volatile
 8013486:	f04f 0350 	mov.w	r3, #80	; 0x50
 801348a:	f383 8811 	msr	BASEPRI, r3
 801348e:	f3bf 8f6f 	isb	sy
 8013492:	f3bf 8f4f 	dsb	sy
 8013496:	60fb      	str	r3, [r7, #12]
}
 8013498:	bf00      	nop
 801349a:	e7fe      	b.n	801349a <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d00a      	beq.n	80134bc <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 80134a6:	697b      	ldr	r3, [r7, #20]
 80134a8:	2200      	movs	r2, #0
 80134aa:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80134ac:	697b      	ldr	r3, [r7, #20]
 80134ae:	3304      	adds	r3, #4
 80134b0:	4618      	mov	r0, r3
 80134b2:	f000 fa3d 	bl	8013930 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	2201      	movs	r2, #1
 80134ba:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80134bc:	697b      	ldr	r3, [r7, #20]
	}
 80134be:	4618      	mov	r0, r3
 80134c0:	3718      	adds	r7, #24
 80134c2:	46bd      	mov	sp, r7
 80134c4:	bd80      	pop	{r7, pc}

080134c6 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80134c6:	b580      	push	{r7, lr}
 80134c8:	b082      	sub	sp, #8
 80134ca:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80134cc:	2020      	movs	r0, #32
 80134ce:	f002 ff1b 	bl	8016308 <pvPortMalloc>
 80134d2:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d00a      	beq.n	80134f0 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	2200      	movs	r2, #0
 80134de:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	3304      	adds	r3, #4
 80134e4:	4618      	mov	r0, r3
 80134e6:	f000 fa23 	bl	8013930 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	2200      	movs	r2, #0
 80134ee:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80134f0:	687b      	ldr	r3, [r7, #4]
	}
 80134f2:	4618      	mov	r0, r3
 80134f4:	3708      	adds	r7, #8
 80134f6:	46bd      	mov	sp, r7
 80134f8:	bd80      	pop	{r7, pc}
	...

080134fc <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80134fc:	b580      	push	{r7, lr}
 80134fe:	b090      	sub	sp, #64	; 0x40
 8013500:	af00      	add	r7, sp, #0
 8013502:	60f8      	str	r0, [r7, #12]
 8013504:	60b9      	str	r1, [r7, #8]
 8013506:	607a      	str	r2, [r7, #4]
 8013508:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 801350a:	68fb      	ldr	r3, [r7, #12]
 801350c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 801350e:	2300      	movs	r3, #0
 8013510:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8013512:	2300      	movs	r3, #0
 8013514:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	2b00      	cmp	r3, #0
 801351a:	d10a      	bne.n	8013532 <xEventGroupWaitBits+0x36>
	__asm volatile
 801351c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013520:	f383 8811 	msr	BASEPRI, r3
 8013524:	f3bf 8f6f 	isb	sy
 8013528:	f3bf 8f4f 	dsb	sy
 801352c:	623b      	str	r3, [r7, #32]
}
 801352e:	bf00      	nop
 8013530:	e7fe      	b.n	8013530 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8013532:	68bb      	ldr	r3, [r7, #8]
 8013534:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013538:	2b00      	cmp	r3, #0
 801353a:	d00a      	beq.n	8013552 <xEventGroupWaitBits+0x56>
	__asm volatile
 801353c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013540:	f383 8811 	msr	BASEPRI, r3
 8013544:	f3bf 8f6f 	isb	sy
 8013548:	f3bf 8f4f 	dsb	sy
 801354c:	61fb      	str	r3, [r7, #28]
}
 801354e:	bf00      	nop
 8013550:	e7fe      	b.n	8013550 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8013552:	68bb      	ldr	r3, [r7, #8]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d10a      	bne.n	801356e <xEventGroupWaitBits+0x72>
	__asm volatile
 8013558:	f04f 0350 	mov.w	r3, #80	; 0x50
 801355c:	f383 8811 	msr	BASEPRI, r3
 8013560:	f3bf 8f6f 	isb	sy
 8013564:	f3bf 8f4f 	dsb	sy
 8013568:	61bb      	str	r3, [r7, #24]
}
 801356a:	bf00      	nop
 801356c:	e7fe      	b.n	801356c <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801356e:	f002 f817 	bl	80155a0 <xTaskGetSchedulerState>
 8013572:	4603      	mov	r3, r0
 8013574:	2b00      	cmp	r3, #0
 8013576:	d102      	bne.n	801357e <xEventGroupWaitBits+0x82>
 8013578:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801357a:	2b00      	cmp	r3, #0
 801357c:	d101      	bne.n	8013582 <xEventGroupWaitBits+0x86>
 801357e:	2301      	movs	r3, #1
 8013580:	e000      	b.n	8013584 <xEventGroupWaitBits+0x88>
 8013582:	2300      	movs	r3, #0
 8013584:	2b00      	cmp	r3, #0
 8013586:	d10a      	bne.n	801359e <xEventGroupWaitBits+0xa2>
	__asm volatile
 8013588:	f04f 0350 	mov.w	r3, #80	; 0x50
 801358c:	f383 8811 	msr	BASEPRI, r3
 8013590:	f3bf 8f6f 	isb	sy
 8013594:	f3bf 8f4f 	dsb	sy
 8013598:	617b      	str	r3, [r7, #20]
}
 801359a:	bf00      	nop
 801359c:	e7fe      	b.n	801359c <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 801359e:	f001 fb77 	bl	8014c90 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80135a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80135a8:	683a      	ldr	r2, [r7, #0]
 80135aa:	68b9      	ldr	r1, [r7, #8]
 80135ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80135ae:	f000 f988 	bl	80138c2 <prvTestWaitCondition>
 80135b2:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80135b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d00e      	beq.n	80135d8 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80135ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80135bc:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80135be:	2300      	movs	r3, #0
 80135c0:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d028      	beq.n	801361a <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80135c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135ca:	681a      	ldr	r2, [r3, #0]
 80135cc:	68bb      	ldr	r3, [r7, #8]
 80135ce:	43db      	mvns	r3, r3
 80135d0:	401a      	ands	r2, r3
 80135d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135d4:	601a      	str	r2, [r3, #0]
 80135d6:	e020      	b.n	801361a <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80135d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d104      	bne.n	80135e8 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80135de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80135e0:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80135e2:	2301      	movs	r3, #1
 80135e4:	633b      	str	r3, [r7, #48]	; 0x30
 80135e6:	e018      	b.n	801361a <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d003      	beq.n	80135f6 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80135ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80135f4:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80135f6:	683b      	ldr	r3, [r7, #0]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d003      	beq.n	8013604 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80135fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8013602:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8013604:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013606:	1d18      	adds	r0, r3, #4
 8013608:	68ba      	ldr	r2, [r7, #8]
 801360a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801360c:	4313      	orrs	r3, r2
 801360e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8013610:	4619      	mov	r1, r3
 8013612:	f001 fd3d 	bl	8015090 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8013616:	2300      	movs	r3, #0
 8013618:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 801361a:	f001 fb47 	bl	8014cac <xTaskResumeAll>
 801361e:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8013620:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013622:	2b00      	cmp	r3, #0
 8013624:	d031      	beq.n	801368a <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8013626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013628:	2b00      	cmp	r3, #0
 801362a:	d107      	bne.n	801363c <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 801362c:	4b19      	ldr	r3, [pc, #100]	; (8013694 <xEventGroupWaitBits+0x198>)
 801362e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013632:	601a      	str	r2, [r3, #0]
 8013634:	f3bf 8f4f 	dsb	sy
 8013638:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 801363c:	f002 f83c 	bl	80156b8 <uxTaskResetEventItemValue>
 8013640:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8013642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013648:	2b00      	cmp	r3, #0
 801364a:	d11a      	bne.n	8013682 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 801364c:	f002 fd3a 	bl	80160c4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8013650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013652:	681b      	ldr	r3, [r3, #0]
 8013654:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8013656:	683a      	ldr	r2, [r7, #0]
 8013658:	68b9      	ldr	r1, [r7, #8]
 801365a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 801365c:	f000 f931 	bl	80138c2 <prvTestWaitCondition>
 8013660:	4603      	mov	r3, r0
 8013662:	2b00      	cmp	r3, #0
 8013664:	d009      	beq.n	801367a <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d006      	beq.n	801367a <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 801366c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801366e:	681a      	ldr	r2, [r3, #0]
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	43db      	mvns	r3, r3
 8013674:	401a      	ands	r2, r3
 8013676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013678:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 801367a:	2301      	movs	r3, #1
 801367c:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 801367e:	f002 fd51 	bl	8016124 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013684:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013688:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 801368a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801368c:	4618      	mov	r0, r3
 801368e:	3740      	adds	r7, #64	; 0x40
 8013690:	46bd      	mov	sp, r7
 8013692:	bd80      	pop	{r7, pc}
 8013694:	e000ed04 	.word	0xe000ed04

08013698 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b086      	sub	sp, #24
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
 80136a0:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d10a      	bne.n	80136c2 <xEventGroupClearBits+0x2a>
	__asm volatile
 80136ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136b0:	f383 8811 	msr	BASEPRI, r3
 80136b4:	f3bf 8f6f 	isb	sy
 80136b8:	f3bf 8f4f 	dsb	sy
 80136bc:	60fb      	str	r3, [r7, #12]
}
 80136be:	bf00      	nop
 80136c0:	e7fe      	b.n	80136c0 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80136c2:	683b      	ldr	r3, [r7, #0]
 80136c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d00a      	beq.n	80136e2 <xEventGroupClearBits+0x4a>
	__asm volatile
 80136cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136d0:	f383 8811 	msr	BASEPRI, r3
 80136d4:	f3bf 8f6f 	isb	sy
 80136d8:	f3bf 8f4f 	dsb	sy
 80136dc:	60bb      	str	r3, [r7, #8]
}
 80136de:	bf00      	nop
 80136e0:	e7fe      	b.n	80136e0 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80136e2:	f002 fcef 	bl	80160c4 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80136e6:	697b      	ldr	r3, [r7, #20]
 80136e8:	681b      	ldr	r3, [r3, #0]
 80136ea:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80136ec:	697b      	ldr	r3, [r7, #20]
 80136ee:	681a      	ldr	r2, [r3, #0]
 80136f0:	683b      	ldr	r3, [r7, #0]
 80136f2:	43db      	mvns	r3, r3
 80136f4:	401a      	ands	r2, r3
 80136f6:	697b      	ldr	r3, [r7, #20]
 80136f8:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 80136fa:	f002 fd13 	bl	8016124 <vPortExitCritical>

	return uxReturn;
 80136fe:	693b      	ldr	r3, [r7, #16]
}
 8013700:	4618      	mov	r0, r3
 8013702:	3718      	adds	r7, #24
 8013704:	46bd      	mov	sp, r7
 8013706:	bd80      	pop	{r7, pc}

08013708 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8013708:	b580      	push	{r7, lr}
 801370a:	b084      	sub	sp, #16
 801370c:	af00      	add	r7, sp, #0
 801370e:	6078      	str	r0, [r7, #4]
 8013710:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8013712:	2300      	movs	r3, #0
 8013714:	683a      	ldr	r2, [r7, #0]
 8013716:	6879      	ldr	r1, [r7, #4]
 8013718:	4804      	ldr	r0, [pc, #16]	; (801372c <xEventGroupClearBitsFromISR+0x24>)
 801371a:	f002 fb87 	bl	8015e2c <xTimerPendFunctionCallFromISR>
 801371e:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8013720:	68fb      	ldr	r3, [r7, #12]
	}
 8013722:	4618      	mov	r0, r3
 8013724:	3710      	adds	r7, #16
 8013726:	46bd      	mov	sp, r7
 8013728:	bd80      	pop	{r7, pc}
 801372a:	bf00      	nop
 801372c:	080138a9 	.word	0x080138a9

08013730 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8013730:	b480      	push	{r7}
 8013732:	b089      	sub	sp, #36	; 0x24
 8013734:	af00      	add	r7, sp, #0
 8013736:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801373c:	f3ef 8211 	mrs	r2, BASEPRI
 8013740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013744:	f383 8811 	msr	BASEPRI, r3
 8013748:	f3bf 8f6f 	isb	sy
 801374c:	f3bf 8f4f 	dsb	sy
 8013750:	60fa      	str	r2, [r7, #12]
 8013752:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013754:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013756:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8013758:	69fb      	ldr	r3, [r7, #28]
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	617b      	str	r3, [r7, #20]
 801375e:	69bb      	ldr	r3, [r7, #24]
 8013760:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013762:	693b      	ldr	r3, [r7, #16]
 8013764:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013768:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 801376a:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 801376c:	4618      	mov	r0, r3
 801376e:	3724      	adds	r7, #36	; 0x24
 8013770:	46bd      	mov	sp, r7
 8013772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013776:	4770      	bx	lr

08013778 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b08e      	sub	sp, #56	; 0x38
 801377c:	af00      	add	r7, sp, #0
 801377e:	6078      	str	r0, [r7, #4]
 8013780:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8013782:	2300      	movs	r3, #0
 8013784:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 801378a:	2300      	movs	r3, #0
 801378c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	2b00      	cmp	r3, #0
 8013792:	d10a      	bne.n	80137aa <xEventGroupSetBits+0x32>
	__asm volatile
 8013794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013798:	f383 8811 	msr	BASEPRI, r3
 801379c:	f3bf 8f6f 	isb	sy
 80137a0:	f3bf 8f4f 	dsb	sy
 80137a4:	613b      	str	r3, [r7, #16]
}
 80137a6:	bf00      	nop
 80137a8:	e7fe      	b.n	80137a8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80137aa:	683b      	ldr	r3, [r7, #0]
 80137ac:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d00a      	beq.n	80137ca <xEventGroupSetBits+0x52>
	__asm volatile
 80137b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80137b8:	f383 8811 	msr	BASEPRI, r3
 80137bc:	f3bf 8f6f 	isb	sy
 80137c0:	f3bf 8f4f 	dsb	sy
 80137c4:	60fb      	str	r3, [r7, #12]
}
 80137c6:	bf00      	nop
 80137c8:	e7fe      	b.n	80137c8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80137ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137cc:	3304      	adds	r3, #4
 80137ce:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80137d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137d2:	3308      	adds	r3, #8
 80137d4:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80137d6:	f001 fa5b 	bl	8014c90 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80137da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80137dc:	68db      	ldr	r3, [r3, #12]
 80137de:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80137e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137e2:	681a      	ldr	r2, [r3, #0]
 80137e4:	683b      	ldr	r3, [r7, #0]
 80137e6:	431a      	orrs	r2, r3
 80137e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80137ea:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80137ec:	e03c      	b.n	8013868 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80137ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137f0:	685b      	ldr	r3, [r3, #4]
 80137f2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80137f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137f6:	681b      	ldr	r3, [r3, #0]
 80137f8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80137fa:	2300      	movs	r3, #0
 80137fc:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80137fe:	69bb      	ldr	r3, [r7, #24]
 8013800:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8013804:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8013806:	69bb      	ldr	r3, [r7, #24]
 8013808:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801380c:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 801380e:	697b      	ldr	r3, [r7, #20]
 8013810:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013814:	2b00      	cmp	r3, #0
 8013816:	d108      	bne.n	801382a <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8013818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801381a:	681a      	ldr	r2, [r3, #0]
 801381c:	69bb      	ldr	r3, [r7, #24]
 801381e:	4013      	ands	r3, r2
 8013820:	2b00      	cmp	r3, #0
 8013822:	d00b      	beq.n	801383c <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8013824:	2301      	movs	r3, #1
 8013826:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013828:	e008      	b.n	801383c <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 801382a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801382c:	681a      	ldr	r2, [r3, #0]
 801382e:	69bb      	ldr	r3, [r7, #24]
 8013830:	4013      	ands	r3, r2
 8013832:	69ba      	ldr	r2, [r7, #24]
 8013834:	429a      	cmp	r2, r3
 8013836:	d101      	bne.n	801383c <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8013838:	2301      	movs	r3, #1
 801383a:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 801383c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801383e:	2b00      	cmp	r3, #0
 8013840:	d010      	beq.n	8013864 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8013842:	697b      	ldr	r3, [r7, #20]
 8013844:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013848:	2b00      	cmp	r3, #0
 801384a:	d003      	beq.n	8013854 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 801384c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801384e:	69bb      	ldr	r3, [r7, #24]
 8013850:	4313      	orrs	r3, r2
 8013852:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8013854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013856:	681b      	ldr	r3, [r3, #0]
 8013858:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801385c:	4619      	mov	r1, r3
 801385e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013860:	f001 fce2 	bl	8015228 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8013864:	69fb      	ldr	r3, [r7, #28]
 8013866:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8013868:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801386a:	6a3b      	ldr	r3, [r7, #32]
 801386c:	429a      	cmp	r2, r3
 801386e:	d1be      	bne.n	80137ee <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8013870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013872:	681a      	ldr	r2, [r3, #0]
 8013874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013876:	43db      	mvns	r3, r3
 8013878:	401a      	ands	r2, r3
 801387a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801387c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 801387e:	f001 fa15 	bl	8014cac <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8013882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013884:	681b      	ldr	r3, [r3, #0]
}
 8013886:	4618      	mov	r0, r3
 8013888:	3738      	adds	r7, #56	; 0x38
 801388a:	46bd      	mov	sp, r7
 801388c:	bd80      	pop	{r7, pc}

0801388e <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 801388e:	b580      	push	{r7, lr}
 8013890:	b082      	sub	sp, #8
 8013892:	af00      	add	r7, sp, #0
 8013894:	6078      	str	r0, [r7, #4]
 8013896:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8013898:	6839      	ldr	r1, [r7, #0]
 801389a:	6878      	ldr	r0, [r7, #4]
 801389c:	f7ff ff6c 	bl	8013778 <xEventGroupSetBits>
}
 80138a0:	bf00      	nop
 80138a2:	3708      	adds	r7, #8
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bd80      	pop	{r7, pc}

080138a8 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 80138a8:	b580      	push	{r7, lr}
 80138aa:	b082      	sub	sp, #8
 80138ac:	af00      	add	r7, sp, #0
 80138ae:	6078      	str	r0, [r7, #4]
 80138b0:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80138b2:	6839      	ldr	r1, [r7, #0]
 80138b4:	6878      	ldr	r0, [r7, #4]
 80138b6:	f7ff feef 	bl	8013698 <xEventGroupClearBits>
}
 80138ba:	bf00      	nop
 80138bc:	3708      	adds	r7, #8
 80138be:	46bd      	mov	sp, r7
 80138c0:	bd80      	pop	{r7, pc}

080138c2 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80138c2:	b480      	push	{r7}
 80138c4:	b087      	sub	sp, #28
 80138c6:	af00      	add	r7, sp, #0
 80138c8:	60f8      	str	r0, [r7, #12]
 80138ca:	60b9      	str	r1, [r7, #8]
 80138cc:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80138ce:	2300      	movs	r3, #0
 80138d0:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d107      	bne.n	80138e8 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80138d8:	68fa      	ldr	r2, [r7, #12]
 80138da:	68bb      	ldr	r3, [r7, #8]
 80138dc:	4013      	ands	r3, r2
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d00a      	beq.n	80138f8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80138e2:	2301      	movs	r3, #1
 80138e4:	617b      	str	r3, [r7, #20]
 80138e6:	e007      	b.n	80138f8 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80138e8:	68fa      	ldr	r2, [r7, #12]
 80138ea:	68bb      	ldr	r3, [r7, #8]
 80138ec:	4013      	ands	r3, r2
 80138ee:	68ba      	ldr	r2, [r7, #8]
 80138f0:	429a      	cmp	r2, r3
 80138f2:	d101      	bne.n	80138f8 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80138f4:	2301      	movs	r3, #1
 80138f6:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80138f8:	697b      	ldr	r3, [r7, #20]
}
 80138fa:	4618      	mov	r0, r3
 80138fc:	371c      	adds	r7, #28
 80138fe:	46bd      	mov	sp, r7
 8013900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013904:	4770      	bx	lr
	...

08013908 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8013908:	b580      	push	{r7, lr}
 801390a:	b086      	sub	sp, #24
 801390c:	af00      	add	r7, sp, #0
 801390e:	60f8      	str	r0, [r7, #12]
 8013910:	60b9      	str	r1, [r7, #8]
 8013912:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	68ba      	ldr	r2, [r7, #8]
 8013918:	68f9      	ldr	r1, [r7, #12]
 801391a:	4804      	ldr	r0, [pc, #16]	; (801392c <xEventGroupSetBitsFromISR+0x24>)
 801391c:	f002 fa86 	bl	8015e2c <xTimerPendFunctionCallFromISR>
 8013920:	6178      	str	r0, [r7, #20]

		return xReturn;
 8013922:	697b      	ldr	r3, [r7, #20]
	}
 8013924:	4618      	mov	r0, r3
 8013926:	3718      	adds	r7, #24
 8013928:	46bd      	mov	sp, r7
 801392a:	bd80      	pop	{r7, pc}
 801392c:	0801388f 	.word	0x0801388f

08013930 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013930:	b480      	push	{r7}
 8013932:	b083      	sub	sp, #12
 8013934:	af00      	add	r7, sp, #0
 8013936:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	f103 0208 	add.w	r2, r3, #8
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013948:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	f103 0208 	add.w	r2, r3, #8
 8013950:	687b      	ldr	r3, [r7, #4]
 8013952:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	f103 0208 	add.w	r2, r3, #8
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2200      	movs	r2, #0
 8013962:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013964:	bf00      	nop
 8013966:	370c      	adds	r7, #12
 8013968:	46bd      	mov	sp, r7
 801396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801396e:	4770      	bx	lr

08013970 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013970:	b480      	push	{r7}
 8013972:	b083      	sub	sp, #12
 8013974:	af00      	add	r7, sp, #0
 8013976:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	2200      	movs	r2, #0
 801397c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801397e:	bf00      	nop
 8013980:	370c      	adds	r7, #12
 8013982:	46bd      	mov	sp, r7
 8013984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013988:	4770      	bx	lr

0801398a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801398a:	b480      	push	{r7}
 801398c:	b085      	sub	sp, #20
 801398e:	af00      	add	r7, sp, #0
 8013990:	6078      	str	r0, [r7, #4]
 8013992:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	685b      	ldr	r3, [r3, #4]
 8013998:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	68fa      	ldr	r2, [r7, #12]
 801399e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80139a0:	68fb      	ldr	r3, [r7, #12]
 80139a2:	689a      	ldr	r2, [r3, #8]
 80139a4:	683b      	ldr	r3, [r7, #0]
 80139a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	689b      	ldr	r3, [r3, #8]
 80139ac:	683a      	ldr	r2, [r7, #0]
 80139ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	683a      	ldr	r2, [r7, #0]
 80139b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80139b6:	683b      	ldr	r3, [r7, #0]
 80139b8:	687a      	ldr	r2, [r7, #4]
 80139ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	1c5a      	adds	r2, r3, #1
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	601a      	str	r2, [r3, #0]
}
 80139c6:	bf00      	nop
 80139c8:	3714      	adds	r7, #20
 80139ca:	46bd      	mov	sp, r7
 80139cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139d0:	4770      	bx	lr

080139d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80139d2:	b480      	push	{r7}
 80139d4:	b085      	sub	sp, #20
 80139d6:	af00      	add	r7, sp, #0
 80139d8:	6078      	str	r0, [r7, #4]
 80139da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80139dc:	683b      	ldr	r3, [r7, #0]
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80139e2:	68bb      	ldr	r3, [r7, #8]
 80139e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80139e8:	d103      	bne.n	80139f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	691b      	ldr	r3, [r3, #16]
 80139ee:	60fb      	str	r3, [r7, #12]
 80139f0:	e00c      	b.n	8013a0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	3308      	adds	r3, #8
 80139f6:	60fb      	str	r3, [r7, #12]
 80139f8:	e002      	b.n	8013a00 <vListInsert+0x2e>
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	685b      	ldr	r3, [r3, #4]
 80139fe:	60fb      	str	r3, [r7, #12]
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	685b      	ldr	r3, [r3, #4]
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	68ba      	ldr	r2, [r7, #8]
 8013a08:	429a      	cmp	r2, r3
 8013a0a:	d2f6      	bcs.n	80139fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	685a      	ldr	r2, [r3, #4]
 8013a10:	683b      	ldr	r3, [r7, #0]
 8013a12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013a14:	683b      	ldr	r3, [r7, #0]
 8013a16:	685b      	ldr	r3, [r3, #4]
 8013a18:	683a      	ldr	r2, [r7, #0]
 8013a1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013a1c:	683b      	ldr	r3, [r7, #0]
 8013a1e:	68fa      	ldr	r2, [r7, #12]
 8013a20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	683a      	ldr	r2, [r7, #0]
 8013a26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013a28:	683b      	ldr	r3, [r7, #0]
 8013a2a:	687a      	ldr	r2, [r7, #4]
 8013a2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	681b      	ldr	r3, [r3, #0]
 8013a32:	1c5a      	adds	r2, r3, #1
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	601a      	str	r2, [r3, #0]
}
 8013a38:	bf00      	nop
 8013a3a:	3714      	adds	r7, #20
 8013a3c:	46bd      	mov	sp, r7
 8013a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a42:	4770      	bx	lr

08013a44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013a44:	b480      	push	{r7}
 8013a46:	b085      	sub	sp, #20
 8013a48:	af00      	add	r7, sp, #0
 8013a4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	691b      	ldr	r3, [r3, #16]
 8013a50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013a52:	687b      	ldr	r3, [r7, #4]
 8013a54:	685b      	ldr	r3, [r3, #4]
 8013a56:	687a      	ldr	r2, [r7, #4]
 8013a58:	6892      	ldr	r2, [r2, #8]
 8013a5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	689b      	ldr	r3, [r3, #8]
 8013a60:	687a      	ldr	r2, [r7, #4]
 8013a62:	6852      	ldr	r2, [r2, #4]
 8013a64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	685b      	ldr	r3, [r3, #4]
 8013a6a:	687a      	ldr	r2, [r7, #4]
 8013a6c:	429a      	cmp	r2, r3
 8013a6e:	d103      	bne.n	8013a78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	689a      	ldr	r2, [r3, #8]
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013a7e:	68fb      	ldr	r3, [r7, #12]
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	1e5a      	subs	r2, r3, #1
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013a88:	68fb      	ldr	r3, [r7, #12]
 8013a8a:	681b      	ldr	r3, [r3, #0]
}
 8013a8c:	4618      	mov	r0, r3
 8013a8e:	3714      	adds	r7, #20
 8013a90:	46bd      	mov	sp, r7
 8013a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a96:	4770      	bx	lr

08013a98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013a98:	b580      	push	{r7, lr}
 8013a9a:	b084      	sub	sp, #16
 8013a9c:	af00      	add	r7, sp, #0
 8013a9e:	6078      	str	r0, [r7, #4]
 8013aa0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d10a      	bne.n	8013ac2 <xQueueGenericReset+0x2a>
	__asm volatile
 8013aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ab0:	f383 8811 	msr	BASEPRI, r3
 8013ab4:	f3bf 8f6f 	isb	sy
 8013ab8:	f3bf 8f4f 	dsb	sy
 8013abc:	60bb      	str	r3, [r7, #8]
}
 8013abe:	bf00      	nop
 8013ac0:	e7fe      	b.n	8013ac0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8013ac2:	f002 faff 	bl	80160c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013ac6:	68fb      	ldr	r3, [r7, #12]
 8013ac8:	681a      	ldr	r2, [r3, #0]
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013ace:	68f9      	ldr	r1, [r7, #12]
 8013ad0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013ad2:	fb01 f303 	mul.w	r3, r1, r3
 8013ad6:	441a      	add	r2, r3
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	2200      	movs	r2, #0
 8013ae0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013ae2:	68fb      	ldr	r3, [r7, #12]
 8013ae4:	681a      	ldr	r2, [r3, #0]
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	681a      	ldr	r2, [r3, #0]
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013af2:	3b01      	subs	r3, #1
 8013af4:	68f9      	ldr	r1, [r7, #12]
 8013af6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8013af8:	fb01 f303 	mul.w	r3, r1, r3
 8013afc:	441a      	add	r2, r3
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	22ff      	movs	r2, #255	; 0xff
 8013b06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	22ff      	movs	r2, #255	; 0xff
 8013b0e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d114      	bne.n	8013b42 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013b18:	68fb      	ldr	r3, [r7, #12]
 8013b1a:	691b      	ldr	r3, [r3, #16]
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d01a      	beq.n	8013b56 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013b20:	68fb      	ldr	r3, [r7, #12]
 8013b22:	3310      	adds	r3, #16
 8013b24:	4618      	mov	r0, r3
 8013b26:	f001 fb1b 	bl	8015160 <xTaskRemoveFromEventList>
 8013b2a:	4603      	mov	r3, r0
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d012      	beq.n	8013b56 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013b30:	4b0c      	ldr	r3, [pc, #48]	; (8013b64 <xQueueGenericReset+0xcc>)
 8013b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b36:	601a      	str	r2, [r3, #0]
 8013b38:	f3bf 8f4f 	dsb	sy
 8013b3c:	f3bf 8f6f 	isb	sy
 8013b40:	e009      	b.n	8013b56 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	3310      	adds	r3, #16
 8013b46:	4618      	mov	r0, r3
 8013b48:	f7ff fef2 	bl	8013930 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	3324      	adds	r3, #36	; 0x24
 8013b50:	4618      	mov	r0, r3
 8013b52:	f7ff feed 	bl	8013930 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013b56:	f002 fae5 	bl	8016124 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013b5a:	2301      	movs	r3, #1
}
 8013b5c:	4618      	mov	r0, r3
 8013b5e:	3710      	adds	r7, #16
 8013b60:	46bd      	mov	sp, r7
 8013b62:	bd80      	pop	{r7, pc}
 8013b64:	e000ed04 	.word	0xe000ed04

08013b68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013b68:	b580      	push	{r7, lr}
 8013b6a:	b08e      	sub	sp, #56	; 0x38
 8013b6c:	af02      	add	r7, sp, #8
 8013b6e:	60f8      	str	r0, [r7, #12]
 8013b70:	60b9      	str	r1, [r7, #8]
 8013b72:	607a      	str	r2, [r7, #4]
 8013b74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d10a      	bne.n	8013b92 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8013b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b80:	f383 8811 	msr	BASEPRI, r3
 8013b84:	f3bf 8f6f 	isb	sy
 8013b88:	f3bf 8f4f 	dsb	sy
 8013b8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013b8e:	bf00      	nop
 8013b90:	e7fe      	b.n	8013b90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013b92:	683b      	ldr	r3, [r7, #0]
 8013b94:	2b00      	cmp	r3, #0
 8013b96:	d10a      	bne.n	8013bae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8013b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b9c:	f383 8811 	msr	BASEPRI, r3
 8013ba0:	f3bf 8f6f 	isb	sy
 8013ba4:	f3bf 8f4f 	dsb	sy
 8013ba8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013baa:	bf00      	nop
 8013bac:	e7fe      	b.n	8013bac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d002      	beq.n	8013bba <xQueueGenericCreateStatic+0x52>
 8013bb4:	68bb      	ldr	r3, [r7, #8]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d001      	beq.n	8013bbe <xQueueGenericCreateStatic+0x56>
 8013bba:	2301      	movs	r3, #1
 8013bbc:	e000      	b.n	8013bc0 <xQueueGenericCreateStatic+0x58>
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d10a      	bne.n	8013bda <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8013bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bc8:	f383 8811 	msr	BASEPRI, r3
 8013bcc:	f3bf 8f6f 	isb	sy
 8013bd0:	f3bf 8f4f 	dsb	sy
 8013bd4:	623b      	str	r3, [r7, #32]
}
 8013bd6:	bf00      	nop
 8013bd8:	e7fe      	b.n	8013bd8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d102      	bne.n	8013be6 <xQueueGenericCreateStatic+0x7e>
 8013be0:	68bb      	ldr	r3, [r7, #8]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d101      	bne.n	8013bea <xQueueGenericCreateStatic+0x82>
 8013be6:	2301      	movs	r3, #1
 8013be8:	e000      	b.n	8013bec <xQueueGenericCreateStatic+0x84>
 8013bea:	2300      	movs	r3, #0
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d10a      	bne.n	8013c06 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8013bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bf4:	f383 8811 	msr	BASEPRI, r3
 8013bf8:	f3bf 8f6f 	isb	sy
 8013bfc:	f3bf 8f4f 	dsb	sy
 8013c00:	61fb      	str	r3, [r7, #28]
}
 8013c02:	bf00      	nop
 8013c04:	e7fe      	b.n	8013c04 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013c06:	2350      	movs	r3, #80	; 0x50
 8013c08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013c0a:	697b      	ldr	r3, [r7, #20]
 8013c0c:	2b50      	cmp	r3, #80	; 0x50
 8013c0e:	d00a      	beq.n	8013c26 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8013c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c14:	f383 8811 	msr	BASEPRI, r3
 8013c18:	f3bf 8f6f 	isb	sy
 8013c1c:	f3bf 8f4f 	dsb	sy
 8013c20:	61bb      	str	r3, [r7, #24]
}
 8013c22:	bf00      	nop
 8013c24:	e7fe      	b.n	8013c24 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013c26:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013c28:	683b      	ldr	r3, [r7, #0]
 8013c2a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8013c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d00d      	beq.n	8013c4e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c34:	2201      	movs	r2, #1
 8013c36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013c3a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8013c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c40:	9300      	str	r3, [sp, #0]
 8013c42:	4613      	mov	r3, r2
 8013c44:	687a      	ldr	r2, [r7, #4]
 8013c46:	68b9      	ldr	r1, [r7, #8]
 8013c48:	68f8      	ldr	r0, [r7, #12]
 8013c4a:	f000 f83f 	bl	8013ccc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8013c50:	4618      	mov	r0, r3
 8013c52:	3730      	adds	r7, #48	; 0x30
 8013c54:	46bd      	mov	sp, r7
 8013c56:	bd80      	pop	{r7, pc}

08013c58 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b08a      	sub	sp, #40	; 0x28
 8013c5c:	af02      	add	r7, sp, #8
 8013c5e:	60f8      	str	r0, [r7, #12]
 8013c60:	60b9      	str	r1, [r7, #8]
 8013c62:	4613      	mov	r3, r2
 8013c64:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d10a      	bne.n	8013c82 <xQueueGenericCreate+0x2a>
	__asm volatile
 8013c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c70:	f383 8811 	msr	BASEPRI, r3
 8013c74:	f3bf 8f6f 	isb	sy
 8013c78:	f3bf 8f4f 	dsb	sy
 8013c7c:	613b      	str	r3, [r7, #16]
}
 8013c7e:	bf00      	nop
 8013c80:	e7fe      	b.n	8013c80 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	68ba      	ldr	r2, [r7, #8]
 8013c86:	fb02 f303 	mul.w	r3, r2, r3
 8013c8a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013c8c:	69fb      	ldr	r3, [r7, #28]
 8013c8e:	3350      	adds	r3, #80	; 0x50
 8013c90:	4618      	mov	r0, r3
 8013c92:	f002 fb39 	bl	8016308 <pvPortMalloc>
 8013c96:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8013c98:	69bb      	ldr	r3, [r7, #24]
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d011      	beq.n	8013cc2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8013c9e:	69bb      	ldr	r3, [r7, #24]
 8013ca0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013ca2:	697b      	ldr	r3, [r7, #20]
 8013ca4:	3350      	adds	r3, #80	; 0x50
 8013ca6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013ca8:	69bb      	ldr	r3, [r7, #24]
 8013caa:	2200      	movs	r2, #0
 8013cac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013cb0:	79fa      	ldrb	r2, [r7, #7]
 8013cb2:	69bb      	ldr	r3, [r7, #24]
 8013cb4:	9300      	str	r3, [sp, #0]
 8013cb6:	4613      	mov	r3, r2
 8013cb8:	697a      	ldr	r2, [r7, #20]
 8013cba:	68b9      	ldr	r1, [r7, #8]
 8013cbc:	68f8      	ldr	r0, [r7, #12]
 8013cbe:	f000 f805 	bl	8013ccc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013cc2:	69bb      	ldr	r3, [r7, #24]
	}
 8013cc4:	4618      	mov	r0, r3
 8013cc6:	3720      	adds	r7, #32
 8013cc8:	46bd      	mov	sp, r7
 8013cca:	bd80      	pop	{r7, pc}

08013ccc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013ccc:	b580      	push	{r7, lr}
 8013cce:	b084      	sub	sp, #16
 8013cd0:	af00      	add	r7, sp, #0
 8013cd2:	60f8      	str	r0, [r7, #12]
 8013cd4:	60b9      	str	r1, [r7, #8]
 8013cd6:	607a      	str	r2, [r7, #4]
 8013cd8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013cda:	68bb      	ldr	r3, [r7, #8]
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d103      	bne.n	8013ce8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8013ce0:	69bb      	ldr	r3, [r7, #24]
 8013ce2:	69ba      	ldr	r2, [r7, #24]
 8013ce4:	601a      	str	r2, [r3, #0]
 8013ce6:	e002      	b.n	8013cee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013ce8:	69bb      	ldr	r3, [r7, #24]
 8013cea:	687a      	ldr	r2, [r7, #4]
 8013cec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8013cee:	69bb      	ldr	r3, [r7, #24]
 8013cf0:	68fa      	ldr	r2, [r7, #12]
 8013cf2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013cf4:	69bb      	ldr	r3, [r7, #24]
 8013cf6:	68ba      	ldr	r2, [r7, #8]
 8013cf8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013cfa:	2101      	movs	r1, #1
 8013cfc:	69b8      	ldr	r0, [r7, #24]
 8013cfe:	f7ff fecb 	bl	8013a98 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8013d02:	69bb      	ldr	r3, [r7, #24]
 8013d04:	78fa      	ldrb	r2, [r7, #3]
 8013d06:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013d0a:	bf00      	nop
 8013d0c:	3710      	adds	r7, #16
 8013d0e:	46bd      	mov	sp, r7
 8013d10:	bd80      	pop	{r7, pc}
	...

08013d14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8013d14:	b580      	push	{r7, lr}
 8013d16:	b08e      	sub	sp, #56	; 0x38
 8013d18:	af00      	add	r7, sp, #0
 8013d1a:	60f8      	str	r0, [r7, #12]
 8013d1c:	60b9      	str	r1, [r7, #8]
 8013d1e:	607a      	str	r2, [r7, #4]
 8013d20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013d22:	2300      	movs	r3, #0
 8013d24:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013d26:	68fb      	ldr	r3, [r7, #12]
 8013d28:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d10a      	bne.n	8013d46 <xQueueGenericSend+0x32>
	__asm volatile
 8013d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d34:	f383 8811 	msr	BASEPRI, r3
 8013d38:	f3bf 8f6f 	isb	sy
 8013d3c:	f3bf 8f4f 	dsb	sy
 8013d40:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013d42:	bf00      	nop
 8013d44:	e7fe      	b.n	8013d44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013d46:	68bb      	ldr	r3, [r7, #8]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d103      	bne.n	8013d54 <xQueueGenericSend+0x40>
 8013d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	d101      	bne.n	8013d58 <xQueueGenericSend+0x44>
 8013d54:	2301      	movs	r3, #1
 8013d56:	e000      	b.n	8013d5a <xQueueGenericSend+0x46>
 8013d58:	2300      	movs	r3, #0
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	d10a      	bne.n	8013d74 <xQueueGenericSend+0x60>
	__asm volatile
 8013d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d62:	f383 8811 	msr	BASEPRI, r3
 8013d66:	f3bf 8f6f 	isb	sy
 8013d6a:	f3bf 8f4f 	dsb	sy
 8013d6e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013d70:	bf00      	nop
 8013d72:	e7fe      	b.n	8013d72 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013d74:	683b      	ldr	r3, [r7, #0]
 8013d76:	2b02      	cmp	r3, #2
 8013d78:	d103      	bne.n	8013d82 <xQueueGenericSend+0x6e>
 8013d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013d7e:	2b01      	cmp	r3, #1
 8013d80:	d101      	bne.n	8013d86 <xQueueGenericSend+0x72>
 8013d82:	2301      	movs	r3, #1
 8013d84:	e000      	b.n	8013d88 <xQueueGenericSend+0x74>
 8013d86:	2300      	movs	r3, #0
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d10a      	bne.n	8013da2 <xQueueGenericSend+0x8e>
	__asm volatile
 8013d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d90:	f383 8811 	msr	BASEPRI, r3
 8013d94:	f3bf 8f6f 	isb	sy
 8013d98:	f3bf 8f4f 	dsb	sy
 8013d9c:	623b      	str	r3, [r7, #32]
}
 8013d9e:	bf00      	nop
 8013da0:	e7fe      	b.n	8013da0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013da2:	f001 fbfd 	bl	80155a0 <xTaskGetSchedulerState>
 8013da6:	4603      	mov	r3, r0
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d102      	bne.n	8013db2 <xQueueGenericSend+0x9e>
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	2b00      	cmp	r3, #0
 8013db0:	d101      	bne.n	8013db6 <xQueueGenericSend+0xa2>
 8013db2:	2301      	movs	r3, #1
 8013db4:	e000      	b.n	8013db8 <xQueueGenericSend+0xa4>
 8013db6:	2300      	movs	r3, #0
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d10a      	bne.n	8013dd2 <xQueueGenericSend+0xbe>
	__asm volatile
 8013dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013dc0:	f383 8811 	msr	BASEPRI, r3
 8013dc4:	f3bf 8f6f 	isb	sy
 8013dc8:	f3bf 8f4f 	dsb	sy
 8013dcc:	61fb      	str	r3, [r7, #28]
}
 8013dce:	bf00      	nop
 8013dd0:	e7fe      	b.n	8013dd0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013dd2:	f002 f977 	bl	80160c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013dde:	429a      	cmp	r2, r3
 8013de0:	d302      	bcc.n	8013de8 <xQueueGenericSend+0xd4>
 8013de2:	683b      	ldr	r3, [r7, #0]
 8013de4:	2b02      	cmp	r3, #2
 8013de6:	d129      	bne.n	8013e3c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013de8:	683a      	ldr	r2, [r7, #0]
 8013dea:	68b9      	ldr	r1, [r7, #8]
 8013dec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013dee:	f000 fa8b 	bl	8014308 <prvCopyDataToQueue>
 8013df2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d010      	beq.n	8013e1e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dfe:	3324      	adds	r3, #36	; 0x24
 8013e00:	4618      	mov	r0, r3
 8013e02:	f001 f9ad 	bl	8015160 <xTaskRemoveFromEventList>
 8013e06:	4603      	mov	r3, r0
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d013      	beq.n	8013e34 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8013e0c:	4b3f      	ldr	r3, [pc, #252]	; (8013f0c <xQueueGenericSend+0x1f8>)
 8013e0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e12:	601a      	str	r2, [r3, #0]
 8013e14:	f3bf 8f4f 	dsb	sy
 8013e18:	f3bf 8f6f 	isb	sy
 8013e1c:	e00a      	b.n	8013e34 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8013e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d007      	beq.n	8013e34 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013e24:	4b39      	ldr	r3, [pc, #228]	; (8013f0c <xQueueGenericSend+0x1f8>)
 8013e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013e2a:	601a      	str	r2, [r3, #0]
 8013e2c:	f3bf 8f4f 	dsb	sy
 8013e30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013e34:	f002 f976 	bl	8016124 <vPortExitCritical>
				return pdPASS;
 8013e38:	2301      	movs	r3, #1
 8013e3a:	e063      	b.n	8013f04 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d103      	bne.n	8013e4a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013e42:	f002 f96f 	bl	8016124 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8013e46:	2300      	movs	r3, #0
 8013e48:	e05c      	b.n	8013f04 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d106      	bne.n	8013e5e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013e50:	f107 0314 	add.w	r3, r7, #20
 8013e54:	4618      	mov	r0, r3
 8013e56:	f001 fa49 	bl	80152ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013e5a:	2301      	movs	r3, #1
 8013e5c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013e5e:	f002 f961 	bl	8016124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013e62:	f000 ff15 	bl	8014c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013e66:	f002 f92d 	bl	80160c4 <vPortEnterCritical>
 8013e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013e70:	b25b      	sxtb	r3, r3
 8013e72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013e76:	d103      	bne.n	8013e80 <xQueueGenericSend+0x16c>
 8013e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013e86:	b25b      	sxtb	r3, r3
 8013e88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013e8c:	d103      	bne.n	8013e96 <xQueueGenericSend+0x182>
 8013e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e90:	2200      	movs	r2, #0
 8013e92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013e96:	f002 f945 	bl	8016124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013e9a:	1d3a      	adds	r2, r7, #4
 8013e9c:	f107 0314 	add.w	r3, r7, #20
 8013ea0:	4611      	mov	r1, r2
 8013ea2:	4618      	mov	r0, r3
 8013ea4:	f001 fa38 	bl	8015318 <xTaskCheckForTimeOut>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d124      	bne.n	8013ef8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013eae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013eb0:	f000 fb22 	bl	80144f8 <prvIsQueueFull>
 8013eb4:	4603      	mov	r3, r0
 8013eb6:	2b00      	cmp	r3, #0
 8013eb8:	d018      	beq.n	8013eec <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ebc:	3310      	adds	r3, #16
 8013ebe:	687a      	ldr	r2, [r7, #4]
 8013ec0:	4611      	mov	r1, r2
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	f001 f8c0 	bl	8015048 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8013ec8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013eca:	f000 faad 	bl	8014428 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013ece:	f000 feed 	bl	8014cac <xTaskResumeAll>
 8013ed2:	4603      	mov	r3, r0
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	f47f af7c 	bne.w	8013dd2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8013eda:	4b0c      	ldr	r3, [pc, #48]	; (8013f0c <xQueueGenericSend+0x1f8>)
 8013edc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ee0:	601a      	str	r2, [r3, #0]
 8013ee2:	f3bf 8f4f 	dsb	sy
 8013ee6:	f3bf 8f6f 	isb	sy
 8013eea:	e772      	b.n	8013dd2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013eec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013eee:	f000 fa9b 	bl	8014428 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013ef2:	f000 fedb 	bl	8014cac <xTaskResumeAll>
 8013ef6:	e76c      	b.n	8013dd2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8013ef8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013efa:	f000 fa95 	bl	8014428 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013efe:	f000 fed5 	bl	8014cac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013f02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013f04:	4618      	mov	r0, r3
 8013f06:	3738      	adds	r7, #56	; 0x38
 8013f08:	46bd      	mov	sp, r7
 8013f0a:	bd80      	pop	{r7, pc}
 8013f0c:	e000ed04 	.word	0xe000ed04

08013f10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8013f10:	b580      	push	{r7, lr}
 8013f12:	b090      	sub	sp, #64	; 0x40
 8013f14:	af00      	add	r7, sp, #0
 8013f16:	60f8      	str	r0, [r7, #12]
 8013f18:	60b9      	str	r1, [r7, #8]
 8013f1a:	607a      	str	r2, [r7, #4]
 8013f1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013f1e:	68fb      	ldr	r3, [r7, #12]
 8013f20:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8013f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d10a      	bne.n	8013f3e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8013f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f2c:	f383 8811 	msr	BASEPRI, r3
 8013f30:	f3bf 8f6f 	isb	sy
 8013f34:	f3bf 8f4f 	dsb	sy
 8013f38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013f3a:	bf00      	nop
 8013f3c:	e7fe      	b.n	8013f3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d103      	bne.n	8013f4c <xQueueGenericSendFromISR+0x3c>
 8013f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d101      	bne.n	8013f50 <xQueueGenericSendFromISR+0x40>
 8013f4c:	2301      	movs	r3, #1
 8013f4e:	e000      	b.n	8013f52 <xQueueGenericSendFromISR+0x42>
 8013f50:	2300      	movs	r3, #0
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d10a      	bne.n	8013f6c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8013f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f5a:	f383 8811 	msr	BASEPRI, r3
 8013f5e:	f3bf 8f6f 	isb	sy
 8013f62:	f3bf 8f4f 	dsb	sy
 8013f66:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013f68:	bf00      	nop
 8013f6a:	e7fe      	b.n	8013f6a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013f6c:	683b      	ldr	r3, [r7, #0]
 8013f6e:	2b02      	cmp	r3, #2
 8013f70:	d103      	bne.n	8013f7a <xQueueGenericSendFromISR+0x6a>
 8013f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013f76:	2b01      	cmp	r3, #1
 8013f78:	d101      	bne.n	8013f7e <xQueueGenericSendFromISR+0x6e>
 8013f7a:	2301      	movs	r3, #1
 8013f7c:	e000      	b.n	8013f80 <xQueueGenericSendFromISR+0x70>
 8013f7e:	2300      	movs	r3, #0
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d10a      	bne.n	8013f9a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f88:	f383 8811 	msr	BASEPRI, r3
 8013f8c:	f3bf 8f6f 	isb	sy
 8013f90:	f3bf 8f4f 	dsb	sy
 8013f94:	623b      	str	r3, [r7, #32]
}
 8013f96:	bf00      	nop
 8013f98:	e7fe      	b.n	8013f98 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013f9a:	f002 f975 	bl	8016288 <vPortValidateInterruptPriority>
	__asm volatile
 8013f9e:	f3ef 8211 	mrs	r2, BASEPRI
 8013fa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fa6:	f383 8811 	msr	BASEPRI, r3
 8013faa:	f3bf 8f6f 	isb	sy
 8013fae:	f3bf 8f4f 	dsb	sy
 8013fb2:	61fa      	str	r2, [r7, #28]
 8013fb4:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8013fb6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013fb8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013fc2:	429a      	cmp	r2, r3
 8013fc4:	d302      	bcc.n	8013fcc <xQueueGenericSendFromISR+0xbc>
 8013fc6:	683b      	ldr	r3, [r7, #0]
 8013fc8:	2b02      	cmp	r3, #2
 8013fca:	d12f      	bne.n	801402c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013fd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013fda:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013fdc:	683a      	ldr	r2, [r7, #0]
 8013fde:	68b9      	ldr	r1, [r7, #8]
 8013fe0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013fe2:	f000 f991 	bl	8014308 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013fe6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8013fea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8013fee:	d112      	bne.n	8014016 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d016      	beq.n	8014026 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ffa:	3324      	adds	r3, #36	; 0x24
 8013ffc:	4618      	mov	r0, r3
 8013ffe:	f001 f8af 	bl	8015160 <xTaskRemoveFromEventList>
 8014002:	4603      	mov	r3, r0
 8014004:	2b00      	cmp	r3, #0
 8014006:	d00e      	beq.n	8014026 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d00b      	beq.n	8014026 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	2201      	movs	r2, #1
 8014012:	601a      	str	r2, [r3, #0]
 8014014:	e007      	b.n	8014026 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014016:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801401a:	3301      	adds	r3, #1
 801401c:	b2db      	uxtb	r3, r3
 801401e:	b25a      	sxtb	r2, r3
 8014020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014022:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014026:	2301      	movs	r3, #1
 8014028:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801402a:	e001      	b.n	8014030 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801402c:	2300      	movs	r3, #0
 801402e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014032:	617b      	str	r3, [r7, #20]
	__asm volatile
 8014034:	697b      	ldr	r3, [r7, #20]
 8014036:	f383 8811 	msr	BASEPRI, r3
}
 801403a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801403c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801403e:	4618      	mov	r0, r3
 8014040:	3740      	adds	r7, #64	; 0x40
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}
	...

08014048 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b08c      	sub	sp, #48	; 0x30
 801404c:	af00      	add	r7, sp, #0
 801404e:	60f8      	str	r0, [r7, #12]
 8014050:	60b9      	str	r1, [r7, #8]
 8014052:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014054:	2300      	movs	r3, #0
 8014056:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801405c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801405e:	2b00      	cmp	r3, #0
 8014060:	d10a      	bne.n	8014078 <xQueueReceive+0x30>
	__asm volatile
 8014062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014066:	f383 8811 	msr	BASEPRI, r3
 801406a:	f3bf 8f6f 	isb	sy
 801406e:	f3bf 8f4f 	dsb	sy
 8014072:	623b      	str	r3, [r7, #32]
}
 8014074:	bf00      	nop
 8014076:	e7fe      	b.n	8014076 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014078:	68bb      	ldr	r3, [r7, #8]
 801407a:	2b00      	cmp	r3, #0
 801407c:	d103      	bne.n	8014086 <xQueueReceive+0x3e>
 801407e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014082:	2b00      	cmp	r3, #0
 8014084:	d101      	bne.n	801408a <xQueueReceive+0x42>
 8014086:	2301      	movs	r3, #1
 8014088:	e000      	b.n	801408c <xQueueReceive+0x44>
 801408a:	2300      	movs	r3, #0
 801408c:	2b00      	cmp	r3, #0
 801408e:	d10a      	bne.n	80140a6 <xQueueReceive+0x5e>
	__asm volatile
 8014090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014094:	f383 8811 	msr	BASEPRI, r3
 8014098:	f3bf 8f6f 	isb	sy
 801409c:	f3bf 8f4f 	dsb	sy
 80140a0:	61fb      	str	r3, [r7, #28]
}
 80140a2:	bf00      	nop
 80140a4:	e7fe      	b.n	80140a4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80140a6:	f001 fa7b 	bl	80155a0 <xTaskGetSchedulerState>
 80140aa:	4603      	mov	r3, r0
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d102      	bne.n	80140b6 <xQueueReceive+0x6e>
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d101      	bne.n	80140ba <xQueueReceive+0x72>
 80140b6:	2301      	movs	r3, #1
 80140b8:	e000      	b.n	80140bc <xQueueReceive+0x74>
 80140ba:	2300      	movs	r3, #0
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d10a      	bne.n	80140d6 <xQueueReceive+0x8e>
	__asm volatile
 80140c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140c4:	f383 8811 	msr	BASEPRI, r3
 80140c8:	f3bf 8f6f 	isb	sy
 80140cc:	f3bf 8f4f 	dsb	sy
 80140d0:	61bb      	str	r3, [r7, #24]
}
 80140d2:	bf00      	nop
 80140d4:	e7fe      	b.n	80140d4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80140d6:	f001 fff5 	bl	80160c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80140da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80140de:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80140e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d01f      	beq.n	8014126 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80140e6:	68b9      	ldr	r1, [r7, #8]
 80140e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80140ea:	f000 f977 	bl	80143dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80140ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80140f0:	1e5a      	subs	r2, r3, #1
 80140f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140f4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80140f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140f8:	691b      	ldr	r3, [r3, #16]
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d00f      	beq.n	801411e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80140fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014100:	3310      	adds	r3, #16
 8014102:	4618      	mov	r0, r3
 8014104:	f001 f82c 	bl	8015160 <xTaskRemoveFromEventList>
 8014108:	4603      	mov	r3, r0
 801410a:	2b00      	cmp	r3, #0
 801410c:	d007      	beq.n	801411e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801410e:	4b3d      	ldr	r3, [pc, #244]	; (8014204 <xQueueReceive+0x1bc>)
 8014110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014114:	601a      	str	r2, [r3, #0]
 8014116:	f3bf 8f4f 	dsb	sy
 801411a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801411e:	f002 f801 	bl	8016124 <vPortExitCritical>
				return pdPASS;
 8014122:	2301      	movs	r3, #1
 8014124:	e069      	b.n	80141fa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d103      	bne.n	8014134 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801412c:	f001 fffa 	bl	8016124 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8014130:	2300      	movs	r3, #0
 8014132:	e062      	b.n	80141fa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014136:	2b00      	cmp	r3, #0
 8014138:	d106      	bne.n	8014148 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801413a:	f107 0310 	add.w	r3, r7, #16
 801413e:	4618      	mov	r0, r3
 8014140:	f001 f8d4 	bl	80152ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014144:	2301      	movs	r3, #1
 8014146:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014148:	f001 ffec 	bl	8016124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801414c:	f000 fda0 	bl	8014c90 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014150:	f001 ffb8 	bl	80160c4 <vPortEnterCritical>
 8014154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014156:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801415a:	b25b      	sxtb	r3, r3
 801415c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014160:	d103      	bne.n	801416a <xQueueReceive+0x122>
 8014162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014164:	2200      	movs	r2, #0
 8014166:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801416a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801416c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014170:	b25b      	sxtb	r3, r3
 8014172:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014176:	d103      	bne.n	8014180 <xQueueReceive+0x138>
 8014178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801417a:	2200      	movs	r2, #0
 801417c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014180:	f001 ffd0 	bl	8016124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014184:	1d3a      	adds	r2, r7, #4
 8014186:	f107 0310 	add.w	r3, r7, #16
 801418a:	4611      	mov	r1, r2
 801418c:	4618      	mov	r0, r3
 801418e:	f001 f8c3 	bl	8015318 <xTaskCheckForTimeOut>
 8014192:	4603      	mov	r3, r0
 8014194:	2b00      	cmp	r3, #0
 8014196:	d123      	bne.n	80141e0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014198:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801419a:	f000 f997 	bl	80144cc <prvIsQueueEmpty>
 801419e:	4603      	mov	r3, r0
 80141a0:	2b00      	cmp	r3, #0
 80141a2:	d017      	beq.n	80141d4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80141a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141a6:	3324      	adds	r3, #36	; 0x24
 80141a8:	687a      	ldr	r2, [r7, #4]
 80141aa:	4611      	mov	r1, r2
 80141ac:	4618      	mov	r0, r3
 80141ae:	f000 ff4b 	bl	8015048 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80141b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80141b4:	f000 f938 	bl	8014428 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80141b8:	f000 fd78 	bl	8014cac <xTaskResumeAll>
 80141bc:	4603      	mov	r3, r0
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d189      	bne.n	80140d6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80141c2:	4b10      	ldr	r3, [pc, #64]	; (8014204 <xQueueReceive+0x1bc>)
 80141c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80141c8:	601a      	str	r2, [r3, #0]
 80141ca:	f3bf 8f4f 	dsb	sy
 80141ce:	f3bf 8f6f 	isb	sy
 80141d2:	e780      	b.n	80140d6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80141d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80141d6:	f000 f927 	bl	8014428 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80141da:	f000 fd67 	bl	8014cac <xTaskResumeAll>
 80141de:	e77a      	b.n	80140d6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80141e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80141e2:	f000 f921 	bl	8014428 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80141e6:	f000 fd61 	bl	8014cac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80141ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80141ec:	f000 f96e 	bl	80144cc <prvIsQueueEmpty>
 80141f0:	4603      	mov	r3, r0
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	f43f af6f 	beq.w	80140d6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80141f8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80141fa:	4618      	mov	r0, r3
 80141fc:	3730      	adds	r7, #48	; 0x30
 80141fe:	46bd      	mov	sp, r7
 8014200:	bd80      	pop	{r7, pc}
 8014202:	bf00      	nop
 8014204:	e000ed04 	.word	0xe000ed04

08014208 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8014208:	b580      	push	{r7, lr}
 801420a:	b08e      	sub	sp, #56	; 0x38
 801420c:	af00      	add	r7, sp, #0
 801420e:	60f8      	str	r0, [r7, #12]
 8014210:	60b9      	str	r1, [r7, #8]
 8014212:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014214:	68fb      	ldr	r3, [r7, #12]
 8014216:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801421a:	2b00      	cmp	r3, #0
 801421c:	d10a      	bne.n	8014234 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801421e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014222:	f383 8811 	msr	BASEPRI, r3
 8014226:	f3bf 8f6f 	isb	sy
 801422a:	f3bf 8f4f 	dsb	sy
 801422e:	623b      	str	r3, [r7, #32]
}
 8014230:	bf00      	nop
 8014232:	e7fe      	b.n	8014232 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014234:	68bb      	ldr	r3, [r7, #8]
 8014236:	2b00      	cmp	r3, #0
 8014238:	d103      	bne.n	8014242 <xQueueReceiveFromISR+0x3a>
 801423a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801423e:	2b00      	cmp	r3, #0
 8014240:	d101      	bne.n	8014246 <xQueueReceiveFromISR+0x3e>
 8014242:	2301      	movs	r3, #1
 8014244:	e000      	b.n	8014248 <xQueueReceiveFromISR+0x40>
 8014246:	2300      	movs	r3, #0
 8014248:	2b00      	cmp	r3, #0
 801424a:	d10a      	bne.n	8014262 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 801424c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014250:	f383 8811 	msr	BASEPRI, r3
 8014254:	f3bf 8f6f 	isb	sy
 8014258:	f3bf 8f4f 	dsb	sy
 801425c:	61fb      	str	r3, [r7, #28]
}
 801425e:	bf00      	nop
 8014260:	e7fe      	b.n	8014260 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014262:	f002 f811 	bl	8016288 <vPortValidateInterruptPriority>
	__asm volatile
 8014266:	f3ef 8211 	mrs	r2, BASEPRI
 801426a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801426e:	f383 8811 	msr	BASEPRI, r3
 8014272:	f3bf 8f6f 	isb	sy
 8014276:	f3bf 8f4f 	dsb	sy
 801427a:	61ba      	str	r2, [r7, #24]
 801427c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801427e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014280:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014286:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801428a:	2b00      	cmp	r3, #0
 801428c:	d02f      	beq.n	80142ee <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801428e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014290:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014298:	68b9      	ldr	r1, [r7, #8]
 801429a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801429c:	f000 f89e 	bl	80143dc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80142a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142a2:	1e5a      	subs	r2, r3, #1
 80142a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142a6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80142a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80142ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80142b0:	d112      	bne.n	80142d8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80142b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142b4:	691b      	ldr	r3, [r3, #16]
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	d016      	beq.n	80142e8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80142ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142bc:	3310      	adds	r3, #16
 80142be:	4618      	mov	r0, r3
 80142c0:	f000 ff4e 	bl	8015160 <xTaskRemoveFromEventList>
 80142c4:	4603      	mov	r3, r0
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d00e      	beq.n	80142e8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d00b      	beq.n	80142e8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	2201      	movs	r2, #1
 80142d4:	601a      	str	r2, [r3, #0]
 80142d6:	e007      	b.n	80142e8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80142d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80142dc:	3301      	adds	r3, #1
 80142de:	b2db      	uxtb	r3, r3
 80142e0:	b25a      	sxtb	r2, r3
 80142e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80142e8:	2301      	movs	r3, #1
 80142ea:	637b      	str	r3, [r7, #52]	; 0x34
 80142ec:	e001      	b.n	80142f2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80142ee:	2300      	movs	r3, #0
 80142f0:	637b      	str	r3, [r7, #52]	; 0x34
 80142f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142f4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80142f6:	693b      	ldr	r3, [r7, #16]
 80142f8:	f383 8811 	msr	BASEPRI, r3
}
 80142fc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80142fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014300:	4618      	mov	r0, r3
 8014302:	3738      	adds	r7, #56	; 0x38
 8014304:	46bd      	mov	sp, r7
 8014306:	bd80      	pop	{r7, pc}

08014308 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8014308:	b580      	push	{r7, lr}
 801430a:	b086      	sub	sp, #24
 801430c:	af00      	add	r7, sp, #0
 801430e:	60f8      	str	r0, [r7, #12]
 8014310:	60b9      	str	r1, [r7, #8]
 8014312:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8014314:	2300      	movs	r3, #0
 8014316:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801431c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801431e:	68fb      	ldr	r3, [r7, #12]
 8014320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014322:	2b00      	cmp	r3, #0
 8014324:	d10d      	bne.n	8014342 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8014326:	68fb      	ldr	r3, [r7, #12]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	2b00      	cmp	r3, #0
 801432c:	d14d      	bne.n	80143ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	689b      	ldr	r3, [r3, #8]
 8014332:	4618      	mov	r0, r3
 8014334:	f001 f952 	bl	80155dc <xTaskPriorityDisinherit>
 8014338:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801433a:	68fb      	ldr	r3, [r7, #12]
 801433c:	2200      	movs	r2, #0
 801433e:	609a      	str	r2, [r3, #8]
 8014340:	e043      	b.n	80143ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	2b00      	cmp	r3, #0
 8014346:	d119      	bne.n	801437c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014348:	68fb      	ldr	r3, [r7, #12]
 801434a:	6858      	ldr	r0, [r3, #4]
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014350:	461a      	mov	r2, r3
 8014352:	68b9      	ldr	r1, [r7, #8]
 8014354:	f002 f9fc 	bl	8016750 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014358:	68fb      	ldr	r3, [r7, #12]
 801435a:	685a      	ldr	r2, [r3, #4]
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014360:	441a      	add	r2, r3
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014366:	68fb      	ldr	r3, [r7, #12]
 8014368:	685a      	ldr	r2, [r3, #4]
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	689b      	ldr	r3, [r3, #8]
 801436e:	429a      	cmp	r2, r3
 8014370:	d32b      	bcc.n	80143ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	681a      	ldr	r2, [r3, #0]
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	605a      	str	r2, [r3, #4]
 801437a:	e026      	b.n	80143ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801437c:	68fb      	ldr	r3, [r7, #12]
 801437e:	68d8      	ldr	r0, [r3, #12]
 8014380:	68fb      	ldr	r3, [r7, #12]
 8014382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014384:	461a      	mov	r2, r3
 8014386:	68b9      	ldr	r1, [r7, #8]
 8014388:	f002 f9e2 	bl	8016750 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	68da      	ldr	r2, [r3, #12]
 8014390:	68fb      	ldr	r3, [r7, #12]
 8014392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014394:	425b      	negs	r3, r3
 8014396:	441a      	add	r2, r3
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	68da      	ldr	r2, [r3, #12]
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	429a      	cmp	r2, r3
 80143a6:	d207      	bcs.n	80143b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	689a      	ldr	r2, [r3, #8]
 80143ac:	68fb      	ldr	r3, [r7, #12]
 80143ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80143b0:	425b      	negs	r3, r3
 80143b2:	441a      	add	r2, r3
 80143b4:	68fb      	ldr	r3, [r7, #12]
 80143b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	2b02      	cmp	r3, #2
 80143bc:	d105      	bne.n	80143ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80143be:	693b      	ldr	r3, [r7, #16]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d002      	beq.n	80143ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80143c4:	693b      	ldr	r3, [r7, #16]
 80143c6:	3b01      	subs	r3, #1
 80143c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80143ca:	693b      	ldr	r3, [r7, #16]
 80143cc:	1c5a      	adds	r2, r3, #1
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80143d2:	697b      	ldr	r3, [r7, #20]
}
 80143d4:	4618      	mov	r0, r3
 80143d6:	3718      	adds	r7, #24
 80143d8:	46bd      	mov	sp, r7
 80143da:	bd80      	pop	{r7, pc}

080143dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b082      	sub	sp, #8
 80143e0:	af00      	add	r7, sp, #0
 80143e2:	6078      	str	r0, [r7, #4]
 80143e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d018      	beq.n	8014420 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80143ee:	687b      	ldr	r3, [r7, #4]
 80143f0:	68da      	ldr	r2, [r3, #12]
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80143f6:	441a      	add	r2, r3
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80143fc:	687b      	ldr	r3, [r7, #4]
 80143fe:	68da      	ldr	r2, [r3, #12]
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	689b      	ldr	r3, [r3, #8]
 8014404:	429a      	cmp	r2, r3
 8014406:	d303      	bcc.n	8014410 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	681a      	ldr	r2, [r3, #0]
 801440c:	687b      	ldr	r3, [r7, #4]
 801440e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	68d9      	ldr	r1, [r3, #12]
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014418:	461a      	mov	r2, r3
 801441a:	6838      	ldr	r0, [r7, #0]
 801441c:	f002 f998 	bl	8016750 <memcpy>
	}
}
 8014420:	bf00      	nop
 8014422:	3708      	adds	r7, #8
 8014424:	46bd      	mov	sp, r7
 8014426:	bd80      	pop	{r7, pc}

08014428 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014428:	b580      	push	{r7, lr}
 801442a:	b084      	sub	sp, #16
 801442c:	af00      	add	r7, sp, #0
 801442e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014430:	f001 fe48 	bl	80160c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801443a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801443c:	e011      	b.n	8014462 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014442:	2b00      	cmp	r3, #0
 8014444:	d012      	beq.n	801446c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	3324      	adds	r3, #36	; 0x24
 801444a:	4618      	mov	r0, r3
 801444c:	f000 fe88 	bl	8015160 <xTaskRemoveFromEventList>
 8014450:	4603      	mov	r3, r0
 8014452:	2b00      	cmp	r3, #0
 8014454:	d001      	beq.n	801445a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014456:	f000 ffc1 	bl	80153dc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801445a:	7bfb      	ldrb	r3, [r7, #15]
 801445c:	3b01      	subs	r3, #1
 801445e:	b2db      	uxtb	r3, r3
 8014460:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014466:	2b00      	cmp	r3, #0
 8014468:	dce9      	bgt.n	801443e <prvUnlockQueue+0x16>
 801446a:	e000      	b.n	801446e <prvUnlockQueue+0x46>
					break;
 801446c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	22ff      	movs	r2, #255	; 0xff
 8014472:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8014476:	f001 fe55 	bl	8016124 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801447a:	f001 fe23 	bl	80160c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014484:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014486:	e011      	b.n	80144ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	691b      	ldr	r3, [r3, #16]
 801448c:	2b00      	cmp	r3, #0
 801448e:	d012      	beq.n	80144b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	3310      	adds	r3, #16
 8014494:	4618      	mov	r0, r3
 8014496:	f000 fe63 	bl	8015160 <xTaskRemoveFromEventList>
 801449a:	4603      	mov	r3, r0
 801449c:	2b00      	cmp	r3, #0
 801449e:	d001      	beq.n	80144a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80144a0:	f000 ff9c 	bl	80153dc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80144a4:	7bbb      	ldrb	r3, [r7, #14]
 80144a6:	3b01      	subs	r3, #1
 80144a8:	b2db      	uxtb	r3, r3
 80144aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80144ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	dce9      	bgt.n	8014488 <prvUnlockQueue+0x60>
 80144b4:	e000      	b.n	80144b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80144b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	22ff      	movs	r2, #255	; 0xff
 80144bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80144c0:	f001 fe30 	bl	8016124 <vPortExitCritical>
}
 80144c4:	bf00      	nop
 80144c6:	3710      	adds	r7, #16
 80144c8:	46bd      	mov	sp, r7
 80144ca:	bd80      	pop	{r7, pc}

080144cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80144cc:	b580      	push	{r7, lr}
 80144ce:	b084      	sub	sp, #16
 80144d0:	af00      	add	r7, sp, #0
 80144d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80144d4:	f001 fdf6 	bl	80160c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d102      	bne.n	80144e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80144e0:	2301      	movs	r3, #1
 80144e2:	60fb      	str	r3, [r7, #12]
 80144e4:	e001      	b.n	80144ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80144e6:	2300      	movs	r3, #0
 80144e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80144ea:	f001 fe1b 	bl	8016124 <vPortExitCritical>

	return xReturn;
 80144ee:	68fb      	ldr	r3, [r7, #12]
}
 80144f0:	4618      	mov	r0, r3
 80144f2:	3710      	adds	r7, #16
 80144f4:	46bd      	mov	sp, r7
 80144f6:	bd80      	pop	{r7, pc}

080144f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80144f8:	b580      	push	{r7, lr}
 80144fa:	b084      	sub	sp, #16
 80144fc:	af00      	add	r7, sp, #0
 80144fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014500:	f001 fde0 	bl	80160c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801450c:	429a      	cmp	r2, r3
 801450e:	d102      	bne.n	8014516 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014510:	2301      	movs	r3, #1
 8014512:	60fb      	str	r3, [r7, #12]
 8014514:	e001      	b.n	801451a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014516:	2300      	movs	r3, #0
 8014518:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801451a:	f001 fe03 	bl	8016124 <vPortExitCritical>

	return xReturn;
 801451e:	68fb      	ldr	r3, [r7, #12]
}
 8014520:	4618      	mov	r0, r3
 8014522:	3710      	adds	r7, #16
 8014524:	46bd      	mov	sp, r7
 8014526:	bd80      	pop	{r7, pc}

08014528 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014528:	b480      	push	{r7}
 801452a:	b085      	sub	sp, #20
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
 8014530:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014532:	2300      	movs	r3, #0
 8014534:	60fb      	str	r3, [r7, #12]
 8014536:	e014      	b.n	8014562 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014538:	4a0f      	ldr	r2, [pc, #60]	; (8014578 <vQueueAddToRegistry+0x50>)
 801453a:	68fb      	ldr	r3, [r7, #12]
 801453c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014540:	2b00      	cmp	r3, #0
 8014542:	d10b      	bne.n	801455c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014544:	490c      	ldr	r1, [pc, #48]	; (8014578 <vQueueAddToRegistry+0x50>)
 8014546:	68fb      	ldr	r3, [r7, #12]
 8014548:	683a      	ldr	r2, [r7, #0]
 801454a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801454e:	4a0a      	ldr	r2, [pc, #40]	; (8014578 <vQueueAddToRegistry+0x50>)
 8014550:	68fb      	ldr	r3, [r7, #12]
 8014552:	00db      	lsls	r3, r3, #3
 8014554:	4413      	add	r3, r2
 8014556:	687a      	ldr	r2, [r7, #4]
 8014558:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801455a:	e006      	b.n	801456a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801455c:	68fb      	ldr	r3, [r7, #12]
 801455e:	3301      	adds	r3, #1
 8014560:	60fb      	str	r3, [r7, #12]
 8014562:	68fb      	ldr	r3, [r7, #12]
 8014564:	2b07      	cmp	r3, #7
 8014566:	d9e7      	bls.n	8014538 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014568:	bf00      	nop
 801456a:	bf00      	nop
 801456c:	3714      	adds	r7, #20
 801456e:	46bd      	mov	sp, r7
 8014570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014574:	4770      	bx	lr
 8014576:	bf00      	nop
 8014578:	240017cc 	.word	0x240017cc

0801457c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801457c:	b580      	push	{r7, lr}
 801457e:	b086      	sub	sp, #24
 8014580:	af00      	add	r7, sp, #0
 8014582:	60f8      	str	r0, [r7, #12]
 8014584:	60b9      	str	r1, [r7, #8]
 8014586:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801458c:	f001 fd9a 	bl	80160c4 <vPortEnterCritical>
 8014590:	697b      	ldr	r3, [r7, #20]
 8014592:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014596:	b25b      	sxtb	r3, r3
 8014598:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801459c:	d103      	bne.n	80145a6 <vQueueWaitForMessageRestricted+0x2a>
 801459e:	697b      	ldr	r3, [r7, #20]
 80145a0:	2200      	movs	r2, #0
 80145a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80145a6:	697b      	ldr	r3, [r7, #20]
 80145a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80145ac:	b25b      	sxtb	r3, r3
 80145ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80145b2:	d103      	bne.n	80145bc <vQueueWaitForMessageRestricted+0x40>
 80145b4:	697b      	ldr	r3, [r7, #20]
 80145b6:	2200      	movs	r2, #0
 80145b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80145bc:	f001 fdb2 	bl	8016124 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80145c0:	697b      	ldr	r3, [r7, #20]
 80145c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d106      	bne.n	80145d6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80145c8:	697b      	ldr	r3, [r7, #20]
 80145ca:	3324      	adds	r3, #36	; 0x24
 80145cc:	687a      	ldr	r2, [r7, #4]
 80145ce:	68b9      	ldr	r1, [r7, #8]
 80145d0:	4618      	mov	r0, r3
 80145d2:	f000 fd99 	bl	8015108 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80145d6:	6978      	ldr	r0, [r7, #20]
 80145d8:	f7ff ff26 	bl	8014428 <prvUnlockQueue>
	}
 80145dc:	bf00      	nop
 80145de:	3718      	adds	r7, #24
 80145e0:	46bd      	mov	sp, r7
 80145e2:	bd80      	pop	{r7, pc}

080145e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80145e4:	b580      	push	{r7, lr}
 80145e6:	b08e      	sub	sp, #56	; 0x38
 80145e8:	af04      	add	r7, sp, #16
 80145ea:	60f8      	str	r0, [r7, #12]
 80145ec:	60b9      	str	r1, [r7, #8]
 80145ee:	607a      	str	r2, [r7, #4]
 80145f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80145f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d10a      	bne.n	801460e <xTaskCreateStatic+0x2a>
	__asm volatile
 80145f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145fc:	f383 8811 	msr	BASEPRI, r3
 8014600:	f3bf 8f6f 	isb	sy
 8014604:	f3bf 8f4f 	dsb	sy
 8014608:	623b      	str	r3, [r7, #32]
}
 801460a:	bf00      	nop
 801460c:	e7fe      	b.n	801460c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801460e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014610:	2b00      	cmp	r3, #0
 8014612:	d10a      	bne.n	801462a <xTaskCreateStatic+0x46>
	__asm volatile
 8014614:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014618:	f383 8811 	msr	BASEPRI, r3
 801461c:	f3bf 8f6f 	isb	sy
 8014620:	f3bf 8f4f 	dsb	sy
 8014624:	61fb      	str	r3, [r7, #28]
}
 8014626:	bf00      	nop
 8014628:	e7fe      	b.n	8014628 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801462a:	235c      	movs	r3, #92	; 0x5c
 801462c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801462e:	693b      	ldr	r3, [r7, #16]
 8014630:	2b5c      	cmp	r3, #92	; 0x5c
 8014632:	d00a      	beq.n	801464a <xTaskCreateStatic+0x66>
	__asm volatile
 8014634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014638:	f383 8811 	msr	BASEPRI, r3
 801463c:	f3bf 8f6f 	isb	sy
 8014640:	f3bf 8f4f 	dsb	sy
 8014644:	61bb      	str	r3, [r7, #24]
}
 8014646:	bf00      	nop
 8014648:	e7fe      	b.n	8014648 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801464a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801464c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801464e:	2b00      	cmp	r3, #0
 8014650:	d01e      	beq.n	8014690 <xTaskCreateStatic+0xac>
 8014652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014654:	2b00      	cmp	r3, #0
 8014656:	d01b      	beq.n	8014690 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801465a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801465c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801465e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014660:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014664:	2202      	movs	r2, #2
 8014666:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801466a:	2300      	movs	r3, #0
 801466c:	9303      	str	r3, [sp, #12]
 801466e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014670:	9302      	str	r3, [sp, #8]
 8014672:	f107 0314 	add.w	r3, r7, #20
 8014676:	9301      	str	r3, [sp, #4]
 8014678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801467a:	9300      	str	r3, [sp, #0]
 801467c:	683b      	ldr	r3, [r7, #0]
 801467e:	687a      	ldr	r2, [r7, #4]
 8014680:	68b9      	ldr	r1, [r7, #8]
 8014682:	68f8      	ldr	r0, [r7, #12]
 8014684:	f000 f850 	bl	8014728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014688:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801468a:	f000 f8dd 	bl	8014848 <prvAddNewTaskToReadyList>
 801468e:	e001      	b.n	8014694 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8014690:	2300      	movs	r3, #0
 8014692:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014694:	697b      	ldr	r3, [r7, #20]
	}
 8014696:	4618      	mov	r0, r3
 8014698:	3728      	adds	r7, #40	; 0x28
 801469a:	46bd      	mov	sp, r7
 801469c:	bd80      	pop	{r7, pc}

0801469e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801469e:	b580      	push	{r7, lr}
 80146a0:	b08c      	sub	sp, #48	; 0x30
 80146a2:	af04      	add	r7, sp, #16
 80146a4:	60f8      	str	r0, [r7, #12]
 80146a6:	60b9      	str	r1, [r7, #8]
 80146a8:	603b      	str	r3, [r7, #0]
 80146aa:	4613      	mov	r3, r2
 80146ac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80146ae:	88fb      	ldrh	r3, [r7, #6]
 80146b0:	009b      	lsls	r3, r3, #2
 80146b2:	4618      	mov	r0, r3
 80146b4:	f001 fe28 	bl	8016308 <pvPortMalloc>
 80146b8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80146ba:	697b      	ldr	r3, [r7, #20]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d00e      	beq.n	80146de <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80146c0:	205c      	movs	r0, #92	; 0x5c
 80146c2:	f001 fe21 	bl	8016308 <pvPortMalloc>
 80146c6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80146c8:	69fb      	ldr	r3, [r7, #28]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d003      	beq.n	80146d6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80146ce:	69fb      	ldr	r3, [r7, #28]
 80146d0:	697a      	ldr	r2, [r7, #20]
 80146d2:	631a      	str	r2, [r3, #48]	; 0x30
 80146d4:	e005      	b.n	80146e2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80146d6:	6978      	ldr	r0, [r7, #20]
 80146d8:	f001 fee2 	bl	80164a0 <vPortFree>
 80146dc:	e001      	b.n	80146e2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80146de:	2300      	movs	r3, #0
 80146e0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80146e2:	69fb      	ldr	r3, [r7, #28]
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d017      	beq.n	8014718 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80146e8:	69fb      	ldr	r3, [r7, #28]
 80146ea:	2200      	movs	r2, #0
 80146ec:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80146f0:	88fa      	ldrh	r2, [r7, #6]
 80146f2:	2300      	movs	r3, #0
 80146f4:	9303      	str	r3, [sp, #12]
 80146f6:	69fb      	ldr	r3, [r7, #28]
 80146f8:	9302      	str	r3, [sp, #8]
 80146fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80146fc:	9301      	str	r3, [sp, #4]
 80146fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014700:	9300      	str	r3, [sp, #0]
 8014702:	683b      	ldr	r3, [r7, #0]
 8014704:	68b9      	ldr	r1, [r7, #8]
 8014706:	68f8      	ldr	r0, [r7, #12]
 8014708:	f000 f80e 	bl	8014728 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801470c:	69f8      	ldr	r0, [r7, #28]
 801470e:	f000 f89b 	bl	8014848 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014712:	2301      	movs	r3, #1
 8014714:	61bb      	str	r3, [r7, #24]
 8014716:	e002      	b.n	801471e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014718:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801471c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801471e:	69bb      	ldr	r3, [r7, #24]
	}
 8014720:	4618      	mov	r0, r3
 8014722:	3720      	adds	r7, #32
 8014724:	46bd      	mov	sp, r7
 8014726:	bd80      	pop	{r7, pc}

08014728 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014728:	b580      	push	{r7, lr}
 801472a:	b088      	sub	sp, #32
 801472c:	af00      	add	r7, sp, #0
 801472e:	60f8      	str	r0, [r7, #12]
 8014730:	60b9      	str	r1, [r7, #8]
 8014732:	607a      	str	r2, [r7, #4]
 8014734:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014738:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	009b      	lsls	r3, r3, #2
 801473e:	461a      	mov	r2, r3
 8014740:	21a5      	movs	r1, #165	; 0xa5
 8014742:	f002 f813 	bl	801676c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014748:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801474a:	6879      	ldr	r1, [r7, #4]
 801474c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8014750:	440b      	add	r3, r1
 8014752:	009b      	lsls	r3, r3, #2
 8014754:	4413      	add	r3, r2
 8014756:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014758:	69bb      	ldr	r3, [r7, #24]
 801475a:	f023 0307 	bic.w	r3, r3, #7
 801475e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014760:	69bb      	ldr	r3, [r7, #24]
 8014762:	f003 0307 	and.w	r3, r3, #7
 8014766:	2b00      	cmp	r3, #0
 8014768:	d00a      	beq.n	8014780 <prvInitialiseNewTask+0x58>
	__asm volatile
 801476a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801476e:	f383 8811 	msr	BASEPRI, r3
 8014772:	f3bf 8f6f 	isb	sy
 8014776:	f3bf 8f4f 	dsb	sy
 801477a:	617b      	str	r3, [r7, #20]
}
 801477c:	bf00      	nop
 801477e:	e7fe      	b.n	801477e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	2b00      	cmp	r3, #0
 8014784:	d01f      	beq.n	80147c6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014786:	2300      	movs	r3, #0
 8014788:	61fb      	str	r3, [r7, #28]
 801478a:	e012      	b.n	80147b2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801478c:	68ba      	ldr	r2, [r7, #8]
 801478e:	69fb      	ldr	r3, [r7, #28]
 8014790:	4413      	add	r3, r2
 8014792:	7819      	ldrb	r1, [r3, #0]
 8014794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014796:	69fb      	ldr	r3, [r7, #28]
 8014798:	4413      	add	r3, r2
 801479a:	3334      	adds	r3, #52	; 0x34
 801479c:	460a      	mov	r2, r1
 801479e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80147a0:	68ba      	ldr	r2, [r7, #8]
 80147a2:	69fb      	ldr	r3, [r7, #28]
 80147a4:	4413      	add	r3, r2
 80147a6:	781b      	ldrb	r3, [r3, #0]
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d006      	beq.n	80147ba <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80147ac:	69fb      	ldr	r3, [r7, #28]
 80147ae:	3301      	adds	r3, #1
 80147b0:	61fb      	str	r3, [r7, #28]
 80147b2:	69fb      	ldr	r3, [r7, #28]
 80147b4:	2b0f      	cmp	r3, #15
 80147b6:	d9e9      	bls.n	801478c <prvInitialiseNewTask+0x64>
 80147b8:	e000      	b.n	80147bc <prvInitialiseNewTask+0x94>
			{
				break;
 80147ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80147bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147be:	2200      	movs	r2, #0
 80147c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80147c4:	e003      	b.n	80147ce <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80147c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147c8:	2200      	movs	r2, #0
 80147ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80147ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80147d0:	2b37      	cmp	r3, #55	; 0x37
 80147d2:	d901      	bls.n	80147d8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80147d4:	2337      	movs	r3, #55	; 0x37
 80147d6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80147d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80147dc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80147de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80147e2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80147e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147e6:	2200      	movs	r2, #0
 80147e8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80147ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147ec:	3304      	adds	r3, #4
 80147ee:	4618      	mov	r0, r3
 80147f0:	f7ff f8be 	bl	8013970 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80147f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80147f6:	3318      	adds	r3, #24
 80147f8:	4618      	mov	r0, r3
 80147fa:	f7ff f8b9 	bl	8013970 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80147fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014802:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014806:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801480a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801480c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801480e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014812:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014816:	2200      	movs	r2, #0
 8014818:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801481a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801481c:	2200      	movs	r2, #0
 801481e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014822:	683a      	ldr	r2, [r7, #0]
 8014824:	68f9      	ldr	r1, [r7, #12]
 8014826:	69b8      	ldr	r0, [r7, #24]
 8014828:	f001 fb20 	bl	8015e6c <pxPortInitialiseStack>
 801482c:	4602      	mov	r2, r0
 801482e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014830:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014834:	2b00      	cmp	r3, #0
 8014836:	d002      	beq.n	801483e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801483a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801483c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801483e:	bf00      	nop
 8014840:	3720      	adds	r7, #32
 8014842:	46bd      	mov	sp, r7
 8014844:	bd80      	pop	{r7, pc}
	...

08014848 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014848:	b580      	push	{r7, lr}
 801484a:	b082      	sub	sp, #8
 801484c:	af00      	add	r7, sp, #0
 801484e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014850:	f001 fc38 	bl	80160c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014854:	4b2d      	ldr	r3, [pc, #180]	; (801490c <prvAddNewTaskToReadyList+0xc4>)
 8014856:	681b      	ldr	r3, [r3, #0]
 8014858:	3301      	adds	r3, #1
 801485a:	4a2c      	ldr	r2, [pc, #176]	; (801490c <prvAddNewTaskToReadyList+0xc4>)
 801485c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801485e:	4b2c      	ldr	r3, [pc, #176]	; (8014910 <prvAddNewTaskToReadyList+0xc8>)
 8014860:	681b      	ldr	r3, [r3, #0]
 8014862:	2b00      	cmp	r3, #0
 8014864:	d109      	bne.n	801487a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014866:	4a2a      	ldr	r2, [pc, #168]	; (8014910 <prvAddNewTaskToReadyList+0xc8>)
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801486c:	4b27      	ldr	r3, [pc, #156]	; (801490c <prvAddNewTaskToReadyList+0xc4>)
 801486e:	681b      	ldr	r3, [r3, #0]
 8014870:	2b01      	cmp	r3, #1
 8014872:	d110      	bne.n	8014896 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014874:	f000 fdd6 	bl	8015424 <prvInitialiseTaskLists>
 8014878:	e00d      	b.n	8014896 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801487a:	4b26      	ldr	r3, [pc, #152]	; (8014914 <prvAddNewTaskToReadyList+0xcc>)
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d109      	bne.n	8014896 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014882:	4b23      	ldr	r3, [pc, #140]	; (8014910 <prvAddNewTaskToReadyList+0xc8>)
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801488c:	429a      	cmp	r2, r3
 801488e:	d802      	bhi.n	8014896 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014890:	4a1f      	ldr	r2, [pc, #124]	; (8014910 <prvAddNewTaskToReadyList+0xc8>)
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014896:	4b20      	ldr	r3, [pc, #128]	; (8014918 <prvAddNewTaskToReadyList+0xd0>)
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	3301      	adds	r3, #1
 801489c:	4a1e      	ldr	r2, [pc, #120]	; (8014918 <prvAddNewTaskToReadyList+0xd0>)
 801489e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80148a0:	4b1d      	ldr	r3, [pc, #116]	; (8014918 <prvAddNewTaskToReadyList+0xd0>)
 80148a2:	681a      	ldr	r2, [r3, #0]
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148ac:	4b1b      	ldr	r3, [pc, #108]	; (801491c <prvAddNewTaskToReadyList+0xd4>)
 80148ae:	681b      	ldr	r3, [r3, #0]
 80148b0:	429a      	cmp	r2, r3
 80148b2:	d903      	bls.n	80148bc <prvAddNewTaskToReadyList+0x74>
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148b8:	4a18      	ldr	r2, [pc, #96]	; (801491c <prvAddNewTaskToReadyList+0xd4>)
 80148ba:	6013      	str	r3, [r2, #0]
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148c0:	4613      	mov	r3, r2
 80148c2:	009b      	lsls	r3, r3, #2
 80148c4:	4413      	add	r3, r2
 80148c6:	009b      	lsls	r3, r3, #2
 80148c8:	4a15      	ldr	r2, [pc, #84]	; (8014920 <prvAddNewTaskToReadyList+0xd8>)
 80148ca:	441a      	add	r2, r3
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	3304      	adds	r3, #4
 80148d0:	4619      	mov	r1, r3
 80148d2:	4610      	mov	r0, r2
 80148d4:	f7ff f859 	bl	801398a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80148d8:	f001 fc24 	bl	8016124 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80148dc:	4b0d      	ldr	r3, [pc, #52]	; (8014914 <prvAddNewTaskToReadyList+0xcc>)
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d00e      	beq.n	8014902 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80148e4:	4b0a      	ldr	r3, [pc, #40]	; (8014910 <prvAddNewTaskToReadyList+0xc8>)
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148ee:	429a      	cmp	r2, r3
 80148f0:	d207      	bcs.n	8014902 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80148f2:	4b0c      	ldr	r3, [pc, #48]	; (8014924 <prvAddNewTaskToReadyList+0xdc>)
 80148f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80148f8:	601a      	str	r2, [r3, #0]
 80148fa:	f3bf 8f4f 	dsb	sy
 80148fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014902:	bf00      	nop
 8014904:	3708      	adds	r7, #8
 8014906:	46bd      	mov	sp, r7
 8014908:	bd80      	pop	{r7, pc}
 801490a:	bf00      	nop
 801490c:	24001ce0 	.word	0x24001ce0
 8014910:	2400180c 	.word	0x2400180c
 8014914:	24001cec 	.word	0x24001cec
 8014918:	24001cfc 	.word	0x24001cfc
 801491c:	24001ce8 	.word	0x24001ce8
 8014920:	24001810 	.word	0x24001810
 8014924:	e000ed04 	.word	0xe000ed04

08014928 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014928:	b580      	push	{r7, lr}
 801492a:	b084      	sub	sp, #16
 801492c:	af00      	add	r7, sp, #0
 801492e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014930:	2300      	movs	r3, #0
 8014932:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	2b00      	cmp	r3, #0
 8014938:	d017      	beq.n	801496a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801493a:	4b13      	ldr	r3, [pc, #76]	; (8014988 <vTaskDelay+0x60>)
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	2b00      	cmp	r3, #0
 8014940:	d00a      	beq.n	8014958 <vTaskDelay+0x30>
	__asm volatile
 8014942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014946:	f383 8811 	msr	BASEPRI, r3
 801494a:	f3bf 8f6f 	isb	sy
 801494e:	f3bf 8f4f 	dsb	sy
 8014952:	60bb      	str	r3, [r7, #8]
}
 8014954:	bf00      	nop
 8014956:	e7fe      	b.n	8014956 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014958:	f000 f99a 	bl	8014c90 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801495c:	2100      	movs	r1, #0
 801495e:	6878      	ldr	r0, [r7, #4]
 8014960:	f000 fec2 	bl	80156e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014964:	f000 f9a2 	bl	8014cac <xTaskResumeAll>
 8014968:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	2b00      	cmp	r3, #0
 801496e:	d107      	bne.n	8014980 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8014970:	4b06      	ldr	r3, [pc, #24]	; (801498c <vTaskDelay+0x64>)
 8014972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014976:	601a      	str	r2, [r3, #0]
 8014978:	f3bf 8f4f 	dsb	sy
 801497c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014980:	bf00      	nop
 8014982:	3710      	adds	r7, #16
 8014984:	46bd      	mov	sp, r7
 8014986:	bd80      	pop	{r7, pc}
 8014988:	24001d08 	.word	0x24001d08
 801498c:	e000ed04 	.word	0xe000ed04

08014990 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8014990:	b580      	push	{r7, lr}
 8014992:	b084      	sub	sp, #16
 8014994:	af00      	add	r7, sp, #0
 8014996:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014998:	f001 fb94 	bl	80160c4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d102      	bne.n	80149a8 <vTaskSuspend+0x18>
 80149a2:	4b30      	ldr	r3, [pc, #192]	; (8014a64 <vTaskSuspend+0xd4>)
 80149a4:	681b      	ldr	r3, [r3, #0]
 80149a6:	e000      	b.n	80149aa <vTaskSuspend+0x1a>
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80149ac:	68fb      	ldr	r3, [r7, #12]
 80149ae:	3304      	adds	r3, #4
 80149b0:	4618      	mov	r0, r3
 80149b2:	f7ff f847 	bl	8013a44 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80149b6:	68fb      	ldr	r3, [r7, #12]
 80149b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d004      	beq.n	80149c8 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80149be:	68fb      	ldr	r3, [r7, #12]
 80149c0:	3318      	adds	r3, #24
 80149c2:	4618      	mov	r0, r3
 80149c4:	f7ff f83e 	bl	8013a44 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80149c8:	68fb      	ldr	r3, [r7, #12]
 80149ca:	3304      	adds	r3, #4
 80149cc:	4619      	mov	r1, r3
 80149ce:	4826      	ldr	r0, [pc, #152]	; (8014a68 <vTaskSuspend+0xd8>)
 80149d0:	f7fe ffdb 	bl	801398a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80149d4:	68fb      	ldr	r3, [r7, #12]
 80149d6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80149da:	b2db      	uxtb	r3, r3
 80149dc:	2b01      	cmp	r3, #1
 80149de:	d103      	bne.n	80149e8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	2200      	movs	r2, #0
 80149e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80149e8:	f001 fb9c 	bl	8016124 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80149ec:	4b1f      	ldr	r3, [pc, #124]	; (8014a6c <vTaskSuspend+0xdc>)
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d005      	beq.n	8014a00 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80149f4:	f001 fb66 	bl	80160c4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80149f8:	f000 fdb2 	bl	8015560 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80149fc:	f001 fb92 	bl	8016124 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8014a00:	4b18      	ldr	r3, [pc, #96]	; (8014a64 <vTaskSuspend+0xd4>)
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	68fa      	ldr	r2, [r7, #12]
 8014a06:	429a      	cmp	r2, r3
 8014a08:	d127      	bne.n	8014a5a <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8014a0a:	4b18      	ldr	r3, [pc, #96]	; (8014a6c <vTaskSuspend+0xdc>)
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d017      	beq.n	8014a42 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8014a12:	4b17      	ldr	r3, [pc, #92]	; (8014a70 <vTaskSuspend+0xe0>)
 8014a14:	681b      	ldr	r3, [r3, #0]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d00a      	beq.n	8014a30 <vTaskSuspend+0xa0>
	__asm volatile
 8014a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a1e:	f383 8811 	msr	BASEPRI, r3
 8014a22:	f3bf 8f6f 	isb	sy
 8014a26:	f3bf 8f4f 	dsb	sy
 8014a2a:	60bb      	str	r3, [r7, #8]
}
 8014a2c:	bf00      	nop
 8014a2e:	e7fe      	b.n	8014a2e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8014a30:	4b10      	ldr	r3, [pc, #64]	; (8014a74 <vTaskSuspend+0xe4>)
 8014a32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014a36:	601a      	str	r2, [r3, #0]
 8014a38:	f3bf 8f4f 	dsb	sy
 8014a3c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014a40:	e00b      	b.n	8014a5a <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8014a42:	4b09      	ldr	r3, [pc, #36]	; (8014a68 <vTaskSuspend+0xd8>)
 8014a44:	681a      	ldr	r2, [r3, #0]
 8014a46:	4b0c      	ldr	r3, [pc, #48]	; (8014a78 <vTaskSuspend+0xe8>)
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	429a      	cmp	r2, r3
 8014a4c:	d103      	bne.n	8014a56 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8014a4e:	4b05      	ldr	r3, [pc, #20]	; (8014a64 <vTaskSuspend+0xd4>)
 8014a50:	2200      	movs	r2, #0
 8014a52:	601a      	str	r2, [r3, #0]
	}
 8014a54:	e001      	b.n	8014a5a <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8014a56:	f000 fa99 	bl	8014f8c <vTaskSwitchContext>
	}
 8014a5a:	bf00      	nop
 8014a5c:	3710      	adds	r7, #16
 8014a5e:	46bd      	mov	sp, r7
 8014a60:	bd80      	pop	{r7, pc}
 8014a62:	bf00      	nop
 8014a64:	2400180c 	.word	0x2400180c
 8014a68:	24001ccc 	.word	0x24001ccc
 8014a6c:	24001cec 	.word	0x24001cec
 8014a70:	24001d08 	.word	0x24001d08
 8014a74:	e000ed04 	.word	0xe000ed04
 8014a78:	24001ce0 	.word	0x24001ce0

08014a7c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8014a7c:	b480      	push	{r7}
 8014a7e:	b087      	sub	sp, #28
 8014a80:	af00      	add	r7, sp, #0
 8014a82:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8014a84:	2300      	movs	r3, #0
 8014a86:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d10a      	bne.n	8014aa8 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8014a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a96:	f383 8811 	msr	BASEPRI, r3
 8014a9a:	f3bf 8f6f 	isb	sy
 8014a9e:	f3bf 8f4f 	dsb	sy
 8014aa2:	60fb      	str	r3, [r7, #12]
}
 8014aa4:	bf00      	nop
 8014aa6:	e7fe      	b.n	8014aa6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014aa8:	693b      	ldr	r3, [r7, #16]
 8014aaa:	695b      	ldr	r3, [r3, #20]
 8014aac:	4a0a      	ldr	r2, [pc, #40]	; (8014ad8 <prvTaskIsTaskSuspended+0x5c>)
 8014aae:	4293      	cmp	r3, r2
 8014ab0:	d10a      	bne.n	8014ac8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8014ab2:	693b      	ldr	r3, [r7, #16]
 8014ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ab6:	4a09      	ldr	r2, [pc, #36]	; (8014adc <prvTaskIsTaskSuspended+0x60>)
 8014ab8:	4293      	cmp	r3, r2
 8014aba:	d005      	beq.n	8014ac8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8014abc:	693b      	ldr	r3, [r7, #16]
 8014abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d101      	bne.n	8014ac8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8014ac4:	2301      	movs	r3, #1
 8014ac6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014ac8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8014aca:	4618      	mov	r0, r3
 8014acc:	371c      	adds	r7, #28
 8014ace:	46bd      	mov	sp, r7
 8014ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ad4:	4770      	bx	lr
 8014ad6:	bf00      	nop
 8014ad8:	24001ccc 	.word	0x24001ccc
 8014adc:	24001ca0 	.word	0x24001ca0

08014ae0 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8014ae0:	b580      	push	{r7, lr}
 8014ae2:	b08a      	sub	sp, #40	; 0x28
 8014ae4:	af00      	add	r7, sp, #0
 8014ae6:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8014ae8:	2300      	movs	r3, #0
 8014aea:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d10a      	bne.n	8014b0c <xTaskResumeFromISR+0x2c>
	__asm volatile
 8014af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014afa:	f383 8811 	msr	BASEPRI, r3
 8014afe:	f3bf 8f6f 	isb	sy
 8014b02:	f3bf 8f4f 	dsb	sy
 8014b06:	61bb      	str	r3, [r7, #24]
}
 8014b08:	bf00      	nop
 8014b0a:	e7fe      	b.n	8014b0a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014b0c:	f001 fbbc 	bl	8016288 <vPortValidateInterruptPriority>
	__asm volatile
 8014b10:	f3ef 8211 	mrs	r2, BASEPRI
 8014b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b18:	f383 8811 	msr	BASEPRI, r3
 8014b1c:	f3bf 8f6f 	isb	sy
 8014b20:	f3bf 8f4f 	dsb	sy
 8014b24:	617a      	str	r2, [r7, #20]
 8014b26:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8014b28:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014b2a:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8014b2c:	6a38      	ldr	r0, [r7, #32]
 8014b2e:	f7ff ffa5 	bl	8014a7c <prvTaskIsTaskSuspended>
 8014b32:	4603      	mov	r3, r0
 8014b34:	2b00      	cmp	r3, #0
 8014b36:	d030      	beq.n	8014b9a <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014b38:	4b1d      	ldr	r3, [pc, #116]	; (8014bb0 <xTaskResumeFromISR+0xd0>)
 8014b3a:	681b      	ldr	r3, [r3, #0]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d126      	bne.n	8014b8e <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014b40:	6a3b      	ldr	r3, [r7, #32]
 8014b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b44:	4b1b      	ldr	r3, [pc, #108]	; (8014bb4 <xTaskResumeFromISR+0xd4>)
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b4a:	429a      	cmp	r2, r3
 8014b4c:	d301      	bcc.n	8014b52 <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 8014b4e:	2301      	movs	r3, #1
 8014b50:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014b52:	6a3b      	ldr	r3, [r7, #32]
 8014b54:	3304      	adds	r3, #4
 8014b56:	4618      	mov	r0, r3
 8014b58:	f7fe ff74 	bl	8013a44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014b5c:	6a3b      	ldr	r3, [r7, #32]
 8014b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b60:	4b15      	ldr	r3, [pc, #84]	; (8014bb8 <xTaskResumeFromISR+0xd8>)
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	429a      	cmp	r2, r3
 8014b66:	d903      	bls.n	8014b70 <xTaskResumeFromISR+0x90>
 8014b68:	6a3b      	ldr	r3, [r7, #32]
 8014b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014b6c:	4a12      	ldr	r2, [pc, #72]	; (8014bb8 <xTaskResumeFromISR+0xd8>)
 8014b6e:	6013      	str	r3, [r2, #0]
 8014b70:	6a3b      	ldr	r3, [r7, #32]
 8014b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014b74:	4613      	mov	r3, r2
 8014b76:	009b      	lsls	r3, r3, #2
 8014b78:	4413      	add	r3, r2
 8014b7a:	009b      	lsls	r3, r3, #2
 8014b7c:	4a0f      	ldr	r2, [pc, #60]	; (8014bbc <xTaskResumeFromISR+0xdc>)
 8014b7e:	441a      	add	r2, r3
 8014b80:	6a3b      	ldr	r3, [r7, #32]
 8014b82:	3304      	adds	r3, #4
 8014b84:	4619      	mov	r1, r3
 8014b86:	4610      	mov	r0, r2
 8014b88:	f7fe feff 	bl	801398a <vListInsertEnd>
 8014b8c:	e005      	b.n	8014b9a <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8014b8e:	6a3b      	ldr	r3, [r7, #32]
 8014b90:	3318      	adds	r3, #24
 8014b92:	4619      	mov	r1, r3
 8014b94:	480a      	ldr	r0, [pc, #40]	; (8014bc0 <xTaskResumeFromISR+0xe0>)
 8014b96:	f7fe fef8 	bl	801398a <vListInsertEnd>
 8014b9a:	69fb      	ldr	r3, [r7, #28]
 8014b9c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8014b9e:	68fb      	ldr	r3, [r7, #12]
 8014ba0:	f383 8811 	msr	BASEPRI, r3
}
 8014ba4:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8014ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8014ba8:	4618      	mov	r0, r3
 8014baa:	3728      	adds	r7, #40	; 0x28
 8014bac:	46bd      	mov	sp, r7
 8014bae:	bd80      	pop	{r7, pc}
 8014bb0:	24001d08 	.word	0x24001d08
 8014bb4:	2400180c 	.word	0x2400180c
 8014bb8:	24001ce8 	.word	0x24001ce8
 8014bbc:	24001810 	.word	0x24001810
 8014bc0:	24001ca0 	.word	0x24001ca0

08014bc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014bc4:	b580      	push	{r7, lr}
 8014bc6:	b08a      	sub	sp, #40	; 0x28
 8014bc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014bca:	2300      	movs	r3, #0
 8014bcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014bce:	2300      	movs	r3, #0
 8014bd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014bd2:	463a      	mov	r2, r7
 8014bd4:	1d39      	adds	r1, r7, #4
 8014bd6:	f107 0308 	add.w	r3, r7, #8
 8014bda:	4618      	mov	r0, r3
 8014bdc:	f7fe fc08 	bl	80133f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014be0:	6839      	ldr	r1, [r7, #0]
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	68ba      	ldr	r2, [r7, #8]
 8014be6:	9202      	str	r2, [sp, #8]
 8014be8:	9301      	str	r3, [sp, #4]
 8014bea:	2300      	movs	r3, #0
 8014bec:	9300      	str	r3, [sp, #0]
 8014bee:	2300      	movs	r3, #0
 8014bf0:	460a      	mov	r2, r1
 8014bf2:	4921      	ldr	r1, [pc, #132]	; (8014c78 <vTaskStartScheduler+0xb4>)
 8014bf4:	4821      	ldr	r0, [pc, #132]	; (8014c7c <vTaskStartScheduler+0xb8>)
 8014bf6:	f7ff fcf5 	bl	80145e4 <xTaskCreateStatic>
 8014bfa:	4603      	mov	r3, r0
 8014bfc:	4a20      	ldr	r2, [pc, #128]	; (8014c80 <vTaskStartScheduler+0xbc>)
 8014bfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014c00:	4b1f      	ldr	r3, [pc, #124]	; (8014c80 <vTaskStartScheduler+0xbc>)
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d002      	beq.n	8014c0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014c08:	2301      	movs	r3, #1
 8014c0a:	617b      	str	r3, [r7, #20]
 8014c0c:	e001      	b.n	8014c12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8014c0e:	2300      	movs	r3, #0
 8014c10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8014c12:	697b      	ldr	r3, [r7, #20]
 8014c14:	2b01      	cmp	r3, #1
 8014c16:	d102      	bne.n	8014c1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8014c18:	f000 fdba 	bl	8015790 <xTimerCreateTimerTask>
 8014c1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014c1e:	697b      	ldr	r3, [r7, #20]
 8014c20:	2b01      	cmp	r3, #1
 8014c22:	d116      	bne.n	8014c52 <vTaskStartScheduler+0x8e>
	__asm volatile
 8014c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c28:	f383 8811 	msr	BASEPRI, r3
 8014c2c:	f3bf 8f6f 	isb	sy
 8014c30:	f3bf 8f4f 	dsb	sy
 8014c34:	613b      	str	r3, [r7, #16]
}
 8014c36:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8014c38:	4b12      	ldr	r3, [pc, #72]	; (8014c84 <vTaskStartScheduler+0xc0>)
 8014c3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014c3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014c40:	4b11      	ldr	r3, [pc, #68]	; (8014c88 <vTaskStartScheduler+0xc4>)
 8014c42:	2201      	movs	r2, #1
 8014c44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014c46:	4b11      	ldr	r3, [pc, #68]	; (8014c8c <vTaskStartScheduler+0xc8>)
 8014c48:	2200      	movs	r2, #0
 8014c4a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014c4c:	f001 f998 	bl	8015f80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014c50:	e00e      	b.n	8014c70 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014c52:	697b      	ldr	r3, [r7, #20]
 8014c54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014c58:	d10a      	bne.n	8014c70 <vTaskStartScheduler+0xac>
	__asm volatile
 8014c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c5e:	f383 8811 	msr	BASEPRI, r3
 8014c62:	f3bf 8f6f 	isb	sy
 8014c66:	f3bf 8f4f 	dsb	sy
 8014c6a:	60fb      	str	r3, [r7, #12]
}
 8014c6c:	bf00      	nop
 8014c6e:	e7fe      	b.n	8014c6e <vTaskStartScheduler+0xaa>
}
 8014c70:	bf00      	nop
 8014c72:	3718      	adds	r7, #24
 8014c74:	46bd      	mov	sp, r7
 8014c76:	bd80      	pop	{r7, pc}
 8014c78:	080173f8 	.word	0x080173f8
 8014c7c:	080153f5 	.word	0x080153f5
 8014c80:	24001d04 	.word	0x24001d04
 8014c84:	24001d00 	.word	0x24001d00
 8014c88:	24001cec 	.word	0x24001cec
 8014c8c:	24001ce4 	.word	0x24001ce4

08014c90 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014c90:	b480      	push	{r7}
 8014c92:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014c94:	4b04      	ldr	r3, [pc, #16]	; (8014ca8 <vTaskSuspendAll+0x18>)
 8014c96:	681b      	ldr	r3, [r3, #0]
 8014c98:	3301      	adds	r3, #1
 8014c9a:	4a03      	ldr	r2, [pc, #12]	; (8014ca8 <vTaskSuspendAll+0x18>)
 8014c9c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014c9e:	bf00      	nop
 8014ca0:	46bd      	mov	sp, r7
 8014ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ca6:	4770      	bx	lr
 8014ca8:	24001d08 	.word	0x24001d08

08014cac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014cac:	b580      	push	{r7, lr}
 8014cae:	b084      	sub	sp, #16
 8014cb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8014cb2:	2300      	movs	r3, #0
 8014cb4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8014cb6:	2300      	movs	r3, #0
 8014cb8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014cba:	4b42      	ldr	r3, [pc, #264]	; (8014dc4 <xTaskResumeAll+0x118>)
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d10a      	bne.n	8014cd8 <xTaskResumeAll+0x2c>
	__asm volatile
 8014cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cc6:	f383 8811 	msr	BASEPRI, r3
 8014cca:	f3bf 8f6f 	isb	sy
 8014cce:	f3bf 8f4f 	dsb	sy
 8014cd2:	603b      	str	r3, [r7, #0]
}
 8014cd4:	bf00      	nop
 8014cd6:	e7fe      	b.n	8014cd6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014cd8:	f001 f9f4 	bl	80160c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014cdc:	4b39      	ldr	r3, [pc, #228]	; (8014dc4 <xTaskResumeAll+0x118>)
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	3b01      	subs	r3, #1
 8014ce2:	4a38      	ldr	r2, [pc, #224]	; (8014dc4 <xTaskResumeAll+0x118>)
 8014ce4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014ce6:	4b37      	ldr	r3, [pc, #220]	; (8014dc4 <xTaskResumeAll+0x118>)
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	2b00      	cmp	r3, #0
 8014cec:	d162      	bne.n	8014db4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014cee:	4b36      	ldr	r3, [pc, #216]	; (8014dc8 <xTaskResumeAll+0x11c>)
 8014cf0:	681b      	ldr	r3, [r3, #0]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d05e      	beq.n	8014db4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014cf6:	e02f      	b.n	8014d58 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014cf8:	4b34      	ldr	r3, [pc, #208]	; (8014dcc <xTaskResumeAll+0x120>)
 8014cfa:	68db      	ldr	r3, [r3, #12]
 8014cfc:	68db      	ldr	r3, [r3, #12]
 8014cfe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	3318      	adds	r3, #24
 8014d04:	4618      	mov	r0, r3
 8014d06:	f7fe fe9d 	bl	8013a44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	3304      	adds	r3, #4
 8014d0e:	4618      	mov	r0, r3
 8014d10:	f7fe fe98 	bl	8013a44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d18:	4b2d      	ldr	r3, [pc, #180]	; (8014dd0 <xTaskResumeAll+0x124>)
 8014d1a:	681b      	ldr	r3, [r3, #0]
 8014d1c:	429a      	cmp	r2, r3
 8014d1e:	d903      	bls.n	8014d28 <xTaskResumeAll+0x7c>
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d24:	4a2a      	ldr	r2, [pc, #168]	; (8014dd0 <xTaskResumeAll+0x124>)
 8014d26:	6013      	str	r3, [r2, #0]
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d2c:	4613      	mov	r3, r2
 8014d2e:	009b      	lsls	r3, r3, #2
 8014d30:	4413      	add	r3, r2
 8014d32:	009b      	lsls	r3, r3, #2
 8014d34:	4a27      	ldr	r2, [pc, #156]	; (8014dd4 <xTaskResumeAll+0x128>)
 8014d36:	441a      	add	r2, r3
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	3304      	adds	r3, #4
 8014d3c:	4619      	mov	r1, r3
 8014d3e:	4610      	mov	r0, r2
 8014d40:	f7fe fe23 	bl	801398a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014d44:	68fb      	ldr	r3, [r7, #12]
 8014d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d48:	4b23      	ldr	r3, [pc, #140]	; (8014dd8 <xTaskResumeAll+0x12c>)
 8014d4a:	681b      	ldr	r3, [r3, #0]
 8014d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d4e:	429a      	cmp	r2, r3
 8014d50:	d302      	bcc.n	8014d58 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8014d52:	4b22      	ldr	r3, [pc, #136]	; (8014ddc <xTaskResumeAll+0x130>)
 8014d54:	2201      	movs	r2, #1
 8014d56:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014d58:	4b1c      	ldr	r3, [pc, #112]	; (8014dcc <xTaskResumeAll+0x120>)
 8014d5a:	681b      	ldr	r3, [r3, #0]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d1cb      	bne.n	8014cf8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014d60:	68fb      	ldr	r3, [r7, #12]
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d001      	beq.n	8014d6a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014d66:	f000 fbfb 	bl	8015560 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014d6a:	4b1d      	ldr	r3, [pc, #116]	; (8014de0 <xTaskResumeAll+0x134>)
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d010      	beq.n	8014d98 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014d76:	f000 f847 	bl	8014e08 <xTaskIncrementTick>
 8014d7a:	4603      	mov	r3, r0
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	d002      	beq.n	8014d86 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8014d80:	4b16      	ldr	r3, [pc, #88]	; (8014ddc <xTaskResumeAll+0x130>)
 8014d82:	2201      	movs	r2, #1
 8014d84:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	3b01      	subs	r3, #1
 8014d8a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	d1f1      	bne.n	8014d76 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8014d92:	4b13      	ldr	r3, [pc, #76]	; (8014de0 <xTaskResumeAll+0x134>)
 8014d94:	2200      	movs	r2, #0
 8014d96:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014d98:	4b10      	ldr	r3, [pc, #64]	; (8014ddc <xTaskResumeAll+0x130>)
 8014d9a:	681b      	ldr	r3, [r3, #0]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d009      	beq.n	8014db4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014da0:	2301      	movs	r3, #1
 8014da2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014da4:	4b0f      	ldr	r3, [pc, #60]	; (8014de4 <xTaskResumeAll+0x138>)
 8014da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014daa:	601a      	str	r2, [r3, #0]
 8014dac:	f3bf 8f4f 	dsb	sy
 8014db0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014db4:	f001 f9b6 	bl	8016124 <vPortExitCritical>

	return xAlreadyYielded;
 8014db8:	68bb      	ldr	r3, [r7, #8]
}
 8014dba:	4618      	mov	r0, r3
 8014dbc:	3710      	adds	r7, #16
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	bd80      	pop	{r7, pc}
 8014dc2:	bf00      	nop
 8014dc4:	24001d08 	.word	0x24001d08
 8014dc8:	24001ce0 	.word	0x24001ce0
 8014dcc:	24001ca0 	.word	0x24001ca0
 8014dd0:	24001ce8 	.word	0x24001ce8
 8014dd4:	24001810 	.word	0x24001810
 8014dd8:	2400180c 	.word	0x2400180c
 8014ddc:	24001cf4 	.word	0x24001cf4
 8014de0:	24001cf0 	.word	0x24001cf0
 8014de4:	e000ed04 	.word	0xe000ed04

08014de8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8014de8:	b480      	push	{r7}
 8014dea:	b083      	sub	sp, #12
 8014dec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8014dee:	4b05      	ldr	r3, [pc, #20]	; (8014e04 <xTaskGetTickCount+0x1c>)
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8014df4:	687b      	ldr	r3, [r7, #4]
}
 8014df6:	4618      	mov	r0, r3
 8014df8:	370c      	adds	r7, #12
 8014dfa:	46bd      	mov	sp, r7
 8014dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e00:	4770      	bx	lr
 8014e02:	bf00      	nop
 8014e04:	24001ce4 	.word	0x24001ce4

08014e08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014e08:	b580      	push	{r7, lr}
 8014e0a:	b086      	sub	sp, #24
 8014e0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8014e0e:	2300      	movs	r3, #0
 8014e10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014e12:	4b53      	ldr	r3, [pc, #332]	; (8014f60 <xTaskIncrementTick+0x158>)
 8014e14:	681b      	ldr	r3, [r3, #0]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	f040 8095 	bne.w	8014f46 <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014e1c:	4b51      	ldr	r3, [pc, #324]	; (8014f64 <xTaskIncrementTick+0x15c>)
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	3301      	adds	r3, #1
 8014e22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014e24:	4a4f      	ldr	r2, [pc, #316]	; (8014f64 <xTaskIncrementTick+0x15c>)
 8014e26:	693b      	ldr	r3, [r7, #16]
 8014e28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014e2a:	693b      	ldr	r3, [r7, #16]
 8014e2c:	2b00      	cmp	r3, #0
 8014e2e:	d120      	bne.n	8014e72 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8014e30:	4b4d      	ldr	r3, [pc, #308]	; (8014f68 <xTaskIncrementTick+0x160>)
 8014e32:	681b      	ldr	r3, [r3, #0]
 8014e34:	681b      	ldr	r3, [r3, #0]
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d00a      	beq.n	8014e50 <xTaskIncrementTick+0x48>
	__asm volatile
 8014e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e3e:	f383 8811 	msr	BASEPRI, r3
 8014e42:	f3bf 8f6f 	isb	sy
 8014e46:	f3bf 8f4f 	dsb	sy
 8014e4a:	603b      	str	r3, [r7, #0]
}
 8014e4c:	bf00      	nop
 8014e4e:	e7fe      	b.n	8014e4e <xTaskIncrementTick+0x46>
 8014e50:	4b45      	ldr	r3, [pc, #276]	; (8014f68 <xTaskIncrementTick+0x160>)
 8014e52:	681b      	ldr	r3, [r3, #0]
 8014e54:	60fb      	str	r3, [r7, #12]
 8014e56:	4b45      	ldr	r3, [pc, #276]	; (8014f6c <xTaskIncrementTick+0x164>)
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	4a43      	ldr	r2, [pc, #268]	; (8014f68 <xTaskIncrementTick+0x160>)
 8014e5c:	6013      	str	r3, [r2, #0]
 8014e5e:	4a43      	ldr	r2, [pc, #268]	; (8014f6c <xTaskIncrementTick+0x164>)
 8014e60:	68fb      	ldr	r3, [r7, #12]
 8014e62:	6013      	str	r3, [r2, #0]
 8014e64:	4b42      	ldr	r3, [pc, #264]	; (8014f70 <xTaskIncrementTick+0x168>)
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	3301      	adds	r3, #1
 8014e6a:	4a41      	ldr	r2, [pc, #260]	; (8014f70 <xTaskIncrementTick+0x168>)
 8014e6c:	6013      	str	r3, [r2, #0]
 8014e6e:	f000 fb77 	bl	8015560 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014e72:	4b40      	ldr	r3, [pc, #256]	; (8014f74 <xTaskIncrementTick+0x16c>)
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	693a      	ldr	r2, [r7, #16]
 8014e78:	429a      	cmp	r2, r3
 8014e7a:	d349      	bcc.n	8014f10 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014e7c:	4b3a      	ldr	r3, [pc, #232]	; (8014f68 <xTaskIncrementTick+0x160>)
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d104      	bne.n	8014e90 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014e86:	4b3b      	ldr	r3, [pc, #236]	; (8014f74 <xTaskIncrementTick+0x16c>)
 8014e88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014e8c:	601a      	str	r2, [r3, #0]
					break;
 8014e8e:	e03f      	b.n	8014f10 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014e90:	4b35      	ldr	r3, [pc, #212]	; (8014f68 <xTaskIncrementTick+0x160>)
 8014e92:	681b      	ldr	r3, [r3, #0]
 8014e94:	68db      	ldr	r3, [r3, #12]
 8014e96:	68db      	ldr	r3, [r3, #12]
 8014e98:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014e9a:	68bb      	ldr	r3, [r7, #8]
 8014e9c:	685b      	ldr	r3, [r3, #4]
 8014e9e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014ea0:	693a      	ldr	r2, [r7, #16]
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	429a      	cmp	r2, r3
 8014ea6:	d203      	bcs.n	8014eb0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014ea8:	4a32      	ldr	r2, [pc, #200]	; (8014f74 <xTaskIncrementTick+0x16c>)
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014eae:	e02f      	b.n	8014f10 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014eb0:	68bb      	ldr	r3, [r7, #8]
 8014eb2:	3304      	adds	r3, #4
 8014eb4:	4618      	mov	r0, r3
 8014eb6:	f7fe fdc5 	bl	8013a44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014eba:	68bb      	ldr	r3, [r7, #8]
 8014ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d004      	beq.n	8014ecc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014ec2:	68bb      	ldr	r3, [r7, #8]
 8014ec4:	3318      	adds	r3, #24
 8014ec6:	4618      	mov	r0, r3
 8014ec8:	f7fe fdbc 	bl	8013a44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014ecc:	68bb      	ldr	r3, [r7, #8]
 8014ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ed0:	4b29      	ldr	r3, [pc, #164]	; (8014f78 <xTaskIncrementTick+0x170>)
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	429a      	cmp	r2, r3
 8014ed6:	d903      	bls.n	8014ee0 <xTaskIncrementTick+0xd8>
 8014ed8:	68bb      	ldr	r3, [r7, #8]
 8014eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014edc:	4a26      	ldr	r2, [pc, #152]	; (8014f78 <xTaskIncrementTick+0x170>)
 8014ede:	6013      	str	r3, [r2, #0]
 8014ee0:	68bb      	ldr	r3, [r7, #8]
 8014ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ee4:	4613      	mov	r3, r2
 8014ee6:	009b      	lsls	r3, r3, #2
 8014ee8:	4413      	add	r3, r2
 8014eea:	009b      	lsls	r3, r3, #2
 8014eec:	4a23      	ldr	r2, [pc, #140]	; (8014f7c <xTaskIncrementTick+0x174>)
 8014eee:	441a      	add	r2, r3
 8014ef0:	68bb      	ldr	r3, [r7, #8]
 8014ef2:	3304      	adds	r3, #4
 8014ef4:	4619      	mov	r1, r3
 8014ef6:	4610      	mov	r0, r2
 8014ef8:	f7fe fd47 	bl	801398a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014efc:	68bb      	ldr	r3, [r7, #8]
 8014efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f00:	4b1f      	ldr	r3, [pc, #124]	; (8014f80 <xTaskIncrementTick+0x178>)
 8014f02:	681b      	ldr	r3, [r3, #0]
 8014f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f06:	429a      	cmp	r2, r3
 8014f08:	d3b8      	bcc.n	8014e7c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8014f0a:	2301      	movs	r3, #1
 8014f0c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014f0e:	e7b5      	b.n	8014e7c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014f10:	4b1b      	ldr	r3, [pc, #108]	; (8014f80 <xTaskIncrementTick+0x178>)
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f16:	4919      	ldr	r1, [pc, #100]	; (8014f7c <xTaskIncrementTick+0x174>)
 8014f18:	4613      	mov	r3, r2
 8014f1a:	009b      	lsls	r3, r3, #2
 8014f1c:	4413      	add	r3, r2
 8014f1e:	009b      	lsls	r3, r3, #2
 8014f20:	440b      	add	r3, r1
 8014f22:	681b      	ldr	r3, [r3, #0]
 8014f24:	2b01      	cmp	r3, #1
 8014f26:	d901      	bls.n	8014f2c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8014f28:	2301      	movs	r3, #1
 8014f2a:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 8014f2c:	4b15      	ldr	r3, [pc, #84]	; (8014f84 <xTaskIncrementTick+0x17c>)
 8014f2e:	681b      	ldr	r3, [r3, #0]
 8014f30:	2b00      	cmp	r3, #0
 8014f32:	d101      	bne.n	8014f38 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 8014f34:	f7eb fb56 	bl	80005e4 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8014f38:	4b13      	ldr	r3, [pc, #76]	; (8014f88 <xTaskIncrementTick+0x180>)
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d009      	beq.n	8014f54 <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 8014f40:	2301      	movs	r3, #1
 8014f42:	617b      	str	r3, [r7, #20]
 8014f44:	e006      	b.n	8014f54 <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8014f46:	4b0f      	ldr	r3, [pc, #60]	; (8014f84 <xTaskIncrementTick+0x17c>)
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	3301      	adds	r3, #1
 8014f4c:	4a0d      	ldr	r2, [pc, #52]	; (8014f84 <xTaskIncrementTick+0x17c>)
 8014f4e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8014f50:	f7eb fb48 	bl	80005e4 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8014f54:	697b      	ldr	r3, [r7, #20]
}
 8014f56:	4618      	mov	r0, r3
 8014f58:	3718      	adds	r7, #24
 8014f5a:	46bd      	mov	sp, r7
 8014f5c:	bd80      	pop	{r7, pc}
 8014f5e:	bf00      	nop
 8014f60:	24001d08 	.word	0x24001d08
 8014f64:	24001ce4 	.word	0x24001ce4
 8014f68:	24001c98 	.word	0x24001c98
 8014f6c:	24001c9c 	.word	0x24001c9c
 8014f70:	24001cf8 	.word	0x24001cf8
 8014f74:	24001d00 	.word	0x24001d00
 8014f78:	24001ce8 	.word	0x24001ce8
 8014f7c:	24001810 	.word	0x24001810
 8014f80:	2400180c 	.word	0x2400180c
 8014f84:	24001cf0 	.word	0x24001cf0
 8014f88:	24001cf4 	.word	0x24001cf4

08014f8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014f8c:	b480      	push	{r7}
 8014f8e:	b085      	sub	sp, #20
 8014f90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014f92:	4b28      	ldr	r3, [pc, #160]	; (8015034 <vTaskSwitchContext+0xa8>)
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	2b00      	cmp	r3, #0
 8014f98:	d003      	beq.n	8014fa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014f9a:	4b27      	ldr	r3, [pc, #156]	; (8015038 <vTaskSwitchContext+0xac>)
 8014f9c:	2201      	movs	r2, #1
 8014f9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014fa0:	e041      	b.n	8015026 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8014fa2:	4b25      	ldr	r3, [pc, #148]	; (8015038 <vTaskSwitchContext+0xac>)
 8014fa4:	2200      	movs	r2, #0
 8014fa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014fa8:	4b24      	ldr	r3, [pc, #144]	; (801503c <vTaskSwitchContext+0xb0>)
 8014faa:	681b      	ldr	r3, [r3, #0]
 8014fac:	60fb      	str	r3, [r7, #12]
 8014fae:	e010      	b.n	8014fd2 <vTaskSwitchContext+0x46>
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d10a      	bne.n	8014fcc <vTaskSwitchContext+0x40>
	__asm volatile
 8014fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fba:	f383 8811 	msr	BASEPRI, r3
 8014fbe:	f3bf 8f6f 	isb	sy
 8014fc2:	f3bf 8f4f 	dsb	sy
 8014fc6:	607b      	str	r3, [r7, #4]
}
 8014fc8:	bf00      	nop
 8014fca:	e7fe      	b.n	8014fca <vTaskSwitchContext+0x3e>
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	3b01      	subs	r3, #1
 8014fd0:	60fb      	str	r3, [r7, #12]
 8014fd2:	491b      	ldr	r1, [pc, #108]	; (8015040 <vTaskSwitchContext+0xb4>)
 8014fd4:	68fa      	ldr	r2, [r7, #12]
 8014fd6:	4613      	mov	r3, r2
 8014fd8:	009b      	lsls	r3, r3, #2
 8014fda:	4413      	add	r3, r2
 8014fdc:	009b      	lsls	r3, r3, #2
 8014fde:	440b      	add	r3, r1
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d0e4      	beq.n	8014fb0 <vTaskSwitchContext+0x24>
 8014fe6:	68fa      	ldr	r2, [r7, #12]
 8014fe8:	4613      	mov	r3, r2
 8014fea:	009b      	lsls	r3, r3, #2
 8014fec:	4413      	add	r3, r2
 8014fee:	009b      	lsls	r3, r3, #2
 8014ff0:	4a13      	ldr	r2, [pc, #76]	; (8015040 <vTaskSwitchContext+0xb4>)
 8014ff2:	4413      	add	r3, r2
 8014ff4:	60bb      	str	r3, [r7, #8]
 8014ff6:	68bb      	ldr	r3, [r7, #8]
 8014ff8:	685b      	ldr	r3, [r3, #4]
 8014ffa:	685a      	ldr	r2, [r3, #4]
 8014ffc:	68bb      	ldr	r3, [r7, #8]
 8014ffe:	605a      	str	r2, [r3, #4]
 8015000:	68bb      	ldr	r3, [r7, #8]
 8015002:	685a      	ldr	r2, [r3, #4]
 8015004:	68bb      	ldr	r3, [r7, #8]
 8015006:	3308      	adds	r3, #8
 8015008:	429a      	cmp	r2, r3
 801500a:	d104      	bne.n	8015016 <vTaskSwitchContext+0x8a>
 801500c:	68bb      	ldr	r3, [r7, #8]
 801500e:	685b      	ldr	r3, [r3, #4]
 8015010:	685a      	ldr	r2, [r3, #4]
 8015012:	68bb      	ldr	r3, [r7, #8]
 8015014:	605a      	str	r2, [r3, #4]
 8015016:	68bb      	ldr	r3, [r7, #8]
 8015018:	685b      	ldr	r3, [r3, #4]
 801501a:	68db      	ldr	r3, [r3, #12]
 801501c:	4a09      	ldr	r2, [pc, #36]	; (8015044 <vTaskSwitchContext+0xb8>)
 801501e:	6013      	str	r3, [r2, #0]
 8015020:	4a06      	ldr	r2, [pc, #24]	; (801503c <vTaskSwitchContext+0xb0>)
 8015022:	68fb      	ldr	r3, [r7, #12]
 8015024:	6013      	str	r3, [r2, #0]
}
 8015026:	bf00      	nop
 8015028:	3714      	adds	r7, #20
 801502a:	46bd      	mov	sp, r7
 801502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015030:	4770      	bx	lr
 8015032:	bf00      	nop
 8015034:	24001d08 	.word	0x24001d08
 8015038:	24001cf4 	.word	0x24001cf4
 801503c:	24001ce8 	.word	0x24001ce8
 8015040:	24001810 	.word	0x24001810
 8015044:	2400180c 	.word	0x2400180c

08015048 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015048:	b580      	push	{r7, lr}
 801504a:	b084      	sub	sp, #16
 801504c:	af00      	add	r7, sp, #0
 801504e:	6078      	str	r0, [r7, #4]
 8015050:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	2b00      	cmp	r3, #0
 8015056:	d10a      	bne.n	801506e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8015058:	f04f 0350 	mov.w	r3, #80	; 0x50
 801505c:	f383 8811 	msr	BASEPRI, r3
 8015060:	f3bf 8f6f 	isb	sy
 8015064:	f3bf 8f4f 	dsb	sy
 8015068:	60fb      	str	r3, [r7, #12]
}
 801506a:	bf00      	nop
 801506c:	e7fe      	b.n	801506c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801506e:	4b07      	ldr	r3, [pc, #28]	; (801508c <vTaskPlaceOnEventList+0x44>)
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	3318      	adds	r3, #24
 8015074:	4619      	mov	r1, r3
 8015076:	6878      	ldr	r0, [r7, #4]
 8015078:	f7fe fcab 	bl	80139d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801507c:	2101      	movs	r1, #1
 801507e:	6838      	ldr	r0, [r7, #0]
 8015080:	f000 fb32 	bl	80156e8 <prvAddCurrentTaskToDelayedList>
}
 8015084:	bf00      	nop
 8015086:	3710      	adds	r7, #16
 8015088:	46bd      	mov	sp, r7
 801508a:	bd80      	pop	{r7, pc}
 801508c:	2400180c 	.word	0x2400180c

08015090 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8015090:	b580      	push	{r7, lr}
 8015092:	b086      	sub	sp, #24
 8015094:	af00      	add	r7, sp, #0
 8015096:	60f8      	str	r0, [r7, #12]
 8015098:	60b9      	str	r1, [r7, #8]
 801509a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 801509c:	68fb      	ldr	r3, [r7, #12]
 801509e:	2b00      	cmp	r3, #0
 80150a0:	d10a      	bne.n	80150b8 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 80150a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150a6:	f383 8811 	msr	BASEPRI, r3
 80150aa:	f3bf 8f6f 	isb	sy
 80150ae:	f3bf 8f4f 	dsb	sy
 80150b2:	617b      	str	r3, [r7, #20]
}
 80150b4:	bf00      	nop
 80150b6:	e7fe      	b.n	80150b6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80150b8:	4b11      	ldr	r3, [pc, #68]	; (8015100 <vTaskPlaceOnUnorderedEventList+0x70>)
 80150ba:	681b      	ldr	r3, [r3, #0]
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d10a      	bne.n	80150d6 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80150c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150c4:	f383 8811 	msr	BASEPRI, r3
 80150c8:	f3bf 8f6f 	isb	sy
 80150cc:	f3bf 8f4f 	dsb	sy
 80150d0:	613b      	str	r3, [r7, #16]
}
 80150d2:	bf00      	nop
 80150d4:	e7fe      	b.n	80150d4 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80150d6:	4b0b      	ldr	r3, [pc, #44]	; (8015104 <vTaskPlaceOnUnorderedEventList+0x74>)
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	68ba      	ldr	r2, [r7, #8]
 80150dc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80150e0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80150e2:	4b08      	ldr	r3, [pc, #32]	; (8015104 <vTaskPlaceOnUnorderedEventList+0x74>)
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	3318      	adds	r3, #24
 80150e8:	4619      	mov	r1, r3
 80150ea:	68f8      	ldr	r0, [r7, #12]
 80150ec:	f7fe fc4d 	bl	801398a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80150f0:	2101      	movs	r1, #1
 80150f2:	6878      	ldr	r0, [r7, #4]
 80150f4:	f000 faf8 	bl	80156e8 <prvAddCurrentTaskToDelayedList>
}
 80150f8:	bf00      	nop
 80150fa:	3718      	adds	r7, #24
 80150fc:	46bd      	mov	sp, r7
 80150fe:	bd80      	pop	{r7, pc}
 8015100:	24001d08 	.word	0x24001d08
 8015104:	2400180c 	.word	0x2400180c

08015108 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015108:	b580      	push	{r7, lr}
 801510a:	b086      	sub	sp, #24
 801510c:	af00      	add	r7, sp, #0
 801510e:	60f8      	str	r0, [r7, #12]
 8015110:	60b9      	str	r1, [r7, #8]
 8015112:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015114:	68fb      	ldr	r3, [r7, #12]
 8015116:	2b00      	cmp	r3, #0
 8015118:	d10a      	bne.n	8015130 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801511a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801511e:	f383 8811 	msr	BASEPRI, r3
 8015122:	f3bf 8f6f 	isb	sy
 8015126:	f3bf 8f4f 	dsb	sy
 801512a:	617b      	str	r3, [r7, #20]
}
 801512c:	bf00      	nop
 801512e:	e7fe      	b.n	801512e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015130:	4b0a      	ldr	r3, [pc, #40]	; (801515c <vTaskPlaceOnEventListRestricted+0x54>)
 8015132:	681b      	ldr	r3, [r3, #0]
 8015134:	3318      	adds	r3, #24
 8015136:	4619      	mov	r1, r3
 8015138:	68f8      	ldr	r0, [r7, #12]
 801513a:	f7fe fc26 	bl	801398a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	2b00      	cmp	r3, #0
 8015142:	d002      	beq.n	801514a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8015144:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015148:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801514a:	6879      	ldr	r1, [r7, #4]
 801514c:	68b8      	ldr	r0, [r7, #8]
 801514e:	f000 facb 	bl	80156e8 <prvAddCurrentTaskToDelayedList>
	}
 8015152:	bf00      	nop
 8015154:	3718      	adds	r7, #24
 8015156:	46bd      	mov	sp, r7
 8015158:	bd80      	pop	{r7, pc}
 801515a:	bf00      	nop
 801515c:	2400180c 	.word	0x2400180c

08015160 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015160:	b580      	push	{r7, lr}
 8015162:	b086      	sub	sp, #24
 8015164:	af00      	add	r7, sp, #0
 8015166:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	68db      	ldr	r3, [r3, #12]
 801516c:	68db      	ldr	r3, [r3, #12]
 801516e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8015170:	693b      	ldr	r3, [r7, #16]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d10a      	bne.n	801518c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8015176:	f04f 0350 	mov.w	r3, #80	; 0x50
 801517a:	f383 8811 	msr	BASEPRI, r3
 801517e:	f3bf 8f6f 	isb	sy
 8015182:	f3bf 8f4f 	dsb	sy
 8015186:	60fb      	str	r3, [r7, #12]
}
 8015188:	bf00      	nop
 801518a:	e7fe      	b.n	801518a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801518c:	693b      	ldr	r3, [r7, #16]
 801518e:	3318      	adds	r3, #24
 8015190:	4618      	mov	r0, r3
 8015192:	f7fe fc57 	bl	8013a44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015196:	4b1e      	ldr	r3, [pc, #120]	; (8015210 <xTaskRemoveFromEventList+0xb0>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d11d      	bne.n	80151da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801519e:	693b      	ldr	r3, [r7, #16]
 80151a0:	3304      	adds	r3, #4
 80151a2:	4618      	mov	r0, r3
 80151a4:	f7fe fc4e 	bl	8013a44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80151a8:	693b      	ldr	r3, [r7, #16]
 80151aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80151ac:	4b19      	ldr	r3, [pc, #100]	; (8015214 <xTaskRemoveFromEventList+0xb4>)
 80151ae:	681b      	ldr	r3, [r3, #0]
 80151b0:	429a      	cmp	r2, r3
 80151b2:	d903      	bls.n	80151bc <xTaskRemoveFromEventList+0x5c>
 80151b4:	693b      	ldr	r3, [r7, #16]
 80151b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151b8:	4a16      	ldr	r2, [pc, #88]	; (8015214 <xTaskRemoveFromEventList+0xb4>)
 80151ba:	6013      	str	r3, [r2, #0]
 80151bc:	693b      	ldr	r3, [r7, #16]
 80151be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80151c0:	4613      	mov	r3, r2
 80151c2:	009b      	lsls	r3, r3, #2
 80151c4:	4413      	add	r3, r2
 80151c6:	009b      	lsls	r3, r3, #2
 80151c8:	4a13      	ldr	r2, [pc, #76]	; (8015218 <xTaskRemoveFromEventList+0xb8>)
 80151ca:	441a      	add	r2, r3
 80151cc:	693b      	ldr	r3, [r7, #16]
 80151ce:	3304      	adds	r3, #4
 80151d0:	4619      	mov	r1, r3
 80151d2:	4610      	mov	r0, r2
 80151d4:	f7fe fbd9 	bl	801398a <vListInsertEnd>
 80151d8:	e005      	b.n	80151e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80151da:	693b      	ldr	r3, [r7, #16]
 80151dc:	3318      	adds	r3, #24
 80151de:	4619      	mov	r1, r3
 80151e0:	480e      	ldr	r0, [pc, #56]	; (801521c <xTaskRemoveFromEventList+0xbc>)
 80151e2:	f7fe fbd2 	bl	801398a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80151e6:	693b      	ldr	r3, [r7, #16]
 80151e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80151ea:	4b0d      	ldr	r3, [pc, #52]	; (8015220 <xTaskRemoveFromEventList+0xc0>)
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151f0:	429a      	cmp	r2, r3
 80151f2:	d905      	bls.n	8015200 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80151f4:	2301      	movs	r3, #1
 80151f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80151f8:	4b0a      	ldr	r3, [pc, #40]	; (8015224 <xTaskRemoveFromEventList+0xc4>)
 80151fa:	2201      	movs	r2, #1
 80151fc:	601a      	str	r2, [r3, #0]
 80151fe:	e001      	b.n	8015204 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8015200:	2300      	movs	r3, #0
 8015202:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8015204:	697b      	ldr	r3, [r7, #20]
}
 8015206:	4618      	mov	r0, r3
 8015208:	3718      	adds	r7, #24
 801520a:	46bd      	mov	sp, r7
 801520c:	bd80      	pop	{r7, pc}
 801520e:	bf00      	nop
 8015210:	24001d08 	.word	0x24001d08
 8015214:	24001ce8 	.word	0x24001ce8
 8015218:	24001810 	.word	0x24001810
 801521c:	24001ca0 	.word	0x24001ca0
 8015220:	2400180c 	.word	0x2400180c
 8015224:	24001cf4 	.word	0x24001cf4

08015228 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8015228:	b580      	push	{r7, lr}
 801522a:	b086      	sub	sp, #24
 801522c:	af00      	add	r7, sp, #0
 801522e:	6078      	str	r0, [r7, #4]
 8015230:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8015232:	4b29      	ldr	r3, [pc, #164]	; (80152d8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8015234:	681b      	ldr	r3, [r3, #0]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d10a      	bne.n	8015250 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 801523a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801523e:	f383 8811 	msr	BASEPRI, r3
 8015242:	f3bf 8f6f 	isb	sy
 8015246:	f3bf 8f4f 	dsb	sy
 801524a:	613b      	str	r3, [r7, #16]
}
 801524c:	bf00      	nop
 801524e:	e7fe      	b.n	801524e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8015250:	683b      	ldr	r3, [r7, #0]
 8015252:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	68db      	ldr	r3, [r3, #12]
 801525e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8015260:	697b      	ldr	r3, [r7, #20]
 8015262:	2b00      	cmp	r3, #0
 8015264:	d10a      	bne.n	801527c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8015266:	f04f 0350 	mov.w	r3, #80	; 0x50
 801526a:	f383 8811 	msr	BASEPRI, r3
 801526e:	f3bf 8f6f 	isb	sy
 8015272:	f3bf 8f4f 	dsb	sy
 8015276:	60fb      	str	r3, [r7, #12]
}
 8015278:	bf00      	nop
 801527a:	e7fe      	b.n	801527a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 801527c:	6878      	ldr	r0, [r7, #4]
 801527e:	f7fe fbe1 	bl	8013a44 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8015282:	697b      	ldr	r3, [r7, #20]
 8015284:	3304      	adds	r3, #4
 8015286:	4618      	mov	r0, r3
 8015288:	f7fe fbdc 	bl	8013a44 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 801528c:	697b      	ldr	r3, [r7, #20]
 801528e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015290:	4b12      	ldr	r3, [pc, #72]	; (80152dc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8015292:	681b      	ldr	r3, [r3, #0]
 8015294:	429a      	cmp	r2, r3
 8015296:	d903      	bls.n	80152a0 <vTaskRemoveFromUnorderedEventList+0x78>
 8015298:	697b      	ldr	r3, [r7, #20]
 801529a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801529c:	4a0f      	ldr	r2, [pc, #60]	; (80152dc <vTaskRemoveFromUnorderedEventList+0xb4>)
 801529e:	6013      	str	r3, [r2, #0]
 80152a0:	697b      	ldr	r3, [r7, #20]
 80152a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80152a4:	4613      	mov	r3, r2
 80152a6:	009b      	lsls	r3, r3, #2
 80152a8:	4413      	add	r3, r2
 80152aa:	009b      	lsls	r3, r3, #2
 80152ac:	4a0c      	ldr	r2, [pc, #48]	; (80152e0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80152ae:	441a      	add	r2, r3
 80152b0:	697b      	ldr	r3, [r7, #20]
 80152b2:	3304      	adds	r3, #4
 80152b4:	4619      	mov	r1, r3
 80152b6:	4610      	mov	r0, r2
 80152b8:	f7fe fb67 	bl	801398a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80152bc:	697b      	ldr	r3, [r7, #20]
 80152be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80152c0:	4b08      	ldr	r3, [pc, #32]	; (80152e4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80152c2:	681b      	ldr	r3, [r3, #0]
 80152c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80152c6:	429a      	cmp	r2, r3
 80152c8:	d902      	bls.n	80152d0 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80152ca:	4b07      	ldr	r3, [pc, #28]	; (80152e8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80152cc:	2201      	movs	r2, #1
 80152ce:	601a      	str	r2, [r3, #0]
	}
}
 80152d0:	bf00      	nop
 80152d2:	3718      	adds	r7, #24
 80152d4:	46bd      	mov	sp, r7
 80152d6:	bd80      	pop	{r7, pc}
 80152d8:	24001d08 	.word	0x24001d08
 80152dc:	24001ce8 	.word	0x24001ce8
 80152e0:	24001810 	.word	0x24001810
 80152e4:	2400180c 	.word	0x2400180c
 80152e8:	24001cf4 	.word	0x24001cf4

080152ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80152ec:	b480      	push	{r7}
 80152ee:	b083      	sub	sp, #12
 80152f0:	af00      	add	r7, sp, #0
 80152f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80152f4:	4b06      	ldr	r3, [pc, #24]	; (8015310 <vTaskInternalSetTimeOutState+0x24>)
 80152f6:	681a      	ldr	r2, [r3, #0]
 80152f8:	687b      	ldr	r3, [r7, #4]
 80152fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80152fc:	4b05      	ldr	r3, [pc, #20]	; (8015314 <vTaskInternalSetTimeOutState+0x28>)
 80152fe:	681a      	ldr	r2, [r3, #0]
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	605a      	str	r2, [r3, #4]
}
 8015304:	bf00      	nop
 8015306:	370c      	adds	r7, #12
 8015308:	46bd      	mov	sp, r7
 801530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801530e:	4770      	bx	lr
 8015310:	24001cf8 	.word	0x24001cf8
 8015314:	24001ce4 	.word	0x24001ce4

08015318 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8015318:	b580      	push	{r7, lr}
 801531a:	b088      	sub	sp, #32
 801531c:	af00      	add	r7, sp, #0
 801531e:	6078      	str	r0, [r7, #4]
 8015320:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8015322:	687b      	ldr	r3, [r7, #4]
 8015324:	2b00      	cmp	r3, #0
 8015326:	d10a      	bne.n	801533e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8015328:	f04f 0350 	mov.w	r3, #80	; 0x50
 801532c:	f383 8811 	msr	BASEPRI, r3
 8015330:	f3bf 8f6f 	isb	sy
 8015334:	f3bf 8f4f 	dsb	sy
 8015338:	613b      	str	r3, [r7, #16]
}
 801533a:	bf00      	nop
 801533c:	e7fe      	b.n	801533c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801533e:	683b      	ldr	r3, [r7, #0]
 8015340:	2b00      	cmp	r3, #0
 8015342:	d10a      	bne.n	801535a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8015344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015348:	f383 8811 	msr	BASEPRI, r3
 801534c:	f3bf 8f6f 	isb	sy
 8015350:	f3bf 8f4f 	dsb	sy
 8015354:	60fb      	str	r3, [r7, #12]
}
 8015356:	bf00      	nop
 8015358:	e7fe      	b.n	8015358 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801535a:	f000 feb3 	bl	80160c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801535e:	4b1d      	ldr	r3, [pc, #116]	; (80153d4 <xTaskCheckForTimeOut+0xbc>)
 8015360:	681b      	ldr	r3, [r3, #0]
 8015362:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	685b      	ldr	r3, [r3, #4]
 8015368:	69ba      	ldr	r2, [r7, #24]
 801536a:	1ad3      	subs	r3, r2, r3
 801536c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801536e:	683b      	ldr	r3, [r7, #0]
 8015370:	681b      	ldr	r3, [r3, #0]
 8015372:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015376:	d102      	bne.n	801537e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8015378:	2300      	movs	r3, #0
 801537a:	61fb      	str	r3, [r7, #28]
 801537c:	e023      	b.n	80153c6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	681a      	ldr	r2, [r3, #0]
 8015382:	4b15      	ldr	r3, [pc, #84]	; (80153d8 <xTaskCheckForTimeOut+0xc0>)
 8015384:	681b      	ldr	r3, [r3, #0]
 8015386:	429a      	cmp	r2, r3
 8015388:	d007      	beq.n	801539a <xTaskCheckForTimeOut+0x82>
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	685b      	ldr	r3, [r3, #4]
 801538e:	69ba      	ldr	r2, [r7, #24]
 8015390:	429a      	cmp	r2, r3
 8015392:	d302      	bcc.n	801539a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015394:	2301      	movs	r3, #1
 8015396:	61fb      	str	r3, [r7, #28]
 8015398:	e015      	b.n	80153c6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801539a:	683b      	ldr	r3, [r7, #0]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	697a      	ldr	r2, [r7, #20]
 80153a0:	429a      	cmp	r2, r3
 80153a2:	d20b      	bcs.n	80153bc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80153a4:	683b      	ldr	r3, [r7, #0]
 80153a6:	681a      	ldr	r2, [r3, #0]
 80153a8:	697b      	ldr	r3, [r7, #20]
 80153aa:	1ad2      	subs	r2, r2, r3
 80153ac:	683b      	ldr	r3, [r7, #0]
 80153ae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80153b0:	6878      	ldr	r0, [r7, #4]
 80153b2:	f7ff ff9b 	bl	80152ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80153b6:	2300      	movs	r3, #0
 80153b8:	61fb      	str	r3, [r7, #28]
 80153ba:	e004      	b.n	80153c6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80153bc:	683b      	ldr	r3, [r7, #0]
 80153be:	2200      	movs	r2, #0
 80153c0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80153c2:	2301      	movs	r3, #1
 80153c4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80153c6:	f000 fead 	bl	8016124 <vPortExitCritical>

	return xReturn;
 80153ca:	69fb      	ldr	r3, [r7, #28]
}
 80153cc:	4618      	mov	r0, r3
 80153ce:	3720      	adds	r7, #32
 80153d0:	46bd      	mov	sp, r7
 80153d2:	bd80      	pop	{r7, pc}
 80153d4:	24001ce4 	.word	0x24001ce4
 80153d8:	24001cf8 	.word	0x24001cf8

080153dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80153dc:	b480      	push	{r7}
 80153de:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80153e0:	4b03      	ldr	r3, [pc, #12]	; (80153f0 <vTaskMissedYield+0x14>)
 80153e2:	2201      	movs	r2, #1
 80153e4:	601a      	str	r2, [r3, #0]
}
 80153e6:	bf00      	nop
 80153e8:	46bd      	mov	sp, r7
 80153ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ee:	4770      	bx	lr
 80153f0:	24001cf4 	.word	0x24001cf4

080153f4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80153f4:	b580      	push	{r7, lr}
 80153f6:	b082      	sub	sp, #8
 80153f8:	af00      	add	r7, sp, #0
 80153fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80153fc:	f000 f852 	bl	80154a4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8015400:	4b06      	ldr	r3, [pc, #24]	; (801541c <prvIdleTask+0x28>)
 8015402:	681b      	ldr	r3, [r3, #0]
 8015404:	2b01      	cmp	r3, #1
 8015406:	d9f9      	bls.n	80153fc <prvIdleTask+0x8>
			{
				taskYIELD();
 8015408:	4b05      	ldr	r3, [pc, #20]	; (8015420 <prvIdleTask+0x2c>)
 801540a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801540e:	601a      	str	r2, [r3, #0]
 8015410:	f3bf 8f4f 	dsb	sy
 8015414:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015418:	e7f0      	b.n	80153fc <prvIdleTask+0x8>
 801541a:	bf00      	nop
 801541c:	24001810 	.word	0x24001810
 8015420:	e000ed04 	.word	0xe000ed04

08015424 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015424:	b580      	push	{r7, lr}
 8015426:	b082      	sub	sp, #8
 8015428:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801542a:	2300      	movs	r3, #0
 801542c:	607b      	str	r3, [r7, #4]
 801542e:	e00c      	b.n	801544a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015430:	687a      	ldr	r2, [r7, #4]
 8015432:	4613      	mov	r3, r2
 8015434:	009b      	lsls	r3, r3, #2
 8015436:	4413      	add	r3, r2
 8015438:	009b      	lsls	r3, r3, #2
 801543a:	4a12      	ldr	r2, [pc, #72]	; (8015484 <prvInitialiseTaskLists+0x60>)
 801543c:	4413      	add	r3, r2
 801543e:	4618      	mov	r0, r3
 8015440:	f7fe fa76 	bl	8013930 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	3301      	adds	r3, #1
 8015448:	607b      	str	r3, [r7, #4]
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	2b37      	cmp	r3, #55	; 0x37
 801544e:	d9ef      	bls.n	8015430 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015450:	480d      	ldr	r0, [pc, #52]	; (8015488 <prvInitialiseTaskLists+0x64>)
 8015452:	f7fe fa6d 	bl	8013930 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8015456:	480d      	ldr	r0, [pc, #52]	; (801548c <prvInitialiseTaskLists+0x68>)
 8015458:	f7fe fa6a 	bl	8013930 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801545c:	480c      	ldr	r0, [pc, #48]	; (8015490 <prvInitialiseTaskLists+0x6c>)
 801545e:	f7fe fa67 	bl	8013930 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015462:	480c      	ldr	r0, [pc, #48]	; (8015494 <prvInitialiseTaskLists+0x70>)
 8015464:	f7fe fa64 	bl	8013930 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015468:	480b      	ldr	r0, [pc, #44]	; (8015498 <prvInitialiseTaskLists+0x74>)
 801546a:	f7fe fa61 	bl	8013930 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801546e:	4b0b      	ldr	r3, [pc, #44]	; (801549c <prvInitialiseTaskLists+0x78>)
 8015470:	4a05      	ldr	r2, [pc, #20]	; (8015488 <prvInitialiseTaskLists+0x64>)
 8015472:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015474:	4b0a      	ldr	r3, [pc, #40]	; (80154a0 <prvInitialiseTaskLists+0x7c>)
 8015476:	4a05      	ldr	r2, [pc, #20]	; (801548c <prvInitialiseTaskLists+0x68>)
 8015478:	601a      	str	r2, [r3, #0]
}
 801547a:	bf00      	nop
 801547c:	3708      	adds	r7, #8
 801547e:	46bd      	mov	sp, r7
 8015480:	bd80      	pop	{r7, pc}
 8015482:	bf00      	nop
 8015484:	24001810 	.word	0x24001810
 8015488:	24001c70 	.word	0x24001c70
 801548c:	24001c84 	.word	0x24001c84
 8015490:	24001ca0 	.word	0x24001ca0
 8015494:	24001cb4 	.word	0x24001cb4
 8015498:	24001ccc 	.word	0x24001ccc
 801549c:	24001c98 	.word	0x24001c98
 80154a0:	24001c9c 	.word	0x24001c9c

080154a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80154a4:	b580      	push	{r7, lr}
 80154a6:	b082      	sub	sp, #8
 80154a8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80154aa:	e019      	b.n	80154e0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80154ac:	f000 fe0a 	bl	80160c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80154b0:	4b10      	ldr	r3, [pc, #64]	; (80154f4 <prvCheckTasksWaitingTermination+0x50>)
 80154b2:	68db      	ldr	r3, [r3, #12]
 80154b4:	68db      	ldr	r3, [r3, #12]
 80154b6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	3304      	adds	r3, #4
 80154bc:	4618      	mov	r0, r3
 80154be:	f7fe fac1 	bl	8013a44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80154c2:	4b0d      	ldr	r3, [pc, #52]	; (80154f8 <prvCheckTasksWaitingTermination+0x54>)
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	3b01      	subs	r3, #1
 80154c8:	4a0b      	ldr	r2, [pc, #44]	; (80154f8 <prvCheckTasksWaitingTermination+0x54>)
 80154ca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80154cc:	4b0b      	ldr	r3, [pc, #44]	; (80154fc <prvCheckTasksWaitingTermination+0x58>)
 80154ce:	681b      	ldr	r3, [r3, #0]
 80154d0:	3b01      	subs	r3, #1
 80154d2:	4a0a      	ldr	r2, [pc, #40]	; (80154fc <prvCheckTasksWaitingTermination+0x58>)
 80154d4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80154d6:	f000 fe25 	bl	8016124 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80154da:	6878      	ldr	r0, [r7, #4]
 80154dc:	f000 f810 	bl	8015500 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80154e0:	4b06      	ldr	r3, [pc, #24]	; (80154fc <prvCheckTasksWaitingTermination+0x58>)
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	d1e1      	bne.n	80154ac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80154e8:	bf00      	nop
 80154ea:	bf00      	nop
 80154ec:	3708      	adds	r7, #8
 80154ee:	46bd      	mov	sp, r7
 80154f0:	bd80      	pop	{r7, pc}
 80154f2:	bf00      	nop
 80154f4:	24001cb4 	.word	0x24001cb4
 80154f8:	24001ce0 	.word	0x24001ce0
 80154fc:	24001cc8 	.word	0x24001cc8

08015500 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8015500:	b580      	push	{r7, lr}
 8015502:	b084      	sub	sp, #16
 8015504:	af00      	add	r7, sp, #0
 8015506:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801550e:	2b00      	cmp	r3, #0
 8015510:	d108      	bne.n	8015524 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015516:	4618      	mov	r0, r3
 8015518:	f000 ffc2 	bl	80164a0 <vPortFree>
				vPortFree( pxTCB );
 801551c:	6878      	ldr	r0, [r7, #4]
 801551e:	f000 ffbf 	bl	80164a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015522:	e018      	b.n	8015556 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801552a:	2b01      	cmp	r3, #1
 801552c:	d103      	bne.n	8015536 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801552e:	6878      	ldr	r0, [r7, #4]
 8015530:	f000 ffb6 	bl	80164a0 <vPortFree>
	}
 8015534:	e00f      	b.n	8015556 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 801553c:	2b02      	cmp	r3, #2
 801553e:	d00a      	beq.n	8015556 <prvDeleteTCB+0x56>
	__asm volatile
 8015540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015544:	f383 8811 	msr	BASEPRI, r3
 8015548:	f3bf 8f6f 	isb	sy
 801554c:	f3bf 8f4f 	dsb	sy
 8015550:	60fb      	str	r3, [r7, #12]
}
 8015552:	bf00      	nop
 8015554:	e7fe      	b.n	8015554 <prvDeleteTCB+0x54>
	}
 8015556:	bf00      	nop
 8015558:	3710      	adds	r7, #16
 801555a:	46bd      	mov	sp, r7
 801555c:	bd80      	pop	{r7, pc}
	...

08015560 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015560:	b480      	push	{r7}
 8015562:	b083      	sub	sp, #12
 8015564:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015566:	4b0c      	ldr	r3, [pc, #48]	; (8015598 <prvResetNextTaskUnblockTime+0x38>)
 8015568:	681b      	ldr	r3, [r3, #0]
 801556a:	681b      	ldr	r3, [r3, #0]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d104      	bne.n	801557a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015570:	4b0a      	ldr	r3, [pc, #40]	; (801559c <prvResetNextTaskUnblockTime+0x3c>)
 8015572:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015576:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015578:	e008      	b.n	801558c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801557a:	4b07      	ldr	r3, [pc, #28]	; (8015598 <prvResetNextTaskUnblockTime+0x38>)
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	68db      	ldr	r3, [r3, #12]
 8015580:	68db      	ldr	r3, [r3, #12]
 8015582:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	685b      	ldr	r3, [r3, #4]
 8015588:	4a04      	ldr	r2, [pc, #16]	; (801559c <prvResetNextTaskUnblockTime+0x3c>)
 801558a:	6013      	str	r3, [r2, #0]
}
 801558c:	bf00      	nop
 801558e:	370c      	adds	r7, #12
 8015590:	46bd      	mov	sp, r7
 8015592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015596:	4770      	bx	lr
 8015598:	24001c98 	.word	0x24001c98
 801559c:	24001d00 	.word	0x24001d00

080155a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80155a0:	b480      	push	{r7}
 80155a2:	b083      	sub	sp, #12
 80155a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80155a6:	4b0b      	ldr	r3, [pc, #44]	; (80155d4 <xTaskGetSchedulerState+0x34>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	2b00      	cmp	r3, #0
 80155ac:	d102      	bne.n	80155b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80155ae:	2301      	movs	r3, #1
 80155b0:	607b      	str	r3, [r7, #4]
 80155b2:	e008      	b.n	80155c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80155b4:	4b08      	ldr	r3, [pc, #32]	; (80155d8 <xTaskGetSchedulerState+0x38>)
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d102      	bne.n	80155c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80155bc:	2302      	movs	r3, #2
 80155be:	607b      	str	r3, [r7, #4]
 80155c0:	e001      	b.n	80155c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80155c2:	2300      	movs	r3, #0
 80155c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80155c6:	687b      	ldr	r3, [r7, #4]
	}
 80155c8:	4618      	mov	r0, r3
 80155ca:	370c      	adds	r7, #12
 80155cc:	46bd      	mov	sp, r7
 80155ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155d2:	4770      	bx	lr
 80155d4:	24001cec 	.word	0x24001cec
 80155d8:	24001d08 	.word	0x24001d08

080155dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80155dc:	b580      	push	{r7, lr}
 80155de:	b086      	sub	sp, #24
 80155e0:	af00      	add	r7, sp, #0
 80155e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80155e8:	2300      	movs	r3, #0
 80155ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80155ec:	687b      	ldr	r3, [r7, #4]
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d056      	beq.n	80156a0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80155f2:	4b2e      	ldr	r3, [pc, #184]	; (80156ac <xTaskPriorityDisinherit+0xd0>)
 80155f4:	681b      	ldr	r3, [r3, #0]
 80155f6:	693a      	ldr	r2, [r7, #16]
 80155f8:	429a      	cmp	r2, r3
 80155fa:	d00a      	beq.n	8015612 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80155fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015600:	f383 8811 	msr	BASEPRI, r3
 8015604:	f3bf 8f6f 	isb	sy
 8015608:	f3bf 8f4f 	dsb	sy
 801560c:	60fb      	str	r3, [r7, #12]
}
 801560e:	bf00      	nop
 8015610:	e7fe      	b.n	8015610 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8015612:	693b      	ldr	r3, [r7, #16]
 8015614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015616:	2b00      	cmp	r3, #0
 8015618:	d10a      	bne.n	8015630 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801561a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801561e:	f383 8811 	msr	BASEPRI, r3
 8015622:	f3bf 8f6f 	isb	sy
 8015626:	f3bf 8f4f 	dsb	sy
 801562a:	60bb      	str	r3, [r7, #8]
}
 801562c:	bf00      	nop
 801562e:	e7fe      	b.n	801562e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8015630:	693b      	ldr	r3, [r7, #16]
 8015632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8015634:	1e5a      	subs	r2, r3, #1
 8015636:	693b      	ldr	r3, [r7, #16]
 8015638:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801563a:	693b      	ldr	r3, [r7, #16]
 801563c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801563e:	693b      	ldr	r3, [r7, #16]
 8015640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8015642:	429a      	cmp	r2, r3
 8015644:	d02c      	beq.n	80156a0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015646:	693b      	ldr	r3, [r7, #16]
 8015648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801564a:	2b00      	cmp	r3, #0
 801564c:	d128      	bne.n	80156a0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801564e:	693b      	ldr	r3, [r7, #16]
 8015650:	3304      	adds	r3, #4
 8015652:	4618      	mov	r0, r3
 8015654:	f7fe f9f6 	bl	8013a44 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015658:	693b      	ldr	r3, [r7, #16]
 801565a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801565c:	693b      	ldr	r3, [r7, #16]
 801565e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015660:	693b      	ldr	r3, [r7, #16]
 8015662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015664:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8015668:	693b      	ldr	r3, [r7, #16]
 801566a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801566c:	693b      	ldr	r3, [r7, #16]
 801566e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015670:	4b0f      	ldr	r3, [pc, #60]	; (80156b0 <xTaskPriorityDisinherit+0xd4>)
 8015672:	681b      	ldr	r3, [r3, #0]
 8015674:	429a      	cmp	r2, r3
 8015676:	d903      	bls.n	8015680 <xTaskPriorityDisinherit+0xa4>
 8015678:	693b      	ldr	r3, [r7, #16]
 801567a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801567c:	4a0c      	ldr	r2, [pc, #48]	; (80156b0 <xTaskPriorityDisinherit+0xd4>)
 801567e:	6013      	str	r3, [r2, #0]
 8015680:	693b      	ldr	r3, [r7, #16]
 8015682:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015684:	4613      	mov	r3, r2
 8015686:	009b      	lsls	r3, r3, #2
 8015688:	4413      	add	r3, r2
 801568a:	009b      	lsls	r3, r3, #2
 801568c:	4a09      	ldr	r2, [pc, #36]	; (80156b4 <xTaskPriorityDisinherit+0xd8>)
 801568e:	441a      	add	r2, r3
 8015690:	693b      	ldr	r3, [r7, #16]
 8015692:	3304      	adds	r3, #4
 8015694:	4619      	mov	r1, r3
 8015696:	4610      	mov	r0, r2
 8015698:	f7fe f977 	bl	801398a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801569c:	2301      	movs	r3, #1
 801569e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80156a0:	697b      	ldr	r3, [r7, #20]
	}
 80156a2:	4618      	mov	r0, r3
 80156a4:	3718      	adds	r7, #24
 80156a6:	46bd      	mov	sp, r7
 80156a8:	bd80      	pop	{r7, pc}
 80156aa:	bf00      	nop
 80156ac:	2400180c 	.word	0x2400180c
 80156b0:	24001ce8 	.word	0x24001ce8
 80156b4:	24001810 	.word	0x24001810

080156b8 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80156b8:	b480      	push	{r7}
 80156ba:	b083      	sub	sp, #12
 80156bc:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80156be:	4b09      	ldr	r3, [pc, #36]	; (80156e4 <uxTaskResetEventItemValue+0x2c>)
 80156c0:	681b      	ldr	r3, [r3, #0]
 80156c2:	699b      	ldr	r3, [r3, #24]
 80156c4:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80156c6:	4b07      	ldr	r3, [pc, #28]	; (80156e4 <uxTaskResetEventItemValue+0x2c>)
 80156c8:	681b      	ldr	r3, [r3, #0]
 80156ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80156cc:	4b05      	ldr	r3, [pc, #20]	; (80156e4 <uxTaskResetEventItemValue+0x2c>)
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80156d4:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80156d6:	687b      	ldr	r3, [r7, #4]
}
 80156d8:	4618      	mov	r0, r3
 80156da:	370c      	adds	r7, #12
 80156dc:	46bd      	mov	sp, r7
 80156de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156e2:	4770      	bx	lr
 80156e4:	2400180c 	.word	0x2400180c

080156e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80156e8:	b580      	push	{r7, lr}
 80156ea:	b084      	sub	sp, #16
 80156ec:	af00      	add	r7, sp, #0
 80156ee:	6078      	str	r0, [r7, #4]
 80156f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80156f2:	4b21      	ldr	r3, [pc, #132]	; (8015778 <prvAddCurrentTaskToDelayedList+0x90>)
 80156f4:	681b      	ldr	r3, [r3, #0]
 80156f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80156f8:	4b20      	ldr	r3, [pc, #128]	; (801577c <prvAddCurrentTaskToDelayedList+0x94>)
 80156fa:	681b      	ldr	r3, [r3, #0]
 80156fc:	3304      	adds	r3, #4
 80156fe:	4618      	mov	r0, r3
 8015700:	f7fe f9a0 	bl	8013a44 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801570a:	d10a      	bne.n	8015722 <prvAddCurrentTaskToDelayedList+0x3a>
 801570c:	683b      	ldr	r3, [r7, #0]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d007      	beq.n	8015722 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015712:	4b1a      	ldr	r3, [pc, #104]	; (801577c <prvAddCurrentTaskToDelayedList+0x94>)
 8015714:	681b      	ldr	r3, [r3, #0]
 8015716:	3304      	adds	r3, #4
 8015718:	4619      	mov	r1, r3
 801571a:	4819      	ldr	r0, [pc, #100]	; (8015780 <prvAddCurrentTaskToDelayedList+0x98>)
 801571c:	f7fe f935 	bl	801398a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015720:	e026      	b.n	8015770 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015722:	68fa      	ldr	r2, [r7, #12]
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	4413      	add	r3, r2
 8015728:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801572a:	4b14      	ldr	r3, [pc, #80]	; (801577c <prvAddCurrentTaskToDelayedList+0x94>)
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	68ba      	ldr	r2, [r7, #8]
 8015730:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015732:	68ba      	ldr	r2, [r7, #8]
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	429a      	cmp	r2, r3
 8015738:	d209      	bcs.n	801574e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801573a:	4b12      	ldr	r3, [pc, #72]	; (8015784 <prvAddCurrentTaskToDelayedList+0x9c>)
 801573c:	681a      	ldr	r2, [r3, #0]
 801573e:	4b0f      	ldr	r3, [pc, #60]	; (801577c <prvAddCurrentTaskToDelayedList+0x94>)
 8015740:	681b      	ldr	r3, [r3, #0]
 8015742:	3304      	adds	r3, #4
 8015744:	4619      	mov	r1, r3
 8015746:	4610      	mov	r0, r2
 8015748:	f7fe f943 	bl	80139d2 <vListInsert>
}
 801574c:	e010      	b.n	8015770 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801574e:	4b0e      	ldr	r3, [pc, #56]	; (8015788 <prvAddCurrentTaskToDelayedList+0xa0>)
 8015750:	681a      	ldr	r2, [r3, #0]
 8015752:	4b0a      	ldr	r3, [pc, #40]	; (801577c <prvAddCurrentTaskToDelayedList+0x94>)
 8015754:	681b      	ldr	r3, [r3, #0]
 8015756:	3304      	adds	r3, #4
 8015758:	4619      	mov	r1, r3
 801575a:	4610      	mov	r0, r2
 801575c:	f7fe f939 	bl	80139d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015760:	4b0a      	ldr	r3, [pc, #40]	; (801578c <prvAddCurrentTaskToDelayedList+0xa4>)
 8015762:	681b      	ldr	r3, [r3, #0]
 8015764:	68ba      	ldr	r2, [r7, #8]
 8015766:	429a      	cmp	r2, r3
 8015768:	d202      	bcs.n	8015770 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801576a:	4a08      	ldr	r2, [pc, #32]	; (801578c <prvAddCurrentTaskToDelayedList+0xa4>)
 801576c:	68bb      	ldr	r3, [r7, #8]
 801576e:	6013      	str	r3, [r2, #0]
}
 8015770:	bf00      	nop
 8015772:	3710      	adds	r7, #16
 8015774:	46bd      	mov	sp, r7
 8015776:	bd80      	pop	{r7, pc}
 8015778:	24001ce4 	.word	0x24001ce4
 801577c:	2400180c 	.word	0x2400180c
 8015780:	24001ccc 	.word	0x24001ccc
 8015784:	24001c9c 	.word	0x24001c9c
 8015788:	24001c98 	.word	0x24001c98
 801578c:	24001d00 	.word	0x24001d00

08015790 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015790:	b580      	push	{r7, lr}
 8015792:	b08a      	sub	sp, #40	; 0x28
 8015794:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015796:	2300      	movs	r3, #0
 8015798:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801579a:	f000 fb07 	bl	8015dac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801579e:	4b1c      	ldr	r3, [pc, #112]	; (8015810 <xTimerCreateTimerTask+0x80>)
 80157a0:	681b      	ldr	r3, [r3, #0]
 80157a2:	2b00      	cmp	r3, #0
 80157a4:	d021      	beq.n	80157ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80157a6:	2300      	movs	r3, #0
 80157a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80157aa:	2300      	movs	r3, #0
 80157ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80157ae:	1d3a      	adds	r2, r7, #4
 80157b0:	f107 0108 	add.w	r1, r7, #8
 80157b4:	f107 030c 	add.w	r3, r7, #12
 80157b8:	4618      	mov	r0, r3
 80157ba:	f7fd fe33 	bl	8013424 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80157be:	6879      	ldr	r1, [r7, #4]
 80157c0:	68bb      	ldr	r3, [r7, #8]
 80157c2:	68fa      	ldr	r2, [r7, #12]
 80157c4:	9202      	str	r2, [sp, #8]
 80157c6:	9301      	str	r3, [sp, #4]
 80157c8:	2302      	movs	r3, #2
 80157ca:	9300      	str	r3, [sp, #0]
 80157cc:	2300      	movs	r3, #0
 80157ce:	460a      	mov	r2, r1
 80157d0:	4910      	ldr	r1, [pc, #64]	; (8015814 <xTimerCreateTimerTask+0x84>)
 80157d2:	4811      	ldr	r0, [pc, #68]	; (8015818 <xTimerCreateTimerTask+0x88>)
 80157d4:	f7fe ff06 	bl	80145e4 <xTaskCreateStatic>
 80157d8:	4603      	mov	r3, r0
 80157da:	4a10      	ldr	r2, [pc, #64]	; (801581c <xTimerCreateTimerTask+0x8c>)
 80157dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80157de:	4b0f      	ldr	r3, [pc, #60]	; (801581c <xTimerCreateTimerTask+0x8c>)
 80157e0:	681b      	ldr	r3, [r3, #0]
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d001      	beq.n	80157ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80157e6:	2301      	movs	r3, #1
 80157e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80157ea:	697b      	ldr	r3, [r7, #20]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d10a      	bne.n	8015806 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80157f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157f4:	f383 8811 	msr	BASEPRI, r3
 80157f8:	f3bf 8f6f 	isb	sy
 80157fc:	f3bf 8f4f 	dsb	sy
 8015800:	613b      	str	r3, [r7, #16]
}
 8015802:	bf00      	nop
 8015804:	e7fe      	b.n	8015804 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015806:	697b      	ldr	r3, [r7, #20]
}
 8015808:	4618      	mov	r0, r3
 801580a:	3718      	adds	r7, #24
 801580c:	46bd      	mov	sp, r7
 801580e:	bd80      	pop	{r7, pc}
 8015810:	24001d3c 	.word	0x24001d3c
 8015814:	08017400 	.word	0x08017400
 8015818:	08015955 	.word	0x08015955
 801581c:	24001d40 	.word	0x24001d40

08015820 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015820:	b580      	push	{r7, lr}
 8015822:	b08a      	sub	sp, #40	; 0x28
 8015824:	af00      	add	r7, sp, #0
 8015826:	60f8      	str	r0, [r7, #12]
 8015828:	60b9      	str	r1, [r7, #8]
 801582a:	607a      	str	r2, [r7, #4]
 801582c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801582e:	2300      	movs	r3, #0
 8015830:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015832:	68fb      	ldr	r3, [r7, #12]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d10a      	bne.n	801584e <xTimerGenericCommand+0x2e>
	__asm volatile
 8015838:	f04f 0350 	mov.w	r3, #80	; 0x50
 801583c:	f383 8811 	msr	BASEPRI, r3
 8015840:	f3bf 8f6f 	isb	sy
 8015844:	f3bf 8f4f 	dsb	sy
 8015848:	623b      	str	r3, [r7, #32]
}
 801584a:	bf00      	nop
 801584c:	e7fe      	b.n	801584c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801584e:	4b1a      	ldr	r3, [pc, #104]	; (80158b8 <xTimerGenericCommand+0x98>)
 8015850:	681b      	ldr	r3, [r3, #0]
 8015852:	2b00      	cmp	r3, #0
 8015854:	d02a      	beq.n	80158ac <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015856:	68bb      	ldr	r3, [r7, #8]
 8015858:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801585e:	68fb      	ldr	r3, [r7, #12]
 8015860:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015862:	68bb      	ldr	r3, [r7, #8]
 8015864:	2b05      	cmp	r3, #5
 8015866:	dc18      	bgt.n	801589a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015868:	f7ff fe9a 	bl	80155a0 <xTaskGetSchedulerState>
 801586c:	4603      	mov	r3, r0
 801586e:	2b02      	cmp	r3, #2
 8015870:	d109      	bne.n	8015886 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015872:	4b11      	ldr	r3, [pc, #68]	; (80158b8 <xTimerGenericCommand+0x98>)
 8015874:	6818      	ldr	r0, [r3, #0]
 8015876:	f107 0110 	add.w	r1, r7, #16
 801587a:	2300      	movs	r3, #0
 801587c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801587e:	f7fe fa49 	bl	8013d14 <xQueueGenericSend>
 8015882:	6278      	str	r0, [r7, #36]	; 0x24
 8015884:	e012      	b.n	80158ac <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015886:	4b0c      	ldr	r3, [pc, #48]	; (80158b8 <xTimerGenericCommand+0x98>)
 8015888:	6818      	ldr	r0, [r3, #0]
 801588a:	f107 0110 	add.w	r1, r7, #16
 801588e:	2300      	movs	r3, #0
 8015890:	2200      	movs	r2, #0
 8015892:	f7fe fa3f 	bl	8013d14 <xQueueGenericSend>
 8015896:	6278      	str	r0, [r7, #36]	; 0x24
 8015898:	e008      	b.n	80158ac <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801589a:	4b07      	ldr	r3, [pc, #28]	; (80158b8 <xTimerGenericCommand+0x98>)
 801589c:	6818      	ldr	r0, [r3, #0]
 801589e:	f107 0110 	add.w	r1, r7, #16
 80158a2:	2300      	movs	r3, #0
 80158a4:	683a      	ldr	r2, [r7, #0]
 80158a6:	f7fe fb33 	bl	8013f10 <xQueueGenericSendFromISR>
 80158aa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80158ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80158ae:	4618      	mov	r0, r3
 80158b0:	3728      	adds	r7, #40	; 0x28
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}
 80158b6:	bf00      	nop
 80158b8:	24001d3c 	.word	0x24001d3c

080158bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80158bc:	b580      	push	{r7, lr}
 80158be:	b088      	sub	sp, #32
 80158c0:	af02      	add	r7, sp, #8
 80158c2:	6078      	str	r0, [r7, #4]
 80158c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80158c6:	4b22      	ldr	r3, [pc, #136]	; (8015950 <prvProcessExpiredTimer+0x94>)
 80158c8:	681b      	ldr	r3, [r3, #0]
 80158ca:	68db      	ldr	r3, [r3, #12]
 80158cc:	68db      	ldr	r3, [r3, #12]
 80158ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80158d0:	697b      	ldr	r3, [r7, #20]
 80158d2:	3304      	adds	r3, #4
 80158d4:	4618      	mov	r0, r3
 80158d6:	f7fe f8b5 	bl	8013a44 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80158da:	697b      	ldr	r3, [r7, #20]
 80158dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80158e0:	f003 0304 	and.w	r3, r3, #4
 80158e4:	2b00      	cmp	r3, #0
 80158e6:	d022      	beq.n	801592e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80158e8:	697b      	ldr	r3, [r7, #20]
 80158ea:	699a      	ldr	r2, [r3, #24]
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	18d1      	adds	r1, r2, r3
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	683a      	ldr	r2, [r7, #0]
 80158f4:	6978      	ldr	r0, [r7, #20]
 80158f6:	f000 f8d1 	bl	8015a9c <prvInsertTimerInActiveList>
 80158fa:	4603      	mov	r3, r0
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d01f      	beq.n	8015940 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015900:	2300      	movs	r3, #0
 8015902:	9300      	str	r3, [sp, #0]
 8015904:	2300      	movs	r3, #0
 8015906:	687a      	ldr	r2, [r7, #4]
 8015908:	2100      	movs	r1, #0
 801590a:	6978      	ldr	r0, [r7, #20]
 801590c:	f7ff ff88 	bl	8015820 <xTimerGenericCommand>
 8015910:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015912:	693b      	ldr	r3, [r7, #16]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d113      	bne.n	8015940 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8015918:	f04f 0350 	mov.w	r3, #80	; 0x50
 801591c:	f383 8811 	msr	BASEPRI, r3
 8015920:	f3bf 8f6f 	isb	sy
 8015924:	f3bf 8f4f 	dsb	sy
 8015928:	60fb      	str	r3, [r7, #12]
}
 801592a:	bf00      	nop
 801592c:	e7fe      	b.n	801592c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801592e:	697b      	ldr	r3, [r7, #20]
 8015930:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015934:	f023 0301 	bic.w	r3, r3, #1
 8015938:	b2da      	uxtb	r2, r3
 801593a:	697b      	ldr	r3, [r7, #20]
 801593c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015940:	697b      	ldr	r3, [r7, #20]
 8015942:	6a1b      	ldr	r3, [r3, #32]
 8015944:	6978      	ldr	r0, [r7, #20]
 8015946:	4798      	blx	r3
}
 8015948:	bf00      	nop
 801594a:	3718      	adds	r7, #24
 801594c:	46bd      	mov	sp, r7
 801594e:	bd80      	pop	{r7, pc}
 8015950:	24001d34 	.word	0x24001d34

08015954 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015954:	b580      	push	{r7, lr}
 8015956:	b084      	sub	sp, #16
 8015958:	af00      	add	r7, sp, #0
 801595a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801595c:	f107 0308 	add.w	r3, r7, #8
 8015960:	4618      	mov	r0, r3
 8015962:	f000 f857 	bl	8015a14 <prvGetNextExpireTime>
 8015966:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015968:	68bb      	ldr	r3, [r7, #8]
 801596a:	4619      	mov	r1, r3
 801596c:	68f8      	ldr	r0, [r7, #12]
 801596e:	f000 f803 	bl	8015978 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015972:	f000 f8d5 	bl	8015b20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015976:	e7f1      	b.n	801595c <prvTimerTask+0x8>

08015978 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015978:	b580      	push	{r7, lr}
 801597a:	b084      	sub	sp, #16
 801597c:	af00      	add	r7, sp, #0
 801597e:	6078      	str	r0, [r7, #4]
 8015980:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015982:	f7ff f985 	bl	8014c90 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015986:	f107 0308 	add.w	r3, r7, #8
 801598a:	4618      	mov	r0, r3
 801598c:	f000 f866 	bl	8015a5c <prvSampleTimeNow>
 8015990:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015992:	68bb      	ldr	r3, [r7, #8]
 8015994:	2b00      	cmp	r3, #0
 8015996:	d130      	bne.n	80159fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015998:	683b      	ldr	r3, [r7, #0]
 801599a:	2b00      	cmp	r3, #0
 801599c:	d10a      	bne.n	80159b4 <prvProcessTimerOrBlockTask+0x3c>
 801599e:	687a      	ldr	r2, [r7, #4]
 80159a0:	68fb      	ldr	r3, [r7, #12]
 80159a2:	429a      	cmp	r2, r3
 80159a4:	d806      	bhi.n	80159b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80159a6:	f7ff f981 	bl	8014cac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80159aa:	68f9      	ldr	r1, [r7, #12]
 80159ac:	6878      	ldr	r0, [r7, #4]
 80159ae:	f7ff ff85 	bl	80158bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80159b2:	e024      	b.n	80159fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80159b4:	683b      	ldr	r3, [r7, #0]
 80159b6:	2b00      	cmp	r3, #0
 80159b8:	d008      	beq.n	80159cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80159ba:	4b13      	ldr	r3, [pc, #76]	; (8015a08 <prvProcessTimerOrBlockTask+0x90>)
 80159bc:	681b      	ldr	r3, [r3, #0]
 80159be:	681b      	ldr	r3, [r3, #0]
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d101      	bne.n	80159c8 <prvProcessTimerOrBlockTask+0x50>
 80159c4:	2301      	movs	r3, #1
 80159c6:	e000      	b.n	80159ca <prvProcessTimerOrBlockTask+0x52>
 80159c8:	2300      	movs	r3, #0
 80159ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80159cc:	4b0f      	ldr	r3, [pc, #60]	; (8015a0c <prvProcessTimerOrBlockTask+0x94>)
 80159ce:	6818      	ldr	r0, [r3, #0]
 80159d0:	687a      	ldr	r2, [r7, #4]
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	1ad3      	subs	r3, r2, r3
 80159d6:	683a      	ldr	r2, [r7, #0]
 80159d8:	4619      	mov	r1, r3
 80159da:	f7fe fdcf 	bl	801457c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80159de:	f7ff f965 	bl	8014cac <xTaskResumeAll>
 80159e2:	4603      	mov	r3, r0
 80159e4:	2b00      	cmp	r3, #0
 80159e6:	d10a      	bne.n	80159fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80159e8:	4b09      	ldr	r3, [pc, #36]	; (8015a10 <prvProcessTimerOrBlockTask+0x98>)
 80159ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80159ee:	601a      	str	r2, [r3, #0]
 80159f0:	f3bf 8f4f 	dsb	sy
 80159f4:	f3bf 8f6f 	isb	sy
}
 80159f8:	e001      	b.n	80159fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80159fa:	f7ff f957 	bl	8014cac <xTaskResumeAll>
}
 80159fe:	bf00      	nop
 8015a00:	3710      	adds	r7, #16
 8015a02:	46bd      	mov	sp, r7
 8015a04:	bd80      	pop	{r7, pc}
 8015a06:	bf00      	nop
 8015a08:	24001d38 	.word	0x24001d38
 8015a0c:	24001d3c 	.word	0x24001d3c
 8015a10:	e000ed04 	.word	0xe000ed04

08015a14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015a14:	b480      	push	{r7}
 8015a16:	b085      	sub	sp, #20
 8015a18:	af00      	add	r7, sp, #0
 8015a1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015a1c:	4b0e      	ldr	r3, [pc, #56]	; (8015a58 <prvGetNextExpireTime+0x44>)
 8015a1e:	681b      	ldr	r3, [r3, #0]
 8015a20:	681b      	ldr	r3, [r3, #0]
 8015a22:	2b00      	cmp	r3, #0
 8015a24:	d101      	bne.n	8015a2a <prvGetNextExpireTime+0x16>
 8015a26:	2201      	movs	r2, #1
 8015a28:	e000      	b.n	8015a2c <prvGetNextExpireTime+0x18>
 8015a2a:	2200      	movs	r2, #0
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d105      	bne.n	8015a44 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015a38:	4b07      	ldr	r3, [pc, #28]	; (8015a58 <prvGetNextExpireTime+0x44>)
 8015a3a:	681b      	ldr	r3, [r3, #0]
 8015a3c:	68db      	ldr	r3, [r3, #12]
 8015a3e:	681b      	ldr	r3, [r3, #0]
 8015a40:	60fb      	str	r3, [r7, #12]
 8015a42:	e001      	b.n	8015a48 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015a44:	2300      	movs	r3, #0
 8015a46:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8015a48:	68fb      	ldr	r3, [r7, #12]
}
 8015a4a:	4618      	mov	r0, r3
 8015a4c:	3714      	adds	r7, #20
 8015a4e:	46bd      	mov	sp, r7
 8015a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a54:	4770      	bx	lr
 8015a56:	bf00      	nop
 8015a58:	24001d34 	.word	0x24001d34

08015a5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015a5c:	b580      	push	{r7, lr}
 8015a5e:	b084      	sub	sp, #16
 8015a60:	af00      	add	r7, sp, #0
 8015a62:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015a64:	f7ff f9c0 	bl	8014de8 <xTaskGetTickCount>
 8015a68:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015a6a:	4b0b      	ldr	r3, [pc, #44]	; (8015a98 <prvSampleTimeNow+0x3c>)
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	68fa      	ldr	r2, [r7, #12]
 8015a70:	429a      	cmp	r2, r3
 8015a72:	d205      	bcs.n	8015a80 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015a74:	f000 f936 	bl	8015ce4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	2201      	movs	r2, #1
 8015a7c:	601a      	str	r2, [r3, #0]
 8015a7e:	e002      	b.n	8015a86 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	2200      	movs	r2, #0
 8015a84:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015a86:	4a04      	ldr	r2, [pc, #16]	; (8015a98 <prvSampleTimeNow+0x3c>)
 8015a88:	68fb      	ldr	r3, [r7, #12]
 8015a8a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015a8c:	68fb      	ldr	r3, [r7, #12]
}
 8015a8e:	4618      	mov	r0, r3
 8015a90:	3710      	adds	r7, #16
 8015a92:	46bd      	mov	sp, r7
 8015a94:	bd80      	pop	{r7, pc}
 8015a96:	bf00      	nop
 8015a98:	24001d44 	.word	0x24001d44

08015a9c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015a9c:	b580      	push	{r7, lr}
 8015a9e:	b086      	sub	sp, #24
 8015aa0:	af00      	add	r7, sp, #0
 8015aa2:	60f8      	str	r0, [r7, #12]
 8015aa4:	60b9      	str	r1, [r7, #8]
 8015aa6:	607a      	str	r2, [r7, #4]
 8015aa8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015aaa:	2300      	movs	r3, #0
 8015aac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8015aae:	68fb      	ldr	r3, [r7, #12]
 8015ab0:	68ba      	ldr	r2, [r7, #8]
 8015ab2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	68fa      	ldr	r2, [r7, #12]
 8015ab8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8015aba:	68ba      	ldr	r2, [r7, #8]
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	429a      	cmp	r2, r3
 8015ac0:	d812      	bhi.n	8015ae8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015ac2:	687a      	ldr	r2, [r7, #4]
 8015ac4:	683b      	ldr	r3, [r7, #0]
 8015ac6:	1ad2      	subs	r2, r2, r3
 8015ac8:	68fb      	ldr	r3, [r7, #12]
 8015aca:	699b      	ldr	r3, [r3, #24]
 8015acc:	429a      	cmp	r2, r3
 8015ace:	d302      	bcc.n	8015ad6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8015ad0:	2301      	movs	r3, #1
 8015ad2:	617b      	str	r3, [r7, #20]
 8015ad4:	e01b      	b.n	8015b0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015ad6:	4b10      	ldr	r3, [pc, #64]	; (8015b18 <prvInsertTimerInActiveList+0x7c>)
 8015ad8:	681a      	ldr	r2, [r3, #0]
 8015ada:	68fb      	ldr	r3, [r7, #12]
 8015adc:	3304      	adds	r3, #4
 8015ade:	4619      	mov	r1, r3
 8015ae0:	4610      	mov	r0, r2
 8015ae2:	f7fd ff76 	bl	80139d2 <vListInsert>
 8015ae6:	e012      	b.n	8015b0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015ae8:	687a      	ldr	r2, [r7, #4]
 8015aea:	683b      	ldr	r3, [r7, #0]
 8015aec:	429a      	cmp	r2, r3
 8015aee:	d206      	bcs.n	8015afe <prvInsertTimerInActiveList+0x62>
 8015af0:	68ba      	ldr	r2, [r7, #8]
 8015af2:	683b      	ldr	r3, [r7, #0]
 8015af4:	429a      	cmp	r2, r3
 8015af6:	d302      	bcc.n	8015afe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015af8:	2301      	movs	r3, #1
 8015afa:	617b      	str	r3, [r7, #20]
 8015afc:	e007      	b.n	8015b0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015afe:	4b07      	ldr	r3, [pc, #28]	; (8015b1c <prvInsertTimerInActiveList+0x80>)
 8015b00:	681a      	ldr	r2, [r3, #0]
 8015b02:	68fb      	ldr	r3, [r7, #12]
 8015b04:	3304      	adds	r3, #4
 8015b06:	4619      	mov	r1, r3
 8015b08:	4610      	mov	r0, r2
 8015b0a:	f7fd ff62 	bl	80139d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8015b0e:	697b      	ldr	r3, [r7, #20]
}
 8015b10:	4618      	mov	r0, r3
 8015b12:	3718      	adds	r7, #24
 8015b14:	46bd      	mov	sp, r7
 8015b16:	bd80      	pop	{r7, pc}
 8015b18:	24001d38 	.word	0x24001d38
 8015b1c:	24001d34 	.word	0x24001d34

08015b20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015b20:	b580      	push	{r7, lr}
 8015b22:	b08e      	sub	sp, #56	; 0x38
 8015b24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015b26:	e0ca      	b.n	8015cbe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015b28:	687b      	ldr	r3, [r7, #4]
 8015b2a:	2b00      	cmp	r3, #0
 8015b2c:	da18      	bge.n	8015b60 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015b2e:	1d3b      	adds	r3, r7, #4
 8015b30:	3304      	adds	r3, #4
 8015b32:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8015b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	d10a      	bne.n	8015b50 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8015b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b3e:	f383 8811 	msr	BASEPRI, r3
 8015b42:	f3bf 8f6f 	isb	sy
 8015b46:	f3bf 8f4f 	dsb	sy
 8015b4a:	61fb      	str	r3, [r7, #28]
}
 8015b4c:	bf00      	nop
 8015b4e:	e7fe      	b.n	8015b4e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015b50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015b56:	6850      	ldr	r0, [r2, #4]
 8015b58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015b5a:	6892      	ldr	r2, [r2, #8]
 8015b5c:	4611      	mov	r1, r2
 8015b5e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	2b00      	cmp	r3, #0
 8015b64:	f2c0 80aa 	blt.w	8015cbc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015b68:	68fb      	ldr	r3, [r7, #12]
 8015b6a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b6e:	695b      	ldr	r3, [r3, #20]
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d004      	beq.n	8015b7e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015b76:	3304      	adds	r3, #4
 8015b78:	4618      	mov	r0, r3
 8015b7a:	f7fd ff63 	bl	8013a44 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015b7e:	463b      	mov	r3, r7
 8015b80:	4618      	mov	r0, r3
 8015b82:	f7ff ff6b 	bl	8015a5c <prvSampleTimeNow>
 8015b86:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	2b09      	cmp	r3, #9
 8015b8c:	f200 8097 	bhi.w	8015cbe <prvProcessReceivedCommands+0x19e>
 8015b90:	a201      	add	r2, pc, #4	; (adr r2, 8015b98 <prvProcessReceivedCommands+0x78>)
 8015b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b96:	bf00      	nop
 8015b98:	08015bc1 	.word	0x08015bc1
 8015b9c:	08015bc1 	.word	0x08015bc1
 8015ba0:	08015bc1 	.word	0x08015bc1
 8015ba4:	08015c35 	.word	0x08015c35
 8015ba8:	08015c49 	.word	0x08015c49
 8015bac:	08015c93 	.word	0x08015c93
 8015bb0:	08015bc1 	.word	0x08015bc1
 8015bb4:	08015bc1 	.word	0x08015bc1
 8015bb8:	08015c35 	.word	0x08015c35
 8015bbc:	08015c49 	.word	0x08015c49
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015bc6:	f043 0301 	orr.w	r3, r3, #1
 8015bca:	b2da      	uxtb	r2, r3
 8015bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8015bd2:	68ba      	ldr	r2, [r7, #8]
 8015bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bd6:	699b      	ldr	r3, [r3, #24]
 8015bd8:	18d1      	adds	r1, r2, r3
 8015bda:	68bb      	ldr	r3, [r7, #8]
 8015bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015bde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015be0:	f7ff ff5c 	bl	8015a9c <prvInsertTimerInActiveList>
 8015be4:	4603      	mov	r3, r0
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d069      	beq.n	8015cbe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bec:	6a1b      	ldr	r3, [r3, #32]
 8015bee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015bf0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015bf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015bf8:	f003 0304 	and.w	r3, r3, #4
 8015bfc:	2b00      	cmp	r3, #0
 8015bfe:	d05e      	beq.n	8015cbe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015c00:	68ba      	ldr	r2, [r7, #8]
 8015c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c04:	699b      	ldr	r3, [r3, #24]
 8015c06:	441a      	add	r2, r3
 8015c08:	2300      	movs	r3, #0
 8015c0a:	9300      	str	r3, [sp, #0]
 8015c0c:	2300      	movs	r3, #0
 8015c0e:	2100      	movs	r1, #0
 8015c10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015c12:	f7ff fe05 	bl	8015820 <xTimerGenericCommand>
 8015c16:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015c18:	6a3b      	ldr	r3, [r7, #32]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d14f      	bne.n	8015cbe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8015c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c22:	f383 8811 	msr	BASEPRI, r3
 8015c26:	f3bf 8f6f 	isb	sy
 8015c2a:	f3bf 8f4f 	dsb	sy
 8015c2e:	61bb      	str	r3, [r7, #24]
}
 8015c30:	bf00      	nop
 8015c32:	e7fe      	b.n	8015c32 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015c3a:	f023 0301 	bic.w	r3, r3, #1
 8015c3e:	b2da      	uxtb	r2, r3
 8015c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8015c46:	e03a      	b.n	8015cbe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015c4e:	f043 0301 	orr.w	r3, r3, #1
 8015c52:	b2da      	uxtb	r2, r3
 8015c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015c5a:	68ba      	ldr	r2, [r7, #8]
 8015c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c5e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c62:	699b      	ldr	r3, [r3, #24]
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d10a      	bne.n	8015c7e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8015c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c6c:	f383 8811 	msr	BASEPRI, r3
 8015c70:	f3bf 8f6f 	isb	sy
 8015c74:	f3bf 8f4f 	dsb	sy
 8015c78:	617b      	str	r3, [r7, #20]
}
 8015c7a:	bf00      	nop
 8015c7c:	e7fe      	b.n	8015c7c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c80:	699a      	ldr	r2, [r3, #24]
 8015c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c84:	18d1      	adds	r1, r2, r3
 8015c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015c8c:	f7ff ff06 	bl	8015a9c <prvInsertTimerInActiveList>
					break;
 8015c90:	e015      	b.n	8015cbe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8015c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015c98:	f003 0302 	and.w	r3, r3, #2
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d103      	bne.n	8015ca8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8015ca0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015ca2:	f000 fbfd 	bl	80164a0 <vPortFree>
 8015ca6:	e00a      	b.n	8015cbe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015caa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015cae:	f023 0301 	bic.w	r3, r3, #1
 8015cb2:	b2da      	uxtb	r2, r3
 8015cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8015cba:	e000      	b.n	8015cbe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8015cbc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015cbe:	4b08      	ldr	r3, [pc, #32]	; (8015ce0 <prvProcessReceivedCommands+0x1c0>)
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	1d39      	adds	r1, r7, #4
 8015cc4:	2200      	movs	r2, #0
 8015cc6:	4618      	mov	r0, r3
 8015cc8:	f7fe f9be 	bl	8014048 <xQueueReceive>
 8015ccc:	4603      	mov	r3, r0
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	f47f af2a 	bne.w	8015b28 <prvProcessReceivedCommands+0x8>
	}
}
 8015cd4:	bf00      	nop
 8015cd6:	bf00      	nop
 8015cd8:	3730      	adds	r7, #48	; 0x30
 8015cda:	46bd      	mov	sp, r7
 8015cdc:	bd80      	pop	{r7, pc}
 8015cde:	bf00      	nop
 8015ce0:	24001d3c 	.word	0x24001d3c

08015ce4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015ce4:	b580      	push	{r7, lr}
 8015ce6:	b088      	sub	sp, #32
 8015ce8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015cea:	e048      	b.n	8015d7e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015cec:	4b2d      	ldr	r3, [pc, #180]	; (8015da4 <prvSwitchTimerLists+0xc0>)
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	68db      	ldr	r3, [r3, #12]
 8015cf2:	681b      	ldr	r3, [r3, #0]
 8015cf4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015cf6:	4b2b      	ldr	r3, [pc, #172]	; (8015da4 <prvSwitchTimerLists+0xc0>)
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	68db      	ldr	r3, [r3, #12]
 8015cfc:	68db      	ldr	r3, [r3, #12]
 8015cfe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015d00:	68fb      	ldr	r3, [r7, #12]
 8015d02:	3304      	adds	r3, #4
 8015d04:	4618      	mov	r0, r3
 8015d06:	f7fd fe9d 	bl	8013a44 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015d0a:	68fb      	ldr	r3, [r7, #12]
 8015d0c:	6a1b      	ldr	r3, [r3, #32]
 8015d0e:	68f8      	ldr	r0, [r7, #12]
 8015d10:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015d12:	68fb      	ldr	r3, [r7, #12]
 8015d14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015d18:	f003 0304 	and.w	r3, r3, #4
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d02e      	beq.n	8015d7e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	699b      	ldr	r3, [r3, #24]
 8015d24:	693a      	ldr	r2, [r7, #16]
 8015d26:	4413      	add	r3, r2
 8015d28:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8015d2a:	68ba      	ldr	r2, [r7, #8]
 8015d2c:	693b      	ldr	r3, [r7, #16]
 8015d2e:	429a      	cmp	r2, r3
 8015d30:	d90e      	bls.n	8015d50 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8015d32:	68fb      	ldr	r3, [r7, #12]
 8015d34:	68ba      	ldr	r2, [r7, #8]
 8015d36:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015d38:	68fb      	ldr	r3, [r7, #12]
 8015d3a:	68fa      	ldr	r2, [r7, #12]
 8015d3c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015d3e:	4b19      	ldr	r3, [pc, #100]	; (8015da4 <prvSwitchTimerLists+0xc0>)
 8015d40:	681a      	ldr	r2, [r3, #0]
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	3304      	adds	r3, #4
 8015d46:	4619      	mov	r1, r3
 8015d48:	4610      	mov	r0, r2
 8015d4a:	f7fd fe42 	bl	80139d2 <vListInsert>
 8015d4e:	e016      	b.n	8015d7e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015d50:	2300      	movs	r3, #0
 8015d52:	9300      	str	r3, [sp, #0]
 8015d54:	2300      	movs	r3, #0
 8015d56:	693a      	ldr	r2, [r7, #16]
 8015d58:	2100      	movs	r1, #0
 8015d5a:	68f8      	ldr	r0, [r7, #12]
 8015d5c:	f7ff fd60 	bl	8015820 <xTimerGenericCommand>
 8015d60:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d10a      	bne.n	8015d7e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8015d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d6c:	f383 8811 	msr	BASEPRI, r3
 8015d70:	f3bf 8f6f 	isb	sy
 8015d74:	f3bf 8f4f 	dsb	sy
 8015d78:	603b      	str	r3, [r7, #0]
}
 8015d7a:	bf00      	nop
 8015d7c:	e7fe      	b.n	8015d7c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015d7e:	4b09      	ldr	r3, [pc, #36]	; (8015da4 <prvSwitchTimerLists+0xc0>)
 8015d80:	681b      	ldr	r3, [r3, #0]
 8015d82:	681b      	ldr	r3, [r3, #0]
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d1b1      	bne.n	8015cec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8015d88:	4b06      	ldr	r3, [pc, #24]	; (8015da4 <prvSwitchTimerLists+0xc0>)
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015d8e:	4b06      	ldr	r3, [pc, #24]	; (8015da8 <prvSwitchTimerLists+0xc4>)
 8015d90:	681b      	ldr	r3, [r3, #0]
 8015d92:	4a04      	ldr	r2, [pc, #16]	; (8015da4 <prvSwitchTimerLists+0xc0>)
 8015d94:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015d96:	4a04      	ldr	r2, [pc, #16]	; (8015da8 <prvSwitchTimerLists+0xc4>)
 8015d98:	697b      	ldr	r3, [r7, #20]
 8015d9a:	6013      	str	r3, [r2, #0]
}
 8015d9c:	bf00      	nop
 8015d9e:	3718      	adds	r7, #24
 8015da0:	46bd      	mov	sp, r7
 8015da2:	bd80      	pop	{r7, pc}
 8015da4:	24001d34 	.word	0x24001d34
 8015da8:	24001d38 	.word	0x24001d38

08015dac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015dac:	b580      	push	{r7, lr}
 8015dae:	b082      	sub	sp, #8
 8015db0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8015db2:	f000 f987 	bl	80160c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8015db6:	4b15      	ldr	r3, [pc, #84]	; (8015e0c <prvCheckForValidListAndQueue+0x60>)
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	2b00      	cmp	r3, #0
 8015dbc:	d120      	bne.n	8015e00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8015dbe:	4814      	ldr	r0, [pc, #80]	; (8015e10 <prvCheckForValidListAndQueue+0x64>)
 8015dc0:	f7fd fdb6 	bl	8013930 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015dc4:	4813      	ldr	r0, [pc, #76]	; (8015e14 <prvCheckForValidListAndQueue+0x68>)
 8015dc6:	f7fd fdb3 	bl	8013930 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015dca:	4b13      	ldr	r3, [pc, #76]	; (8015e18 <prvCheckForValidListAndQueue+0x6c>)
 8015dcc:	4a10      	ldr	r2, [pc, #64]	; (8015e10 <prvCheckForValidListAndQueue+0x64>)
 8015dce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8015dd0:	4b12      	ldr	r3, [pc, #72]	; (8015e1c <prvCheckForValidListAndQueue+0x70>)
 8015dd2:	4a10      	ldr	r2, [pc, #64]	; (8015e14 <prvCheckForValidListAndQueue+0x68>)
 8015dd4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015dd6:	2300      	movs	r3, #0
 8015dd8:	9300      	str	r3, [sp, #0]
 8015dda:	4b11      	ldr	r3, [pc, #68]	; (8015e20 <prvCheckForValidListAndQueue+0x74>)
 8015ddc:	4a11      	ldr	r2, [pc, #68]	; (8015e24 <prvCheckForValidListAndQueue+0x78>)
 8015dde:	2110      	movs	r1, #16
 8015de0:	200a      	movs	r0, #10
 8015de2:	f7fd fec1 	bl	8013b68 <xQueueGenericCreateStatic>
 8015de6:	4603      	mov	r3, r0
 8015de8:	4a08      	ldr	r2, [pc, #32]	; (8015e0c <prvCheckForValidListAndQueue+0x60>)
 8015dea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015dec:	4b07      	ldr	r3, [pc, #28]	; (8015e0c <prvCheckForValidListAndQueue+0x60>)
 8015dee:	681b      	ldr	r3, [r3, #0]
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d005      	beq.n	8015e00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8015df4:	4b05      	ldr	r3, [pc, #20]	; (8015e0c <prvCheckForValidListAndQueue+0x60>)
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	490b      	ldr	r1, [pc, #44]	; (8015e28 <prvCheckForValidListAndQueue+0x7c>)
 8015dfa:	4618      	mov	r0, r3
 8015dfc:	f7fe fb94 	bl	8014528 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015e00:	f000 f990 	bl	8016124 <vPortExitCritical>
}
 8015e04:	bf00      	nop
 8015e06:	46bd      	mov	sp, r7
 8015e08:	bd80      	pop	{r7, pc}
 8015e0a:	bf00      	nop
 8015e0c:	24001d3c 	.word	0x24001d3c
 8015e10:	24001d0c 	.word	0x24001d0c
 8015e14:	24001d20 	.word	0x24001d20
 8015e18:	24001d34 	.word	0x24001d34
 8015e1c:	24001d38 	.word	0x24001d38
 8015e20:	24001de8 	.word	0x24001de8
 8015e24:	24001d48 	.word	0x24001d48
 8015e28:	08017408 	.word	0x08017408

08015e2c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8015e2c:	b580      	push	{r7, lr}
 8015e2e:	b08a      	sub	sp, #40	; 0x28
 8015e30:	af00      	add	r7, sp, #0
 8015e32:	60f8      	str	r0, [r7, #12]
 8015e34:	60b9      	str	r1, [r7, #8]
 8015e36:	607a      	str	r2, [r7, #4]
 8015e38:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8015e3a:	f06f 0301 	mvn.w	r3, #1
 8015e3e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8015e40:	68fb      	ldr	r3, [r7, #12]
 8015e42:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8015e44:	68bb      	ldr	r3, [r7, #8]
 8015e46:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015e4c:	4b06      	ldr	r3, [pc, #24]	; (8015e68 <xTimerPendFunctionCallFromISR+0x3c>)
 8015e4e:	6818      	ldr	r0, [r3, #0]
 8015e50:	f107 0114 	add.w	r1, r7, #20
 8015e54:	2300      	movs	r3, #0
 8015e56:	683a      	ldr	r2, [r7, #0]
 8015e58:	f7fe f85a 	bl	8013f10 <xQueueGenericSendFromISR>
 8015e5c:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8015e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8015e60:	4618      	mov	r0, r3
 8015e62:	3728      	adds	r7, #40	; 0x28
 8015e64:	46bd      	mov	sp, r7
 8015e66:	bd80      	pop	{r7, pc}
 8015e68:	24001d3c 	.word	0x24001d3c

08015e6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015e6c:	b480      	push	{r7}
 8015e6e:	b085      	sub	sp, #20
 8015e70:	af00      	add	r7, sp, #0
 8015e72:	60f8      	str	r0, [r7, #12]
 8015e74:	60b9      	str	r1, [r7, #8]
 8015e76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015e78:	68fb      	ldr	r3, [r7, #12]
 8015e7a:	3b04      	subs	r3, #4
 8015e7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8015e84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015e86:	68fb      	ldr	r3, [r7, #12]
 8015e88:	3b04      	subs	r3, #4
 8015e8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015e8c:	68bb      	ldr	r3, [r7, #8]
 8015e8e:	f023 0201 	bic.w	r2, r3, #1
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	3b04      	subs	r3, #4
 8015e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015e9c:	4a0c      	ldr	r2, [pc, #48]	; (8015ed0 <pxPortInitialiseStack+0x64>)
 8015e9e:	68fb      	ldr	r3, [r7, #12]
 8015ea0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8015ea2:	68fb      	ldr	r3, [r7, #12]
 8015ea4:	3b14      	subs	r3, #20
 8015ea6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015ea8:	687a      	ldr	r2, [r7, #4]
 8015eaa:	68fb      	ldr	r3, [r7, #12]
 8015eac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015eae:	68fb      	ldr	r3, [r7, #12]
 8015eb0:	3b04      	subs	r3, #4
 8015eb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	f06f 0202 	mvn.w	r2, #2
 8015eba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8015ebc:	68fb      	ldr	r3, [r7, #12]
 8015ebe:	3b20      	subs	r3, #32
 8015ec0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8015ec2:	68fb      	ldr	r3, [r7, #12]
}
 8015ec4:	4618      	mov	r0, r3
 8015ec6:	3714      	adds	r7, #20
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ece:	4770      	bx	lr
 8015ed0:	08015ed5 	.word	0x08015ed5

08015ed4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015ed4:	b480      	push	{r7}
 8015ed6:	b085      	sub	sp, #20
 8015ed8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015eda:	2300      	movs	r3, #0
 8015edc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8015ede:	4b12      	ldr	r3, [pc, #72]	; (8015f28 <prvTaskExitError+0x54>)
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015ee6:	d00a      	beq.n	8015efe <prvTaskExitError+0x2a>
	__asm volatile
 8015ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015eec:	f383 8811 	msr	BASEPRI, r3
 8015ef0:	f3bf 8f6f 	isb	sy
 8015ef4:	f3bf 8f4f 	dsb	sy
 8015ef8:	60fb      	str	r3, [r7, #12]
}
 8015efa:	bf00      	nop
 8015efc:	e7fe      	b.n	8015efc <prvTaskExitError+0x28>
	__asm volatile
 8015efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f02:	f383 8811 	msr	BASEPRI, r3
 8015f06:	f3bf 8f6f 	isb	sy
 8015f0a:	f3bf 8f4f 	dsb	sy
 8015f0e:	60bb      	str	r3, [r7, #8]
}
 8015f10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015f12:	bf00      	nop
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d0fc      	beq.n	8015f14 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015f1a:	bf00      	nop
 8015f1c:	bf00      	nop
 8015f1e:	3714      	adds	r7, #20
 8015f20:	46bd      	mov	sp, r7
 8015f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f26:	4770      	bx	lr
 8015f28:	240000a0 	.word	0x240000a0
 8015f2c:	00000000 	.word	0x00000000

08015f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015f30:	4b07      	ldr	r3, [pc, #28]	; (8015f50 <pxCurrentTCBConst2>)
 8015f32:	6819      	ldr	r1, [r3, #0]
 8015f34:	6808      	ldr	r0, [r1, #0]
 8015f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f3a:	f380 8809 	msr	PSP, r0
 8015f3e:	f3bf 8f6f 	isb	sy
 8015f42:	f04f 0000 	mov.w	r0, #0
 8015f46:	f380 8811 	msr	BASEPRI, r0
 8015f4a:	4770      	bx	lr
 8015f4c:	f3af 8000 	nop.w

08015f50 <pxCurrentTCBConst2>:
 8015f50:	2400180c 	.word	0x2400180c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015f54:	bf00      	nop
 8015f56:	bf00      	nop

08015f58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015f58:	4808      	ldr	r0, [pc, #32]	; (8015f7c <prvPortStartFirstTask+0x24>)
 8015f5a:	6800      	ldr	r0, [r0, #0]
 8015f5c:	6800      	ldr	r0, [r0, #0]
 8015f5e:	f380 8808 	msr	MSP, r0
 8015f62:	f04f 0000 	mov.w	r0, #0
 8015f66:	f380 8814 	msr	CONTROL, r0
 8015f6a:	b662      	cpsie	i
 8015f6c:	b661      	cpsie	f
 8015f6e:	f3bf 8f4f 	dsb	sy
 8015f72:	f3bf 8f6f 	isb	sy
 8015f76:	df00      	svc	0
 8015f78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015f7a:	bf00      	nop
 8015f7c:	e000ed08 	.word	0xe000ed08

08015f80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015f80:	b580      	push	{r7, lr}
 8015f82:	b086      	sub	sp, #24
 8015f84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015f86:	4b46      	ldr	r3, [pc, #280]	; (80160a0 <xPortStartScheduler+0x120>)
 8015f88:	681b      	ldr	r3, [r3, #0]
 8015f8a:	4a46      	ldr	r2, [pc, #280]	; (80160a4 <xPortStartScheduler+0x124>)
 8015f8c:	4293      	cmp	r3, r2
 8015f8e:	d10a      	bne.n	8015fa6 <xPortStartScheduler+0x26>
	__asm volatile
 8015f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f94:	f383 8811 	msr	BASEPRI, r3
 8015f98:	f3bf 8f6f 	isb	sy
 8015f9c:	f3bf 8f4f 	dsb	sy
 8015fa0:	613b      	str	r3, [r7, #16]
}
 8015fa2:	bf00      	nop
 8015fa4:	e7fe      	b.n	8015fa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015fa6:	4b3e      	ldr	r3, [pc, #248]	; (80160a0 <xPortStartScheduler+0x120>)
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	4a3f      	ldr	r2, [pc, #252]	; (80160a8 <xPortStartScheduler+0x128>)
 8015fac:	4293      	cmp	r3, r2
 8015fae:	d10a      	bne.n	8015fc6 <xPortStartScheduler+0x46>
	__asm volatile
 8015fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fb4:	f383 8811 	msr	BASEPRI, r3
 8015fb8:	f3bf 8f6f 	isb	sy
 8015fbc:	f3bf 8f4f 	dsb	sy
 8015fc0:	60fb      	str	r3, [r7, #12]
}
 8015fc2:	bf00      	nop
 8015fc4:	e7fe      	b.n	8015fc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015fc6:	4b39      	ldr	r3, [pc, #228]	; (80160ac <xPortStartScheduler+0x12c>)
 8015fc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015fca:	697b      	ldr	r3, [r7, #20]
 8015fcc:	781b      	ldrb	r3, [r3, #0]
 8015fce:	b2db      	uxtb	r3, r3
 8015fd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015fd2:	697b      	ldr	r3, [r7, #20]
 8015fd4:	22ff      	movs	r2, #255	; 0xff
 8015fd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015fd8:	697b      	ldr	r3, [r7, #20]
 8015fda:	781b      	ldrb	r3, [r3, #0]
 8015fdc:	b2db      	uxtb	r3, r3
 8015fde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015fe0:	78fb      	ldrb	r3, [r7, #3]
 8015fe2:	b2db      	uxtb	r3, r3
 8015fe4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015fe8:	b2da      	uxtb	r2, r3
 8015fea:	4b31      	ldr	r3, [pc, #196]	; (80160b0 <xPortStartScheduler+0x130>)
 8015fec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015fee:	4b31      	ldr	r3, [pc, #196]	; (80160b4 <xPortStartScheduler+0x134>)
 8015ff0:	2207      	movs	r2, #7
 8015ff2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015ff4:	e009      	b.n	801600a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8015ff6:	4b2f      	ldr	r3, [pc, #188]	; (80160b4 <xPortStartScheduler+0x134>)
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	3b01      	subs	r3, #1
 8015ffc:	4a2d      	ldr	r2, [pc, #180]	; (80160b4 <xPortStartScheduler+0x134>)
 8015ffe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016000:	78fb      	ldrb	r3, [r7, #3]
 8016002:	b2db      	uxtb	r3, r3
 8016004:	005b      	lsls	r3, r3, #1
 8016006:	b2db      	uxtb	r3, r3
 8016008:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801600a:	78fb      	ldrb	r3, [r7, #3]
 801600c:	b2db      	uxtb	r3, r3
 801600e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016012:	2b80      	cmp	r3, #128	; 0x80
 8016014:	d0ef      	beq.n	8015ff6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016016:	4b27      	ldr	r3, [pc, #156]	; (80160b4 <xPortStartScheduler+0x134>)
 8016018:	681b      	ldr	r3, [r3, #0]
 801601a:	f1c3 0307 	rsb	r3, r3, #7
 801601e:	2b04      	cmp	r3, #4
 8016020:	d00a      	beq.n	8016038 <xPortStartScheduler+0xb8>
	__asm volatile
 8016022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016026:	f383 8811 	msr	BASEPRI, r3
 801602a:	f3bf 8f6f 	isb	sy
 801602e:	f3bf 8f4f 	dsb	sy
 8016032:	60bb      	str	r3, [r7, #8]
}
 8016034:	bf00      	nop
 8016036:	e7fe      	b.n	8016036 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016038:	4b1e      	ldr	r3, [pc, #120]	; (80160b4 <xPortStartScheduler+0x134>)
 801603a:	681b      	ldr	r3, [r3, #0]
 801603c:	021b      	lsls	r3, r3, #8
 801603e:	4a1d      	ldr	r2, [pc, #116]	; (80160b4 <xPortStartScheduler+0x134>)
 8016040:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016042:	4b1c      	ldr	r3, [pc, #112]	; (80160b4 <xPortStartScheduler+0x134>)
 8016044:	681b      	ldr	r3, [r3, #0]
 8016046:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801604a:	4a1a      	ldr	r2, [pc, #104]	; (80160b4 <xPortStartScheduler+0x134>)
 801604c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	b2da      	uxtb	r2, r3
 8016052:	697b      	ldr	r3, [r7, #20]
 8016054:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016056:	4b18      	ldr	r3, [pc, #96]	; (80160b8 <xPortStartScheduler+0x138>)
 8016058:	681b      	ldr	r3, [r3, #0]
 801605a:	4a17      	ldr	r2, [pc, #92]	; (80160b8 <xPortStartScheduler+0x138>)
 801605c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8016060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016062:	4b15      	ldr	r3, [pc, #84]	; (80160b8 <xPortStartScheduler+0x138>)
 8016064:	681b      	ldr	r3, [r3, #0]
 8016066:	4a14      	ldr	r2, [pc, #80]	; (80160b8 <xPortStartScheduler+0x138>)
 8016068:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801606c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801606e:	f000 f8dd 	bl	801622c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016072:	4b12      	ldr	r3, [pc, #72]	; (80160bc <xPortStartScheduler+0x13c>)
 8016074:	2200      	movs	r2, #0
 8016076:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016078:	f000 f8fc 	bl	8016274 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801607c:	4b10      	ldr	r3, [pc, #64]	; (80160c0 <xPortStartScheduler+0x140>)
 801607e:	681b      	ldr	r3, [r3, #0]
 8016080:	4a0f      	ldr	r2, [pc, #60]	; (80160c0 <xPortStartScheduler+0x140>)
 8016082:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8016086:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8016088:	f7ff ff66 	bl	8015f58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801608c:	f7fe ff7e 	bl	8014f8c <vTaskSwitchContext>
	prvTaskExitError();
 8016090:	f7ff ff20 	bl	8015ed4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8016094:	2300      	movs	r3, #0
}
 8016096:	4618      	mov	r0, r3
 8016098:	3718      	adds	r7, #24
 801609a:	46bd      	mov	sp, r7
 801609c:	bd80      	pop	{r7, pc}
 801609e:	bf00      	nop
 80160a0:	e000ed00 	.word	0xe000ed00
 80160a4:	410fc271 	.word	0x410fc271
 80160a8:	410fc270 	.word	0x410fc270
 80160ac:	e000e400 	.word	0xe000e400
 80160b0:	24001e38 	.word	0x24001e38
 80160b4:	24001e3c 	.word	0x24001e3c
 80160b8:	e000ed20 	.word	0xe000ed20
 80160bc:	240000a0 	.word	0x240000a0
 80160c0:	e000ef34 	.word	0xe000ef34

080160c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80160c4:	b480      	push	{r7}
 80160c6:	b083      	sub	sp, #12
 80160c8:	af00      	add	r7, sp, #0
	__asm volatile
 80160ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80160ce:	f383 8811 	msr	BASEPRI, r3
 80160d2:	f3bf 8f6f 	isb	sy
 80160d6:	f3bf 8f4f 	dsb	sy
 80160da:	607b      	str	r3, [r7, #4]
}
 80160dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80160de:	4b0f      	ldr	r3, [pc, #60]	; (801611c <vPortEnterCritical+0x58>)
 80160e0:	681b      	ldr	r3, [r3, #0]
 80160e2:	3301      	adds	r3, #1
 80160e4:	4a0d      	ldr	r2, [pc, #52]	; (801611c <vPortEnterCritical+0x58>)
 80160e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80160e8:	4b0c      	ldr	r3, [pc, #48]	; (801611c <vPortEnterCritical+0x58>)
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	2b01      	cmp	r3, #1
 80160ee:	d10f      	bne.n	8016110 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80160f0:	4b0b      	ldr	r3, [pc, #44]	; (8016120 <vPortEnterCritical+0x5c>)
 80160f2:	681b      	ldr	r3, [r3, #0]
 80160f4:	b2db      	uxtb	r3, r3
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d00a      	beq.n	8016110 <vPortEnterCritical+0x4c>
	__asm volatile
 80160fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80160fe:	f383 8811 	msr	BASEPRI, r3
 8016102:	f3bf 8f6f 	isb	sy
 8016106:	f3bf 8f4f 	dsb	sy
 801610a:	603b      	str	r3, [r7, #0]
}
 801610c:	bf00      	nop
 801610e:	e7fe      	b.n	801610e <vPortEnterCritical+0x4a>
	}
}
 8016110:	bf00      	nop
 8016112:	370c      	adds	r7, #12
 8016114:	46bd      	mov	sp, r7
 8016116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801611a:	4770      	bx	lr
 801611c:	240000a0 	.word	0x240000a0
 8016120:	e000ed04 	.word	0xe000ed04

08016124 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8016124:	b480      	push	{r7}
 8016126:	b083      	sub	sp, #12
 8016128:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801612a:	4b12      	ldr	r3, [pc, #72]	; (8016174 <vPortExitCritical+0x50>)
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d10a      	bne.n	8016148 <vPortExitCritical+0x24>
	__asm volatile
 8016132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016136:	f383 8811 	msr	BASEPRI, r3
 801613a:	f3bf 8f6f 	isb	sy
 801613e:	f3bf 8f4f 	dsb	sy
 8016142:	607b      	str	r3, [r7, #4]
}
 8016144:	bf00      	nop
 8016146:	e7fe      	b.n	8016146 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016148:	4b0a      	ldr	r3, [pc, #40]	; (8016174 <vPortExitCritical+0x50>)
 801614a:	681b      	ldr	r3, [r3, #0]
 801614c:	3b01      	subs	r3, #1
 801614e:	4a09      	ldr	r2, [pc, #36]	; (8016174 <vPortExitCritical+0x50>)
 8016150:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8016152:	4b08      	ldr	r3, [pc, #32]	; (8016174 <vPortExitCritical+0x50>)
 8016154:	681b      	ldr	r3, [r3, #0]
 8016156:	2b00      	cmp	r3, #0
 8016158:	d105      	bne.n	8016166 <vPortExitCritical+0x42>
 801615a:	2300      	movs	r3, #0
 801615c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801615e:	683b      	ldr	r3, [r7, #0]
 8016160:	f383 8811 	msr	BASEPRI, r3
}
 8016164:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016166:	bf00      	nop
 8016168:	370c      	adds	r7, #12
 801616a:	46bd      	mov	sp, r7
 801616c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016170:	4770      	bx	lr
 8016172:	bf00      	nop
 8016174:	240000a0 	.word	0x240000a0
	...

08016180 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016180:	f3ef 8009 	mrs	r0, PSP
 8016184:	f3bf 8f6f 	isb	sy
 8016188:	4b15      	ldr	r3, [pc, #84]	; (80161e0 <pxCurrentTCBConst>)
 801618a:	681a      	ldr	r2, [r3, #0]
 801618c:	f01e 0f10 	tst.w	lr, #16
 8016190:	bf08      	it	eq
 8016192:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016196:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801619a:	6010      	str	r0, [r2, #0]
 801619c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80161a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80161a4:	f380 8811 	msr	BASEPRI, r0
 80161a8:	f3bf 8f4f 	dsb	sy
 80161ac:	f3bf 8f6f 	isb	sy
 80161b0:	f7fe feec 	bl	8014f8c <vTaskSwitchContext>
 80161b4:	f04f 0000 	mov.w	r0, #0
 80161b8:	f380 8811 	msr	BASEPRI, r0
 80161bc:	bc09      	pop	{r0, r3}
 80161be:	6819      	ldr	r1, [r3, #0]
 80161c0:	6808      	ldr	r0, [r1, #0]
 80161c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161c6:	f01e 0f10 	tst.w	lr, #16
 80161ca:	bf08      	it	eq
 80161cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80161d0:	f380 8809 	msr	PSP, r0
 80161d4:	f3bf 8f6f 	isb	sy
 80161d8:	4770      	bx	lr
 80161da:	bf00      	nop
 80161dc:	f3af 8000 	nop.w

080161e0 <pxCurrentTCBConst>:
 80161e0:	2400180c 	.word	0x2400180c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80161e4:	bf00      	nop
 80161e6:	bf00      	nop

080161e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80161e8:	b580      	push	{r7, lr}
 80161ea:	b082      	sub	sp, #8
 80161ec:	af00      	add	r7, sp, #0
	__asm volatile
 80161ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161f2:	f383 8811 	msr	BASEPRI, r3
 80161f6:	f3bf 8f6f 	isb	sy
 80161fa:	f3bf 8f4f 	dsb	sy
 80161fe:	607b      	str	r3, [r7, #4]
}
 8016200:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016202:	f7fe fe01 	bl	8014e08 <xTaskIncrementTick>
 8016206:	4603      	mov	r3, r0
 8016208:	2b00      	cmp	r3, #0
 801620a:	d003      	beq.n	8016214 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801620c:	4b06      	ldr	r3, [pc, #24]	; (8016228 <xPortSysTickHandler+0x40>)
 801620e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016212:	601a      	str	r2, [r3, #0]
 8016214:	2300      	movs	r3, #0
 8016216:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016218:	683b      	ldr	r3, [r7, #0]
 801621a:	f383 8811 	msr	BASEPRI, r3
}
 801621e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016220:	bf00      	nop
 8016222:	3708      	adds	r7, #8
 8016224:	46bd      	mov	sp, r7
 8016226:	bd80      	pop	{r7, pc}
 8016228:	e000ed04 	.word	0xe000ed04

0801622c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801622c:	b480      	push	{r7}
 801622e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016230:	4b0b      	ldr	r3, [pc, #44]	; (8016260 <vPortSetupTimerInterrupt+0x34>)
 8016232:	2200      	movs	r2, #0
 8016234:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016236:	4b0b      	ldr	r3, [pc, #44]	; (8016264 <vPortSetupTimerInterrupt+0x38>)
 8016238:	2200      	movs	r2, #0
 801623a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801623c:	4b0a      	ldr	r3, [pc, #40]	; (8016268 <vPortSetupTimerInterrupt+0x3c>)
 801623e:	681b      	ldr	r3, [r3, #0]
 8016240:	4a0a      	ldr	r2, [pc, #40]	; (801626c <vPortSetupTimerInterrupt+0x40>)
 8016242:	fba2 2303 	umull	r2, r3, r2, r3
 8016246:	099b      	lsrs	r3, r3, #6
 8016248:	4a09      	ldr	r2, [pc, #36]	; (8016270 <vPortSetupTimerInterrupt+0x44>)
 801624a:	3b01      	subs	r3, #1
 801624c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801624e:	4b04      	ldr	r3, [pc, #16]	; (8016260 <vPortSetupTimerInterrupt+0x34>)
 8016250:	2207      	movs	r2, #7
 8016252:	601a      	str	r2, [r3, #0]
}
 8016254:	bf00      	nop
 8016256:	46bd      	mov	sp, r7
 8016258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801625c:	4770      	bx	lr
 801625e:	bf00      	nop
 8016260:	e000e010 	.word	0xe000e010
 8016264:	e000e018 	.word	0xe000e018
 8016268:	24000090 	.word	0x24000090
 801626c:	10624dd3 	.word	0x10624dd3
 8016270:	e000e014 	.word	0xe000e014

08016274 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016274:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8016284 <vPortEnableVFP+0x10>
 8016278:	6801      	ldr	r1, [r0, #0]
 801627a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801627e:	6001      	str	r1, [r0, #0]
 8016280:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016282:	bf00      	nop
 8016284:	e000ed88 	.word	0xe000ed88

08016288 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016288:	b480      	push	{r7}
 801628a:	b085      	sub	sp, #20
 801628c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801628e:	f3ef 8305 	mrs	r3, IPSR
 8016292:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016294:	68fb      	ldr	r3, [r7, #12]
 8016296:	2b0f      	cmp	r3, #15
 8016298:	d914      	bls.n	80162c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801629a:	4a17      	ldr	r2, [pc, #92]	; (80162f8 <vPortValidateInterruptPriority+0x70>)
 801629c:	68fb      	ldr	r3, [r7, #12]
 801629e:	4413      	add	r3, r2
 80162a0:	781b      	ldrb	r3, [r3, #0]
 80162a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80162a4:	4b15      	ldr	r3, [pc, #84]	; (80162fc <vPortValidateInterruptPriority+0x74>)
 80162a6:	781b      	ldrb	r3, [r3, #0]
 80162a8:	7afa      	ldrb	r2, [r7, #11]
 80162aa:	429a      	cmp	r2, r3
 80162ac:	d20a      	bcs.n	80162c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80162ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162b2:	f383 8811 	msr	BASEPRI, r3
 80162b6:	f3bf 8f6f 	isb	sy
 80162ba:	f3bf 8f4f 	dsb	sy
 80162be:	607b      	str	r3, [r7, #4]
}
 80162c0:	bf00      	nop
 80162c2:	e7fe      	b.n	80162c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80162c4:	4b0e      	ldr	r3, [pc, #56]	; (8016300 <vPortValidateInterruptPriority+0x78>)
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80162cc:	4b0d      	ldr	r3, [pc, #52]	; (8016304 <vPortValidateInterruptPriority+0x7c>)
 80162ce:	681b      	ldr	r3, [r3, #0]
 80162d0:	429a      	cmp	r2, r3
 80162d2:	d90a      	bls.n	80162ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80162d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80162d8:	f383 8811 	msr	BASEPRI, r3
 80162dc:	f3bf 8f6f 	isb	sy
 80162e0:	f3bf 8f4f 	dsb	sy
 80162e4:	603b      	str	r3, [r7, #0]
}
 80162e6:	bf00      	nop
 80162e8:	e7fe      	b.n	80162e8 <vPortValidateInterruptPriority+0x60>
	}
 80162ea:	bf00      	nop
 80162ec:	3714      	adds	r7, #20
 80162ee:	46bd      	mov	sp, r7
 80162f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f4:	4770      	bx	lr
 80162f6:	bf00      	nop
 80162f8:	e000e3f0 	.word	0xe000e3f0
 80162fc:	24001e38 	.word	0x24001e38
 8016300:	e000ed0c 	.word	0xe000ed0c
 8016304:	24001e3c 	.word	0x24001e3c

08016308 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8016308:	b580      	push	{r7, lr}
 801630a:	b08a      	sub	sp, #40	; 0x28
 801630c:	af00      	add	r7, sp, #0
 801630e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016310:	2300      	movs	r3, #0
 8016312:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016314:	f7fe fcbc 	bl	8014c90 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8016318:	4b5b      	ldr	r3, [pc, #364]	; (8016488 <pvPortMalloc+0x180>)
 801631a:	681b      	ldr	r3, [r3, #0]
 801631c:	2b00      	cmp	r3, #0
 801631e:	d101      	bne.n	8016324 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016320:	f000 f920 	bl	8016564 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016324:	4b59      	ldr	r3, [pc, #356]	; (801648c <pvPortMalloc+0x184>)
 8016326:	681a      	ldr	r2, [r3, #0]
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	4013      	ands	r3, r2
 801632c:	2b00      	cmp	r3, #0
 801632e:	f040 8093 	bne.w	8016458 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016332:	687b      	ldr	r3, [r7, #4]
 8016334:	2b00      	cmp	r3, #0
 8016336:	d01d      	beq.n	8016374 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8016338:	2208      	movs	r2, #8
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	4413      	add	r3, r2
 801633e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	f003 0307 	and.w	r3, r3, #7
 8016346:	2b00      	cmp	r3, #0
 8016348:	d014      	beq.n	8016374 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801634a:	687b      	ldr	r3, [r7, #4]
 801634c:	f023 0307 	bic.w	r3, r3, #7
 8016350:	3308      	adds	r3, #8
 8016352:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016354:	687b      	ldr	r3, [r7, #4]
 8016356:	f003 0307 	and.w	r3, r3, #7
 801635a:	2b00      	cmp	r3, #0
 801635c:	d00a      	beq.n	8016374 <pvPortMalloc+0x6c>
	__asm volatile
 801635e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016362:	f383 8811 	msr	BASEPRI, r3
 8016366:	f3bf 8f6f 	isb	sy
 801636a:	f3bf 8f4f 	dsb	sy
 801636e:	617b      	str	r3, [r7, #20]
}
 8016370:	bf00      	nop
 8016372:	e7fe      	b.n	8016372 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d06e      	beq.n	8016458 <pvPortMalloc+0x150>
 801637a:	4b45      	ldr	r3, [pc, #276]	; (8016490 <pvPortMalloc+0x188>)
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	687a      	ldr	r2, [r7, #4]
 8016380:	429a      	cmp	r2, r3
 8016382:	d869      	bhi.n	8016458 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8016384:	4b43      	ldr	r3, [pc, #268]	; (8016494 <pvPortMalloc+0x18c>)
 8016386:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8016388:	4b42      	ldr	r3, [pc, #264]	; (8016494 <pvPortMalloc+0x18c>)
 801638a:	681b      	ldr	r3, [r3, #0]
 801638c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801638e:	e004      	b.n	801639a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8016390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016392:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8016394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801639a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801639c:	685b      	ldr	r3, [r3, #4]
 801639e:	687a      	ldr	r2, [r7, #4]
 80163a0:	429a      	cmp	r2, r3
 80163a2:	d903      	bls.n	80163ac <pvPortMalloc+0xa4>
 80163a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163a6:	681b      	ldr	r3, [r3, #0]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d1f1      	bne.n	8016390 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80163ac:	4b36      	ldr	r3, [pc, #216]	; (8016488 <pvPortMalloc+0x180>)
 80163ae:	681b      	ldr	r3, [r3, #0]
 80163b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80163b2:	429a      	cmp	r2, r3
 80163b4:	d050      	beq.n	8016458 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80163b6:	6a3b      	ldr	r3, [r7, #32]
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	2208      	movs	r2, #8
 80163bc:	4413      	add	r3, r2
 80163be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80163c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163c2:	681a      	ldr	r2, [r3, #0]
 80163c4:	6a3b      	ldr	r3, [r7, #32]
 80163c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80163c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80163ca:	685a      	ldr	r2, [r3, #4]
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	1ad2      	subs	r2, r2, r3
 80163d0:	2308      	movs	r3, #8
 80163d2:	005b      	lsls	r3, r3, #1
 80163d4:	429a      	cmp	r2, r3
 80163d6:	d91f      	bls.n	8016418 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80163d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	4413      	add	r3, r2
 80163de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80163e0:	69bb      	ldr	r3, [r7, #24]
 80163e2:	f003 0307 	and.w	r3, r3, #7
 80163e6:	2b00      	cmp	r3, #0
 80163e8:	d00a      	beq.n	8016400 <pvPortMalloc+0xf8>
	__asm volatile
 80163ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163ee:	f383 8811 	msr	BASEPRI, r3
 80163f2:	f3bf 8f6f 	isb	sy
 80163f6:	f3bf 8f4f 	dsb	sy
 80163fa:	613b      	str	r3, [r7, #16]
}
 80163fc:	bf00      	nop
 80163fe:	e7fe      	b.n	80163fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016402:	685a      	ldr	r2, [r3, #4]
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	1ad2      	subs	r2, r2, r3
 8016408:	69bb      	ldr	r3, [r7, #24]
 801640a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801640c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801640e:	687a      	ldr	r2, [r7, #4]
 8016410:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8016412:	69b8      	ldr	r0, [r7, #24]
 8016414:	f000 f908 	bl	8016628 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016418:	4b1d      	ldr	r3, [pc, #116]	; (8016490 <pvPortMalloc+0x188>)
 801641a:	681a      	ldr	r2, [r3, #0]
 801641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801641e:	685b      	ldr	r3, [r3, #4]
 8016420:	1ad3      	subs	r3, r2, r3
 8016422:	4a1b      	ldr	r2, [pc, #108]	; (8016490 <pvPortMalloc+0x188>)
 8016424:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8016426:	4b1a      	ldr	r3, [pc, #104]	; (8016490 <pvPortMalloc+0x188>)
 8016428:	681a      	ldr	r2, [r3, #0]
 801642a:	4b1b      	ldr	r3, [pc, #108]	; (8016498 <pvPortMalloc+0x190>)
 801642c:	681b      	ldr	r3, [r3, #0]
 801642e:	429a      	cmp	r2, r3
 8016430:	d203      	bcs.n	801643a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8016432:	4b17      	ldr	r3, [pc, #92]	; (8016490 <pvPortMalloc+0x188>)
 8016434:	681b      	ldr	r3, [r3, #0]
 8016436:	4a18      	ldr	r2, [pc, #96]	; (8016498 <pvPortMalloc+0x190>)
 8016438:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801643c:	685a      	ldr	r2, [r3, #4]
 801643e:	4b13      	ldr	r3, [pc, #76]	; (801648c <pvPortMalloc+0x184>)
 8016440:	681b      	ldr	r3, [r3, #0]
 8016442:	431a      	orrs	r2, r3
 8016444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016446:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801644a:	2200      	movs	r2, #0
 801644c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801644e:	4b13      	ldr	r3, [pc, #76]	; (801649c <pvPortMalloc+0x194>)
 8016450:	681b      	ldr	r3, [r3, #0]
 8016452:	3301      	adds	r3, #1
 8016454:	4a11      	ldr	r2, [pc, #68]	; (801649c <pvPortMalloc+0x194>)
 8016456:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016458:	f7fe fc28 	bl	8014cac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801645c:	69fb      	ldr	r3, [r7, #28]
 801645e:	f003 0307 	and.w	r3, r3, #7
 8016462:	2b00      	cmp	r3, #0
 8016464:	d00a      	beq.n	801647c <pvPortMalloc+0x174>
	__asm volatile
 8016466:	f04f 0350 	mov.w	r3, #80	; 0x50
 801646a:	f383 8811 	msr	BASEPRI, r3
 801646e:	f3bf 8f6f 	isb	sy
 8016472:	f3bf 8f4f 	dsb	sy
 8016476:	60fb      	str	r3, [r7, #12]
}
 8016478:	bf00      	nop
 801647a:	e7fe      	b.n	801647a <pvPortMalloc+0x172>
	return pvReturn;
 801647c:	69fb      	ldr	r3, [r7, #28]
}
 801647e:	4618      	mov	r0, r3
 8016480:	3728      	adds	r7, #40	; 0x28
 8016482:	46bd      	mov	sp, r7
 8016484:	bd80      	pop	{r7, pc}
 8016486:	bf00      	nop
 8016488:	24005a48 	.word	0x24005a48
 801648c:	24005a5c 	.word	0x24005a5c
 8016490:	24005a4c 	.word	0x24005a4c
 8016494:	24005a40 	.word	0x24005a40
 8016498:	24005a50 	.word	0x24005a50
 801649c:	24005a54 	.word	0x24005a54

080164a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80164a0:	b580      	push	{r7, lr}
 80164a2:	b086      	sub	sp, #24
 80164a4:	af00      	add	r7, sp, #0
 80164a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	2b00      	cmp	r3, #0
 80164b0:	d04d      	beq.n	801654e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80164b2:	2308      	movs	r3, #8
 80164b4:	425b      	negs	r3, r3
 80164b6:	697a      	ldr	r2, [r7, #20]
 80164b8:	4413      	add	r3, r2
 80164ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80164bc:	697b      	ldr	r3, [r7, #20]
 80164be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80164c0:	693b      	ldr	r3, [r7, #16]
 80164c2:	685a      	ldr	r2, [r3, #4]
 80164c4:	4b24      	ldr	r3, [pc, #144]	; (8016558 <vPortFree+0xb8>)
 80164c6:	681b      	ldr	r3, [r3, #0]
 80164c8:	4013      	ands	r3, r2
 80164ca:	2b00      	cmp	r3, #0
 80164cc:	d10a      	bne.n	80164e4 <vPortFree+0x44>
	__asm volatile
 80164ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164d2:	f383 8811 	msr	BASEPRI, r3
 80164d6:	f3bf 8f6f 	isb	sy
 80164da:	f3bf 8f4f 	dsb	sy
 80164de:	60fb      	str	r3, [r7, #12]
}
 80164e0:	bf00      	nop
 80164e2:	e7fe      	b.n	80164e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80164e4:	693b      	ldr	r3, [r7, #16]
 80164e6:	681b      	ldr	r3, [r3, #0]
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d00a      	beq.n	8016502 <vPortFree+0x62>
	__asm volatile
 80164ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164f0:	f383 8811 	msr	BASEPRI, r3
 80164f4:	f3bf 8f6f 	isb	sy
 80164f8:	f3bf 8f4f 	dsb	sy
 80164fc:	60bb      	str	r3, [r7, #8]
}
 80164fe:	bf00      	nop
 8016500:	e7fe      	b.n	8016500 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016502:	693b      	ldr	r3, [r7, #16]
 8016504:	685a      	ldr	r2, [r3, #4]
 8016506:	4b14      	ldr	r3, [pc, #80]	; (8016558 <vPortFree+0xb8>)
 8016508:	681b      	ldr	r3, [r3, #0]
 801650a:	4013      	ands	r3, r2
 801650c:	2b00      	cmp	r3, #0
 801650e:	d01e      	beq.n	801654e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016510:	693b      	ldr	r3, [r7, #16]
 8016512:	681b      	ldr	r3, [r3, #0]
 8016514:	2b00      	cmp	r3, #0
 8016516:	d11a      	bne.n	801654e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016518:	693b      	ldr	r3, [r7, #16]
 801651a:	685a      	ldr	r2, [r3, #4]
 801651c:	4b0e      	ldr	r3, [pc, #56]	; (8016558 <vPortFree+0xb8>)
 801651e:	681b      	ldr	r3, [r3, #0]
 8016520:	43db      	mvns	r3, r3
 8016522:	401a      	ands	r2, r3
 8016524:	693b      	ldr	r3, [r7, #16]
 8016526:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016528:	f7fe fbb2 	bl	8014c90 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801652c:	693b      	ldr	r3, [r7, #16]
 801652e:	685a      	ldr	r2, [r3, #4]
 8016530:	4b0a      	ldr	r3, [pc, #40]	; (801655c <vPortFree+0xbc>)
 8016532:	681b      	ldr	r3, [r3, #0]
 8016534:	4413      	add	r3, r2
 8016536:	4a09      	ldr	r2, [pc, #36]	; (801655c <vPortFree+0xbc>)
 8016538:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801653a:	6938      	ldr	r0, [r7, #16]
 801653c:	f000 f874 	bl	8016628 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016540:	4b07      	ldr	r3, [pc, #28]	; (8016560 <vPortFree+0xc0>)
 8016542:	681b      	ldr	r3, [r3, #0]
 8016544:	3301      	adds	r3, #1
 8016546:	4a06      	ldr	r2, [pc, #24]	; (8016560 <vPortFree+0xc0>)
 8016548:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801654a:	f7fe fbaf 	bl	8014cac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801654e:	bf00      	nop
 8016550:	3718      	adds	r7, #24
 8016552:	46bd      	mov	sp, r7
 8016554:	bd80      	pop	{r7, pc}
 8016556:	bf00      	nop
 8016558:	24005a5c 	.word	0x24005a5c
 801655c:	24005a4c 	.word	0x24005a4c
 8016560:	24005a58 	.word	0x24005a58

08016564 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016564:	b480      	push	{r7}
 8016566:	b085      	sub	sp, #20
 8016568:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801656a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 801656e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016570:	4b27      	ldr	r3, [pc, #156]	; (8016610 <prvHeapInit+0xac>)
 8016572:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016574:	68fb      	ldr	r3, [r7, #12]
 8016576:	f003 0307 	and.w	r3, r3, #7
 801657a:	2b00      	cmp	r3, #0
 801657c:	d00c      	beq.n	8016598 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801657e:	68fb      	ldr	r3, [r7, #12]
 8016580:	3307      	adds	r3, #7
 8016582:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016584:	68fb      	ldr	r3, [r7, #12]
 8016586:	f023 0307 	bic.w	r3, r3, #7
 801658a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801658c:	68ba      	ldr	r2, [r7, #8]
 801658e:	68fb      	ldr	r3, [r7, #12]
 8016590:	1ad3      	subs	r3, r2, r3
 8016592:	4a1f      	ldr	r2, [pc, #124]	; (8016610 <prvHeapInit+0xac>)
 8016594:	4413      	add	r3, r2
 8016596:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016598:	68fb      	ldr	r3, [r7, #12]
 801659a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801659c:	4a1d      	ldr	r2, [pc, #116]	; (8016614 <prvHeapInit+0xb0>)
 801659e:	687b      	ldr	r3, [r7, #4]
 80165a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80165a2:	4b1c      	ldr	r3, [pc, #112]	; (8016614 <prvHeapInit+0xb0>)
 80165a4:	2200      	movs	r2, #0
 80165a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	68ba      	ldr	r2, [r7, #8]
 80165ac:	4413      	add	r3, r2
 80165ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80165b0:	2208      	movs	r2, #8
 80165b2:	68fb      	ldr	r3, [r7, #12]
 80165b4:	1a9b      	subs	r3, r3, r2
 80165b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80165b8:	68fb      	ldr	r3, [r7, #12]
 80165ba:	f023 0307 	bic.w	r3, r3, #7
 80165be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80165c0:	68fb      	ldr	r3, [r7, #12]
 80165c2:	4a15      	ldr	r2, [pc, #84]	; (8016618 <prvHeapInit+0xb4>)
 80165c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80165c6:	4b14      	ldr	r3, [pc, #80]	; (8016618 <prvHeapInit+0xb4>)
 80165c8:	681b      	ldr	r3, [r3, #0]
 80165ca:	2200      	movs	r2, #0
 80165cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80165ce:	4b12      	ldr	r3, [pc, #72]	; (8016618 <prvHeapInit+0xb4>)
 80165d0:	681b      	ldr	r3, [r3, #0]
 80165d2:	2200      	movs	r2, #0
 80165d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80165d6:	687b      	ldr	r3, [r7, #4]
 80165d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80165da:	683b      	ldr	r3, [r7, #0]
 80165dc:	68fa      	ldr	r2, [r7, #12]
 80165de:	1ad2      	subs	r2, r2, r3
 80165e0:	683b      	ldr	r3, [r7, #0]
 80165e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80165e4:	4b0c      	ldr	r3, [pc, #48]	; (8016618 <prvHeapInit+0xb4>)
 80165e6:	681a      	ldr	r2, [r3, #0]
 80165e8:	683b      	ldr	r3, [r7, #0]
 80165ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80165ec:	683b      	ldr	r3, [r7, #0]
 80165ee:	685b      	ldr	r3, [r3, #4]
 80165f0:	4a0a      	ldr	r2, [pc, #40]	; (801661c <prvHeapInit+0xb8>)
 80165f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80165f4:	683b      	ldr	r3, [r7, #0]
 80165f6:	685b      	ldr	r3, [r3, #4]
 80165f8:	4a09      	ldr	r2, [pc, #36]	; (8016620 <prvHeapInit+0xbc>)
 80165fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80165fc:	4b09      	ldr	r3, [pc, #36]	; (8016624 <prvHeapInit+0xc0>)
 80165fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8016602:	601a      	str	r2, [r3, #0]
}
 8016604:	bf00      	nop
 8016606:	3714      	adds	r7, #20
 8016608:	46bd      	mov	sp, r7
 801660a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801660e:	4770      	bx	lr
 8016610:	24001e40 	.word	0x24001e40
 8016614:	24005a40 	.word	0x24005a40
 8016618:	24005a48 	.word	0x24005a48
 801661c:	24005a50 	.word	0x24005a50
 8016620:	24005a4c 	.word	0x24005a4c
 8016624:	24005a5c 	.word	0x24005a5c

08016628 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016628:	b480      	push	{r7}
 801662a:	b085      	sub	sp, #20
 801662c:	af00      	add	r7, sp, #0
 801662e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016630:	4b28      	ldr	r3, [pc, #160]	; (80166d4 <prvInsertBlockIntoFreeList+0xac>)
 8016632:	60fb      	str	r3, [r7, #12]
 8016634:	e002      	b.n	801663c <prvInsertBlockIntoFreeList+0x14>
 8016636:	68fb      	ldr	r3, [r7, #12]
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	60fb      	str	r3, [r7, #12]
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	681b      	ldr	r3, [r3, #0]
 8016640:	687a      	ldr	r2, [r7, #4]
 8016642:	429a      	cmp	r2, r3
 8016644:	d8f7      	bhi.n	8016636 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801664a:	68fb      	ldr	r3, [r7, #12]
 801664c:	685b      	ldr	r3, [r3, #4]
 801664e:	68ba      	ldr	r2, [r7, #8]
 8016650:	4413      	add	r3, r2
 8016652:	687a      	ldr	r2, [r7, #4]
 8016654:	429a      	cmp	r2, r3
 8016656:	d108      	bne.n	801666a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016658:	68fb      	ldr	r3, [r7, #12]
 801665a:	685a      	ldr	r2, [r3, #4]
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	685b      	ldr	r3, [r3, #4]
 8016660:	441a      	add	r2, r3
 8016662:	68fb      	ldr	r3, [r7, #12]
 8016664:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016666:	68fb      	ldr	r3, [r7, #12]
 8016668:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801666a:	687b      	ldr	r3, [r7, #4]
 801666c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	685b      	ldr	r3, [r3, #4]
 8016672:	68ba      	ldr	r2, [r7, #8]
 8016674:	441a      	add	r2, r3
 8016676:	68fb      	ldr	r3, [r7, #12]
 8016678:	681b      	ldr	r3, [r3, #0]
 801667a:	429a      	cmp	r2, r3
 801667c:	d118      	bne.n	80166b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801667e:	68fb      	ldr	r3, [r7, #12]
 8016680:	681a      	ldr	r2, [r3, #0]
 8016682:	4b15      	ldr	r3, [pc, #84]	; (80166d8 <prvInsertBlockIntoFreeList+0xb0>)
 8016684:	681b      	ldr	r3, [r3, #0]
 8016686:	429a      	cmp	r2, r3
 8016688:	d00d      	beq.n	80166a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	685a      	ldr	r2, [r3, #4]
 801668e:	68fb      	ldr	r3, [r7, #12]
 8016690:	681b      	ldr	r3, [r3, #0]
 8016692:	685b      	ldr	r3, [r3, #4]
 8016694:	441a      	add	r2, r3
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801669a:	68fb      	ldr	r3, [r7, #12]
 801669c:	681b      	ldr	r3, [r3, #0]
 801669e:	681a      	ldr	r2, [r3, #0]
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	601a      	str	r2, [r3, #0]
 80166a4:	e008      	b.n	80166b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80166a6:	4b0c      	ldr	r3, [pc, #48]	; (80166d8 <prvInsertBlockIntoFreeList+0xb0>)
 80166a8:	681a      	ldr	r2, [r3, #0]
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	601a      	str	r2, [r3, #0]
 80166ae:	e003      	b.n	80166b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80166b0:	68fb      	ldr	r3, [r7, #12]
 80166b2:	681a      	ldr	r2, [r3, #0]
 80166b4:	687b      	ldr	r3, [r7, #4]
 80166b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80166b8:	68fa      	ldr	r2, [r7, #12]
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	429a      	cmp	r2, r3
 80166be:	d002      	beq.n	80166c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	687a      	ldr	r2, [r7, #4]
 80166c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80166c6:	bf00      	nop
 80166c8:	3714      	adds	r7, #20
 80166ca:	46bd      	mov	sp, r7
 80166cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166d0:	4770      	bx	lr
 80166d2:	bf00      	nop
 80166d4:	24005a40 	.word	0x24005a40
 80166d8:	24005a48 	.word	0x24005a48

080166dc <__errno>:
 80166dc:	4b01      	ldr	r3, [pc, #4]	; (80166e4 <__errno+0x8>)
 80166de:	6818      	ldr	r0, [r3, #0]
 80166e0:	4770      	bx	lr
 80166e2:	bf00      	nop
 80166e4:	240000a4 	.word	0x240000a4

080166e8 <__libc_init_array>:
 80166e8:	b570      	push	{r4, r5, r6, lr}
 80166ea:	4d0d      	ldr	r5, [pc, #52]	; (8016720 <__libc_init_array+0x38>)
 80166ec:	4c0d      	ldr	r4, [pc, #52]	; (8016724 <__libc_init_array+0x3c>)
 80166ee:	1b64      	subs	r4, r4, r5
 80166f0:	10a4      	asrs	r4, r4, #2
 80166f2:	2600      	movs	r6, #0
 80166f4:	42a6      	cmp	r6, r4
 80166f6:	d109      	bne.n	801670c <__libc_init_array+0x24>
 80166f8:	4d0b      	ldr	r5, [pc, #44]	; (8016728 <__libc_init_array+0x40>)
 80166fa:	4c0c      	ldr	r4, [pc, #48]	; (801672c <__libc_init_array+0x44>)
 80166fc:	f000 fd3c 	bl	8017178 <_init>
 8016700:	1b64      	subs	r4, r4, r5
 8016702:	10a4      	asrs	r4, r4, #2
 8016704:	2600      	movs	r6, #0
 8016706:	42a6      	cmp	r6, r4
 8016708:	d105      	bne.n	8016716 <__libc_init_array+0x2e>
 801670a:	bd70      	pop	{r4, r5, r6, pc}
 801670c:	f855 3b04 	ldr.w	r3, [r5], #4
 8016710:	4798      	blx	r3
 8016712:	3601      	adds	r6, #1
 8016714:	e7ee      	b.n	80166f4 <__libc_init_array+0xc>
 8016716:	f855 3b04 	ldr.w	r3, [r5], #4
 801671a:	4798      	blx	r3
 801671c:	3601      	adds	r6, #1
 801671e:	e7f2      	b.n	8016706 <__libc_init_array+0x1e>
 8016720:	080175dc 	.word	0x080175dc
 8016724:	080175dc 	.word	0x080175dc
 8016728:	080175dc 	.word	0x080175dc
 801672c:	080175e0 	.word	0x080175e0

08016730 <malloc>:
 8016730:	4b02      	ldr	r3, [pc, #8]	; (801673c <malloc+0xc>)
 8016732:	4601      	mov	r1, r0
 8016734:	6818      	ldr	r0, [r3, #0]
 8016736:	f000 b88d 	b.w	8016854 <_malloc_r>
 801673a:	bf00      	nop
 801673c:	240000a4 	.word	0x240000a4

08016740 <free>:
 8016740:	4b02      	ldr	r3, [pc, #8]	; (801674c <free+0xc>)
 8016742:	4601      	mov	r1, r0
 8016744:	6818      	ldr	r0, [r3, #0]
 8016746:	f000 b819 	b.w	801677c <_free_r>
 801674a:	bf00      	nop
 801674c:	240000a4 	.word	0x240000a4

08016750 <memcpy>:
 8016750:	440a      	add	r2, r1
 8016752:	4291      	cmp	r1, r2
 8016754:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8016758:	d100      	bne.n	801675c <memcpy+0xc>
 801675a:	4770      	bx	lr
 801675c:	b510      	push	{r4, lr}
 801675e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016762:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016766:	4291      	cmp	r1, r2
 8016768:	d1f9      	bne.n	801675e <memcpy+0xe>
 801676a:	bd10      	pop	{r4, pc}

0801676c <memset>:
 801676c:	4402      	add	r2, r0
 801676e:	4603      	mov	r3, r0
 8016770:	4293      	cmp	r3, r2
 8016772:	d100      	bne.n	8016776 <memset+0xa>
 8016774:	4770      	bx	lr
 8016776:	f803 1b01 	strb.w	r1, [r3], #1
 801677a:	e7f9      	b.n	8016770 <memset+0x4>

0801677c <_free_r>:
 801677c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801677e:	2900      	cmp	r1, #0
 8016780:	d044      	beq.n	801680c <_free_r+0x90>
 8016782:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016786:	9001      	str	r0, [sp, #4]
 8016788:	2b00      	cmp	r3, #0
 801678a:	f1a1 0404 	sub.w	r4, r1, #4
 801678e:	bfb8      	it	lt
 8016790:	18e4      	addlt	r4, r4, r3
 8016792:	f000 fc39 	bl	8017008 <__malloc_lock>
 8016796:	4a1e      	ldr	r2, [pc, #120]	; (8016810 <_free_r+0x94>)
 8016798:	9801      	ldr	r0, [sp, #4]
 801679a:	6813      	ldr	r3, [r2, #0]
 801679c:	b933      	cbnz	r3, 80167ac <_free_r+0x30>
 801679e:	6063      	str	r3, [r4, #4]
 80167a0:	6014      	str	r4, [r2, #0]
 80167a2:	b003      	add	sp, #12
 80167a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80167a8:	f000 bc34 	b.w	8017014 <__malloc_unlock>
 80167ac:	42a3      	cmp	r3, r4
 80167ae:	d908      	bls.n	80167c2 <_free_r+0x46>
 80167b0:	6825      	ldr	r5, [r4, #0]
 80167b2:	1961      	adds	r1, r4, r5
 80167b4:	428b      	cmp	r3, r1
 80167b6:	bf01      	itttt	eq
 80167b8:	6819      	ldreq	r1, [r3, #0]
 80167ba:	685b      	ldreq	r3, [r3, #4]
 80167bc:	1949      	addeq	r1, r1, r5
 80167be:	6021      	streq	r1, [r4, #0]
 80167c0:	e7ed      	b.n	801679e <_free_r+0x22>
 80167c2:	461a      	mov	r2, r3
 80167c4:	685b      	ldr	r3, [r3, #4]
 80167c6:	b10b      	cbz	r3, 80167cc <_free_r+0x50>
 80167c8:	42a3      	cmp	r3, r4
 80167ca:	d9fa      	bls.n	80167c2 <_free_r+0x46>
 80167cc:	6811      	ldr	r1, [r2, #0]
 80167ce:	1855      	adds	r5, r2, r1
 80167d0:	42a5      	cmp	r5, r4
 80167d2:	d10b      	bne.n	80167ec <_free_r+0x70>
 80167d4:	6824      	ldr	r4, [r4, #0]
 80167d6:	4421      	add	r1, r4
 80167d8:	1854      	adds	r4, r2, r1
 80167da:	42a3      	cmp	r3, r4
 80167dc:	6011      	str	r1, [r2, #0]
 80167de:	d1e0      	bne.n	80167a2 <_free_r+0x26>
 80167e0:	681c      	ldr	r4, [r3, #0]
 80167e2:	685b      	ldr	r3, [r3, #4]
 80167e4:	6053      	str	r3, [r2, #4]
 80167e6:	4421      	add	r1, r4
 80167e8:	6011      	str	r1, [r2, #0]
 80167ea:	e7da      	b.n	80167a2 <_free_r+0x26>
 80167ec:	d902      	bls.n	80167f4 <_free_r+0x78>
 80167ee:	230c      	movs	r3, #12
 80167f0:	6003      	str	r3, [r0, #0]
 80167f2:	e7d6      	b.n	80167a2 <_free_r+0x26>
 80167f4:	6825      	ldr	r5, [r4, #0]
 80167f6:	1961      	adds	r1, r4, r5
 80167f8:	428b      	cmp	r3, r1
 80167fa:	bf04      	itt	eq
 80167fc:	6819      	ldreq	r1, [r3, #0]
 80167fe:	685b      	ldreq	r3, [r3, #4]
 8016800:	6063      	str	r3, [r4, #4]
 8016802:	bf04      	itt	eq
 8016804:	1949      	addeq	r1, r1, r5
 8016806:	6021      	streq	r1, [r4, #0]
 8016808:	6054      	str	r4, [r2, #4]
 801680a:	e7ca      	b.n	80167a2 <_free_r+0x26>
 801680c:	b003      	add	sp, #12
 801680e:	bd30      	pop	{r4, r5, pc}
 8016810:	24005a60 	.word	0x24005a60

08016814 <sbrk_aligned>:
 8016814:	b570      	push	{r4, r5, r6, lr}
 8016816:	4e0e      	ldr	r6, [pc, #56]	; (8016850 <sbrk_aligned+0x3c>)
 8016818:	460c      	mov	r4, r1
 801681a:	6831      	ldr	r1, [r6, #0]
 801681c:	4605      	mov	r5, r0
 801681e:	b911      	cbnz	r1, 8016826 <sbrk_aligned+0x12>
 8016820:	f000 f902 	bl	8016a28 <_sbrk_r>
 8016824:	6030      	str	r0, [r6, #0]
 8016826:	4621      	mov	r1, r4
 8016828:	4628      	mov	r0, r5
 801682a:	f000 f8fd 	bl	8016a28 <_sbrk_r>
 801682e:	1c43      	adds	r3, r0, #1
 8016830:	d00a      	beq.n	8016848 <sbrk_aligned+0x34>
 8016832:	1cc4      	adds	r4, r0, #3
 8016834:	f024 0403 	bic.w	r4, r4, #3
 8016838:	42a0      	cmp	r0, r4
 801683a:	d007      	beq.n	801684c <sbrk_aligned+0x38>
 801683c:	1a21      	subs	r1, r4, r0
 801683e:	4628      	mov	r0, r5
 8016840:	f000 f8f2 	bl	8016a28 <_sbrk_r>
 8016844:	3001      	adds	r0, #1
 8016846:	d101      	bne.n	801684c <sbrk_aligned+0x38>
 8016848:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801684c:	4620      	mov	r0, r4
 801684e:	bd70      	pop	{r4, r5, r6, pc}
 8016850:	24005a64 	.word	0x24005a64

08016854 <_malloc_r>:
 8016854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016858:	1ccd      	adds	r5, r1, #3
 801685a:	f025 0503 	bic.w	r5, r5, #3
 801685e:	3508      	adds	r5, #8
 8016860:	2d0c      	cmp	r5, #12
 8016862:	bf38      	it	cc
 8016864:	250c      	movcc	r5, #12
 8016866:	2d00      	cmp	r5, #0
 8016868:	4607      	mov	r7, r0
 801686a:	db01      	blt.n	8016870 <_malloc_r+0x1c>
 801686c:	42a9      	cmp	r1, r5
 801686e:	d905      	bls.n	801687c <_malloc_r+0x28>
 8016870:	230c      	movs	r3, #12
 8016872:	603b      	str	r3, [r7, #0]
 8016874:	2600      	movs	r6, #0
 8016876:	4630      	mov	r0, r6
 8016878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801687c:	4e2e      	ldr	r6, [pc, #184]	; (8016938 <_malloc_r+0xe4>)
 801687e:	f000 fbc3 	bl	8017008 <__malloc_lock>
 8016882:	6833      	ldr	r3, [r6, #0]
 8016884:	461c      	mov	r4, r3
 8016886:	bb34      	cbnz	r4, 80168d6 <_malloc_r+0x82>
 8016888:	4629      	mov	r1, r5
 801688a:	4638      	mov	r0, r7
 801688c:	f7ff ffc2 	bl	8016814 <sbrk_aligned>
 8016890:	1c43      	adds	r3, r0, #1
 8016892:	4604      	mov	r4, r0
 8016894:	d14d      	bne.n	8016932 <_malloc_r+0xde>
 8016896:	6834      	ldr	r4, [r6, #0]
 8016898:	4626      	mov	r6, r4
 801689a:	2e00      	cmp	r6, #0
 801689c:	d140      	bne.n	8016920 <_malloc_r+0xcc>
 801689e:	6823      	ldr	r3, [r4, #0]
 80168a0:	4631      	mov	r1, r6
 80168a2:	4638      	mov	r0, r7
 80168a4:	eb04 0803 	add.w	r8, r4, r3
 80168a8:	f000 f8be 	bl	8016a28 <_sbrk_r>
 80168ac:	4580      	cmp	r8, r0
 80168ae:	d13a      	bne.n	8016926 <_malloc_r+0xd2>
 80168b0:	6821      	ldr	r1, [r4, #0]
 80168b2:	3503      	adds	r5, #3
 80168b4:	1a6d      	subs	r5, r5, r1
 80168b6:	f025 0503 	bic.w	r5, r5, #3
 80168ba:	3508      	adds	r5, #8
 80168bc:	2d0c      	cmp	r5, #12
 80168be:	bf38      	it	cc
 80168c0:	250c      	movcc	r5, #12
 80168c2:	4629      	mov	r1, r5
 80168c4:	4638      	mov	r0, r7
 80168c6:	f7ff ffa5 	bl	8016814 <sbrk_aligned>
 80168ca:	3001      	adds	r0, #1
 80168cc:	d02b      	beq.n	8016926 <_malloc_r+0xd2>
 80168ce:	6823      	ldr	r3, [r4, #0]
 80168d0:	442b      	add	r3, r5
 80168d2:	6023      	str	r3, [r4, #0]
 80168d4:	e00e      	b.n	80168f4 <_malloc_r+0xa0>
 80168d6:	6822      	ldr	r2, [r4, #0]
 80168d8:	1b52      	subs	r2, r2, r5
 80168da:	d41e      	bmi.n	801691a <_malloc_r+0xc6>
 80168dc:	2a0b      	cmp	r2, #11
 80168de:	d916      	bls.n	801690e <_malloc_r+0xba>
 80168e0:	1961      	adds	r1, r4, r5
 80168e2:	42a3      	cmp	r3, r4
 80168e4:	6025      	str	r5, [r4, #0]
 80168e6:	bf18      	it	ne
 80168e8:	6059      	strne	r1, [r3, #4]
 80168ea:	6863      	ldr	r3, [r4, #4]
 80168ec:	bf08      	it	eq
 80168ee:	6031      	streq	r1, [r6, #0]
 80168f0:	5162      	str	r2, [r4, r5]
 80168f2:	604b      	str	r3, [r1, #4]
 80168f4:	4638      	mov	r0, r7
 80168f6:	f104 060b 	add.w	r6, r4, #11
 80168fa:	f000 fb8b 	bl	8017014 <__malloc_unlock>
 80168fe:	f026 0607 	bic.w	r6, r6, #7
 8016902:	1d23      	adds	r3, r4, #4
 8016904:	1af2      	subs	r2, r6, r3
 8016906:	d0b6      	beq.n	8016876 <_malloc_r+0x22>
 8016908:	1b9b      	subs	r3, r3, r6
 801690a:	50a3      	str	r3, [r4, r2]
 801690c:	e7b3      	b.n	8016876 <_malloc_r+0x22>
 801690e:	6862      	ldr	r2, [r4, #4]
 8016910:	42a3      	cmp	r3, r4
 8016912:	bf0c      	ite	eq
 8016914:	6032      	streq	r2, [r6, #0]
 8016916:	605a      	strne	r2, [r3, #4]
 8016918:	e7ec      	b.n	80168f4 <_malloc_r+0xa0>
 801691a:	4623      	mov	r3, r4
 801691c:	6864      	ldr	r4, [r4, #4]
 801691e:	e7b2      	b.n	8016886 <_malloc_r+0x32>
 8016920:	4634      	mov	r4, r6
 8016922:	6876      	ldr	r6, [r6, #4]
 8016924:	e7b9      	b.n	801689a <_malloc_r+0x46>
 8016926:	230c      	movs	r3, #12
 8016928:	603b      	str	r3, [r7, #0]
 801692a:	4638      	mov	r0, r7
 801692c:	f000 fb72 	bl	8017014 <__malloc_unlock>
 8016930:	e7a1      	b.n	8016876 <_malloc_r+0x22>
 8016932:	6025      	str	r5, [r4, #0]
 8016934:	e7de      	b.n	80168f4 <_malloc_r+0xa0>
 8016936:	bf00      	nop
 8016938:	24005a60 	.word	0x24005a60

0801693c <_puts_r>:
 801693c:	b570      	push	{r4, r5, r6, lr}
 801693e:	460e      	mov	r6, r1
 8016940:	4605      	mov	r5, r0
 8016942:	b118      	cbz	r0, 801694c <_puts_r+0x10>
 8016944:	6983      	ldr	r3, [r0, #24]
 8016946:	b90b      	cbnz	r3, 801694c <_puts_r+0x10>
 8016948:	f000 fa58 	bl	8016dfc <__sinit>
 801694c:	69ab      	ldr	r3, [r5, #24]
 801694e:	68ac      	ldr	r4, [r5, #8]
 8016950:	b913      	cbnz	r3, 8016958 <_puts_r+0x1c>
 8016952:	4628      	mov	r0, r5
 8016954:	f000 fa52 	bl	8016dfc <__sinit>
 8016958:	4b2c      	ldr	r3, [pc, #176]	; (8016a0c <_puts_r+0xd0>)
 801695a:	429c      	cmp	r4, r3
 801695c:	d120      	bne.n	80169a0 <_puts_r+0x64>
 801695e:	686c      	ldr	r4, [r5, #4]
 8016960:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016962:	07db      	lsls	r3, r3, #31
 8016964:	d405      	bmi.n	8016972 <_puts_r+0x36>
 8016966:	89a3      	ldrh	r3, [r4, #12]
 8016968:	0598      	lsls	r0, r3, #22
 801696a:	d402      	bmi.n	8016972 <_puts_r+0x36>
 801696c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801696e:	f000 fae3 	bl	8016f38 <__retarget_lock_acquire_recursive>
 8016972:	89a3      	ldrh	r3, [r4, #12]
 8016974:	0719      	lsls	r1, r3, #28
 8016976:	d51d      	bpl.n	80169b4 <_puts_r+0x78>
 8016978:	6923      	ldr	r3, [r4, #16]
 801697a:	b1db      	cbz	r3, 80169b4 <_puts_r+0x78>
 801697c:	3e01      	subs	r6, #1
 801697e:	68a3      	ldr	r3, [r4, #8]
 8016980:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016984:	3b01      	subs	r3, #1
 8016986:	60a3      	str	r3, [r4, #8]
 8016988:	bb39      	cbnz	r1, 80169da <_puts_r+0x9e>
 801698a:	2b00      	cmp	r3, #0
 801698c:	da38      	bge.n	8016a00 <_puts_r+0xc4>
 801698e:	4622      	mov	r2, r4
 8016990:	210a      	movs	r1, #10
 8016992:	4628      	mov	r0, r5
 8016994:	f000 f858 	bl	8016a48 <__swbuf_r>
 8016998:	3001      	adds	r0, #1
 801699a:	d011      	beq.n	80169c0 <_puts_r+0x84>
 801699c:	250a      	movs	r5, #10
 801699e:	e011      	b.n	80169c4 <_puts_r+0x88>
 80169a0:	4b1b      	ldr	r3, [pc, #108]	; (8016a10 <_puts_r+0xd4>)
 80169a2:	429c      	cmp	r4, r3
 80169a4:	d101      	bne.n	80169aa <_puts_r+0x6e>
 80169a6:	68ac      	ldr	r4, [r5, #8]
 80169a8:	e7da      	b.n	8016960 <_puts_r+0x24>
 80169aa:	4b1a      	ldr	r3, [pc, #104]	; (8016a14 <_puts_r+0xd8>)
 80169ac:	429c      	cmp	r4, r3
 80169ae:	bf08      	it	eq
 80169b0:	68ec      	ldreq	r4, [r5, #12]
 80169b2:	e7d5      	b.n	8016960 <_puts_r+0x24>
 80169b4:	4621      	mov	r1, r4
 80169b6:	4628      	mov	r0, r5
 80169b8:	f000 f898 	bl	8016aec <__swsetup_r>
 80169bc:	2800      	cmp	r0, #0
 80169be:	d0dd      	beq.n	801697c <_puts_r+0x40>
 80169c0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80169c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80169c6:	07da      	lsls	r2, r3, #31
 80169c8:	d405      	bmi.n	80169d6 <_puts_r+0x9a>
 80169ca:	89a3      	ldrh	r3, [r4, #12]
 80169cc:	059b      	lsls	r3, r3, #22
 80169ce:	d402      	bmi.n	80169d6 <_puts_r+0x9a>
 80169d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80169d2:	f000 fab2 	bl	8016f3a <__retarget_lock_release_recursive>
 80169d6:	4628      	mov	r0, r5
 80169d8:	bd70      	pop	{r4, r5, r6, pc}
 80169da:	2b00      	cmp	r3, #0
 80169dc:	da04      	bge.n	80169e8 <_puts_r+0xac>
 80169de:	69a2      	ldr	r2, [r4, #24]
 80169e0:	429a      	cmp	r2, r3
 80169e2:	dc06      	bgt.n	80169f2 <_puts_r+0xb6>
 80169e4:	290a      	cmp	r1, #10
 80169e6:	d004      	beq.n	80169f2 <_puts_r+0xb6>
 80169e8:	6823      	ldr	r3, [r4, #0]
 80169ea:	1c5a      	adds	r2, r3, #1
 80169ec:	6022      	str	r2, [r4, #0]
 80169ee:	7019      	strb	r1, [r3, #0]
 80169f0:	e7c5      	b.n	801697e <_puts_r+0x42>
 80169f2:	4622      	mov	r2, r4
 80169f4:	4628      	mov	r0, r5
 80169f6:	f000 f827 	bl	8016a48 <__swbuf_r>
 80169fa:	3001      	adds	r0, #1
 80169fc:	d1bf      	bne.n	801697e <_puts_r+0x42>
 80169fe:	e7df      	b.n	80169c0 <_puts_r+0x84>
 8016a00:	6823      	ldr	r3, [r4, #0]
 8016a02:	250a      	movs	r5, #10
 8016a04:	1c5a      	adds	r2, r3, #1
 8016a06:	6022      	str	r2, [r4, #0]
 8016a08:	701d      	strb	r5, [r3, #0]
 8016a0a:	e7db      	b.n	80169c4 <_puts_r+0x88>
 8016a0c:	08017594 	.word	0x08017594
 8016a10:	080175b4 	.word	0x080175b4
 8016a14:	08017574 	.word	0x08017574

08016a18 <puts>:
 8016a18:	4b02      	ldr	r3, [pc, #8]	; (8016a24 <puts+0xc>)
 8016a1a:	4601      	mov	r1, r0
 8016a1c:	6818      	ldr	r0, [r3, #0]
 8016a1e:	f7ff bf8d 	b.w	801693c <_puts_r>
 8016a22:	bf00      	nop
 8016a24:	240000a4 	.word	0x240000a4

08016a28 <_sbrk_r>:
 8016a28:	b538      	push	{r3, r4, r5, lr}
 8016a2a:	4d06      	ldr	r5, [pc, #24]	; (8016a44 <_sbrk_r+0x1c>)
 8016a2c:	2300      	movs	r3, #0
 8016a2e:	4604      	mov	r4, r0
 8016a30:	4608      	mov	r0, r1
 8016a32:	602b      	str	r3, [r5, #0]
 8016a34:	f7ec ffd0 	bl	80039d8 <_sbrk>
 8016a38:	1c43      	adds	r3, r0, #1
 8016a3a:	d102      	bne.n	8016a42 <_sbrk_r+0x1a>
 8016a3c:	682b      	ldr	r3, [r5, #0]
 8016a3e:	b103      	cbz	r3, 8016a42 <_sbrk_r+0x1a>
 8016a40:	6023      	str	r3, [r4, #0]
 8016a42:	bd38      	pop	{r3, r4, r5, pc}
 8016a44:	24005a6c 	.word	0x24005a6c

08016a48 <__swbuf_r>:
 8016a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a4a:	460e      	mov	r6, r1
 8016a4c:	4614      	mov	r4, r2
 8016a4e:	4605      	mov	r5, r0
 8016a50:	b118      	cbz	r0, 8016a5a <__swbuf_r+0x12>
 8016a52:	6983      	ldr	r3, [r0, #24]
 8016a54:	b90b      	cbnz	r3, 8016a5a <__swbuf_r+0x12>
 8016a56:	f000 f9d1 	bl	8016dfc <__sinit>
 8016a5a:	4b21      	ldr	r3, [pc, #132]	; (8016ae0 <__swbuf_r+0x98>)
 8016a5c:	429c      	cmp	r4, r3
 8016a5e:	d12b      	bne.n	8016ab8 <__swbuf_r+0x70>
 8016a60:	686c      	ldr	r4, [r5, #4]
 8016a62:	69a3      	ldr	r3, [r4, #24]
 8016a64:	60a3      	str	r3, [r4, #8]
 8016a66:	89a3      	ldrh	r3, [r4, #12]
 8016a68:	071a      	lsls	r2, r3, #28
 8016a6a:	d52f      	bpl.n	8016acc <__swbuf_r+0x84>
 8016a6c:	6923      	ldr	r3, [r4, #16]
 8016a6e:	b36b      	cbz	r3, 8016acc <__swbuf_r+0x84>
 8016a70:	6923      	ldr	r3, [r4, #16]
 8016a72:	6820      	ldr	r0, [r4, #0]
 8016a74:	1ac0      	subs	r0, r0, r3
 8016a76:	6963      	ldr	r3, [r4, #20]
 8016a78:	b2f6      	uxtb	r6, r6
 8016a7a:	4283      	cmp	r3, r0
 8016a7c:	4637      	mov	r7, r6
 8016a7e:	dc04      	bgt.n	8016a8a <__swbuf_r+0x42>
 8016a80:	4621      	mov	r1, r4
 8016a82:	4628      	mov	r0, r5
 8016a84:	f000 f926 	bl	8016cd4 <_fflush_r>
 8016a88:	bb30      	cbnz	r0, 8016ad8 <__swbuf_r+0x90>
 8016a8a:	68a3      	ldr	r3, [r4, #8]
 8016a8c:	3b01      	subs	r3, #1
 8016a8e:	60a3      	str	r3, [r4, #8]
 8016a90:	6823      	ldr	r3, [r4, #0]
 8016a92:	1c5a      	adds	r2, r3, #1
 8016a94:	6022      	str	r2, [r4, #0]
 8016a96:	701e      	strb	r6, [r3, #0]
 8016a98:	6963      	ldr	r3, [r4, #20]
 8016a9a:	3001      	adds	r0, #1
 8016a9c:	4283      	cmp	r3, r0
 8016a9e:	d004      	beq.n	8016aaa <__swbuf_r+0x62>
 8016aa0:	89a3      	ldrh	r3, [r4, #12]
 8016aa2:	07db      	lsls	r3, r3, #31
 8016aa4:	d506      	bpl.n	8016ab4 <__swbuf_r+0x6c>
 8016aa6:	2e0a      	cmp	r6, #10
 8016aa8:	d104      	bne.n	8016ab4 <__swbuf_r+0x6c>
 8016aaa:	4621      	mov	r1, r4
 8016aac:	4628      	mov	r0, r5
 8016aae:	f000 f911 	bl	8016cd4 <_fflush_r>
 8016ab2:	b988      	cbnz	r0, 8016ad8 <__swbuf_r+0x90>
 8016ab4:	4638      	mov	r0, r7
 8016ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ab8:	4b0a      	ldr	r3, [pc, #40]	; (8016ae4 <__swbuf_r+0x9c>)
 8016aba:	429c      	cmp	r4, r3
 8016abc:	d101      	bne.n	8016ac2 <__swbuf_r+0x7a>
 8016abe:	68ac      	ldr	r4, [r5, #8]
 8016ac0:	e7cf      	b.n	8016a62 <__swbuf_r+0x1a>
 8016ac2:	4b09      	ldr	r3, [pc, #36]	; (8016ae8 <__swbuf_r+0xa0>)
 8016ac4:	429c      	cmp	r4, r3
 8016ac6:	bf08      	it	eq
 8016ac8:	68ec      	ldreq	r4, [r5, #12]
 8016aca:	e7ca      	b.n	8016a62 <__swbuf_r+0x1a>
 8016acc:	4621      	mov	r1, r4
 8016ace:	4628      	mov	r0, r5
 8016ad0:	f000 f80c 	bl	8016aec <__swsetup_r>
 8016ad4:	2800      	cmp	r0, #0
 8016ad6:	d0cb      	beq.n	8016a70 <__swbuf_r+0x28>
 8016ad8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8016adc:	e7ea      	b.n	8016ab4 <__swbuf_r+0x6c>
 8016ade:	bf00      	nop
 8016ae0:	08017594 	.word	0x08017594
 8016ae4:	080175b4 	.word	0x080175b4
 8016ae8:	08017574 	.word	0x08017574

08016aec <__swsetup_r>:
 8016aec:	4b32      	ldr	r3, [pc, #200]	; (8016bb8 <__swsetup_r+0xcc>)
 8016aee:	b570      	push	{r4, r5, r6, lr}
 8016af0:	681d      	ldr	r5, [r3, #0]
 8016af2:	4606      	mov	r6, r0
 8016af4:	460c      	mov	r4, r1
 8016af6:	b125      	cbz	r5, 8016b02 <__swsetup_r+0x16>
 8016af8:	69ab      	ldr	r3, [r5, #24]
 8016afa:	b913      	cbnz	r3, 8016b02 <__swsetup_r+0x16>
 8016afc:	4628      	mov	r0, r5
 8016afe:	f000 f97d 	bl	8016dfc <__sinit>
 8016b02:	4b2e      	ldr	r3, [pc, #184]	; (8016bbc <__swsetup_r+0xd0>)
 8016b04:	429c      	cmp	r4, r3
 8016b06:	d10f      	bne.n	8016b28 <__swsetup_r+0x3c>
 8016b08:	686c      	ldr	r4, [r5, #4]
 8016b0a:	89a3      	ldrh	r3, [r4, #12]
 8016b0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016b10:	0719      	lsls	r1, r3, #28
 8016b12:	d42c      	bmi.n	8016b6e <__swsetup_r+0x82>
 8016b14:	06dd      	lsls	r5, r3, #27
 8016b16:	d411      	bmi.n	8016b3c <__swsetup_r+0x50>
 8016b18:	2309      	movs	r3, #9
 8016b1a:	6033      	str	r3, [r6, #0]
 8016b1c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016b20:	81a3      	strh	r3, [r4, #12]
 8016b22:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016b26:	e03e      	b.n	8016ba6 <__swsetup_r+0xba>
 8016b28:	4b25      	ldr	r3, [pc, #148]	; (8016bc0 <__swsetup_r+0xd4>)
 8016b2a:	429c      	cmp	r4, r3
 8016b2c:	d101      	bne.n	8016b32 <__swsetup_r+0x46>
 8016b2e:	68ac      	ldr	r4, [r5, #8]
 8016b30:	e7eb      	b.n	8016b0a <__swsetup_r+0x1e>
 8016b32:	4b24      	ldr	r3, [pc, #144]	; (8016bc4 <__swsetup_r+0xd8>)
 8016b34:	429c      	cmp	r4, r3
 8016b36:	bf08      	it	eq
 8016b38:	68ec      	ldreq	r4, [r5, #12]
 8016b3a:	e7e6      	b.n	8016b0a <__swsetup_r+0x1e>
 8016b3c:	0758      	lsls	r0, r3, #29
 8016b3e:	d512      	bpl.n	8016b66 <__swsetup_r+0x7a>
 8016b40:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016b42:	b141      	cbz	r1, 8016b56 <__swsetup_r+0x6a>
 8016b44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016b48:	4299      	cmp	r1, r3
 8016b4a:	d002      	beq.n	8016b52 <__swsetup_r+0x66>
 8016b4c:	4630      	mov	r0, r6
 8016b4e:	f7ff fe15 	bl	801677c <_free_r>
 8016b52:	2300      	movs	r3, #0
 8016b54:	6363      	str	r3, [r4, #52]	; 0x34
 8016b56:	89a3      	ldrh	r3, [r4, #12]
 8016b58:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016b5c:	81a3      	strh	r3, [r4, #12]
 8016b5e:	2300      	movs	r3, #0
 8016b60:	6063      	str	r3, [r4, #4]
 8016b62:	6923      	ldr	r3, [r4, #16]
 8016b64:	6023      	str	r3, [r4, #0]
 8016b66:	89a3      	ldrh	r3, [r4, #12]
 8016b68:	f043 0308 	orr.w	r3, r3, #8
 8016b6c:	81a3      	strh	r3, [r4, #12]
 8016b6e:	6923      	ldr	r3, [r4, #16]
 8016b70:	b94b      	cbnz	r3, 8016b86 <__swsetup_r+0x9a>
 8016b72:	89a3      	ldrh	r3, [r4, #12]
 8016b74:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016b78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016b7c:	d003      	beq.n	8016b86 <__swsetup_r+0x9a>
 8016b7e:	4621      	mov	r1, r4
 8016b80:	4630      	mov	r0, r6
 8016b82:	f000 fa01 	bl	8016f88 <__smakebuf_r>
 8016b86:	89a0      	ldrh	r0, [r4, #12]
 8016b88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016b8c:	f010 0301 	ands.w	r3, r0, #1
 8016b90:	d00a      	beq.n	8016ba8 <__swsetup_r+0xbc>
 8016b92:	2300      	movs	r3, #0
 8016b94:	60a3      	str	r3, [r4, #8]
 8016b96:	6963      	ldr	r3, [r4, #20]
 8016b98:	425b      	negs	r3, r3
 8016b9a:	61a3      	str	r3, [r4, #24]
 8016b9c:	6923      	ldr	r3, [r4, #16]
 8016b9e:	b943      	cbnz	r3, 8016bb2 <__swsetup_r+0xc6>
 8016ba0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016ba4:	d1ba      	bne.n	8016b1c <__swsetup_r+0x30>
 8016ba6:	bd70      	pop	{r4, r5, r6, pc}
 8016ba8:	0781      	lsls	r1, r0, #30
 8016baa:	bf58      	it	pl
 8016bac:	6963      	ldrpl	r3, [r4, #20]
 8016bae:	60a3      	str	r3, [r4, #8]
 8016bb0:	e7f4      	b.n	8016b9c <__swsetup_r+0xb0>
 8016bb2:	2000      	movs	r0, #0
 8016bb4:	e7f7      	b.n	8016ba6 <__swsetup_r+0xba>
 8016bb6:	bf00      	nop
 8016bb8:	240000a4 	.word	0x240000a4
 8016bbc:	08017594 	.word	0x08017594
 8016bc0:	080175b4 	.word	0x080175b4
 8016bc4:	08017574 	.word	0x08017574

08016bc8 <__sflush_r>:
 8016bc8:	898a      	ldrh	r2, [r1, #12]
 8016bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016bce:	4605      	mov	r5, r0
 8016bd0:	0710      	lsls	r0, r2, #28
 8016bd2:	460c      	mov	r4, r1
 8016bd4:	d458      	bmi.n	8016c88 <__sflush_r+0xc0>
 8016bd6:	684b      	ldr	r3, [r1, #4]
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	dc05      	bgt.n	8016be8 <__sflush_r+0x20>
 8016bdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	dc02      	bgt.n	8016be8 <__sflush_r+0x20>
 8016be2:	2000      	movs	r0, #0
 8016be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016bea:	2e00      	cmp	r6, #0
 8016bec:	d0f9      	beq.n	8016be2 <__sflush_r+0x1a>
 8016bee:	2300      	movs	r3, #0
 8016bf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016bf4:	682f      	ldr	r7, [r5, #0]
 8016bf6:	602b      	str	r3, [r5, #0]
 8016bf8:	d032      	beq.n	8016c60 <__sflush_r+0x98>
 8016bfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016bfc:	89a3      	ldrh	r3, [r4, #12]
 8016bfe:	075a      	lsls	r2, r3, #29
 8016c00:	d505      	bpl.n	8016c0e <__sflush_r+0x46>
 8016c02:	6863      	ldr	r3, [r4, #4]
 8016c04:	1ac0      	subs	r0, r0, r3
 8016c06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016c08:	b10b      	cbz	r3, 8016c0e <__sflush_r+0x46>
 8016c0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016c0c:	1ac0      	subs	r0, r0, r3
 8016c0e:	2300      	movs	r3, #0
 8016c10:	4602      	mov	r2, r0
 8016c12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016c14:	6a21      	ldr	r1, [r4, #32]
 8016c16:	4628      	mov	r0, r5
 8016c18:	47b0      	blx	r6
 8016c1a:	1c43      	adds	r3, r0, #1
 8016c1c:	89a3      	ldrh	r3, [r4, #12]
 8016c1e:	d106      	bne.n	8016c2e <__sflush_r+0x66>
 8016c20:	6829      	ldr	r1, [r5, #0]
 8016c22:	291d      	cmp	r1, #29
 8016c24:	d82c      	bhi.n	8016c80 <__sflush_r+0xb8>
 8016c26:	4a2a      	ldr	r2, [pc, #168]	; (8016cd0 <__sflush_r+0x108>)
 8016c28:	40ca      	lsrs	r2, r1
 8016c2a:	07d6      	lsls	r6, r2, #31
 8016c2c:	d528      	bpl.n	8016c80 <__sflush_r+0xb8>
 8016c2e:	2200      	movs	r2, #0
 8016c30:	6062      	str	r2, [r4, #4]
 8016c32:	04d9      	lsls	r1, r3, #19
 8016c34:	6922      	ldr	r2, [r4, #16]
 8016c36:	6022      	str	r2, [r4, #0]
 8016c38:	d504      	bpl.n	8016c44 <__sflush_r+0x7c>
 8016c3a:	1c42      	adds	r2, r0, #1
 8016c3c:	d101      	bne.n	8016c42 <__sflush_r+0x7a>
 8016c3e:	682b      	ldr	r3, [r5, #0]
 8016c40:	b903      	cbnz	r3, 8016c44 <__sflush_r+0x7c>
 8016c42:	6560      	str	r0, [r4, #84]	; 0x54
 8016c44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016c46:	602f      	str	r7, [r5, #0]
 8016c48:	2900      	cmp	r1, #0
 8016c4a:	d0ca      	beq.n	8016be2 <__sflush_r+0x1a>
 8016c4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016c50:	4299      	cmp	r1, r3
 8016c52:	d002      	beq.n	8016c5a <__sflush_r+0x92>
 8016c54:	4628      	mov	r0, r5
 8016c56:	f7ff fd91 	bl	801677c <_free_r>
 8016c5a:	2000      	movs	r0, #0
 8016c5c:	6360      	str	r0, [r4, #52]	; 0x34
 8016c5e:	e7c1      	b.n	8016be4 <__sflush_r+0x1c>
 8016c60:	6a21      	ldr	r1, [r4, #32]
 8016c62:	2301      	movs	r3, #1
 8016c64:	4628      	mov	r0, r5
 8016c66:	47b0      	blx	r6
 8016c68:	1c41      	adds	r1, r0, #1
 8016c6a:	d1c7      	bne.n	8016bfc <__sflush_r+0x34>
 8016c6c:	682b      	ldr	r3, [r5, #0]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d0c4      	beq.n	8016bfc <__sflush_r+0x34>
 8016c72:	2b1d      	cmp	r3, #29
 8016c74:	d001      	beq.n	8016c7a <__sflush_r+0xb2>
 8016c76:	2b16      	cmp	r3, #22
 8016c78:	d101      	bne.n	8016c7e <__sflush_r+0xb6>
 8016c7a:	602f      	str	r7, [r5, #0]
 8016c7c:	e7b1      	b.n	8016be2 <__sflush_r+0x1a>
 8016c7e:	89a3      	ldrh	r3, [r4, #12]
 8016c80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016c84:	81a3      	strh	r3, [r4, #12]
 8016c86:	e7ad      	b.n	8016be4 <__sflush_r+0x1c>
 8016c88:	690f      	ldr	r7, [r1, #16]
 8016c8a:	2f00      	cmp	r7, #0
 8016c8c:	d0a9      	beq.n	8016be2 <__sflush_r+0x1a>
 8016c8e:	0793      	lsls	r3, r2, #30
 8016c90:	680e      	ldr	r6, [r1, #0]
 8016c92:	bf08      	it	eq
 8016c94:	694b      	ldreq	r3, [r1, #20]
 8016c96:	600f      	str	r7, [r1, #0]
 8016c98:	bf18      	it	ne
 8016c9a:	2300      	movne	r3, #0
 8016c9c:	eba6 0807 	sub.w	r8, r6, r7
 8016ca0:	608b      	str	r3, [r1, #8]
 8016ca2:	f1b8 0f00 	cmp.w	r8, #0
 8016ca6:	dd9c      	ble.n	8016be2 <__sflush_r+0x1a>
 8016ca8:	6a21      	ldr	r1, [r4, #32]
 8016caa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016cac:	4643      	mov	r3, r8
 8016cae:	463a      	mov	r2, r7
 8016cb0:	4628      	mov	r0, r5
 8016cb2:	47b0      	blx	r6
 8016cb4:	2800      	cmp	r0, #0
 8016cb6:	dc06      	bgt.n	8016cc6 <__sflush_r+0xfe>
 8016cb8:	89a3      	ldrh	r3, [r4, #12]
 8016cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016cbe:	81a3      	strh	r3, [r4, #12]
 8016cc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016cc4:	e78e      	b.n	8016be4 <__sflush_r+0x1c>
 8016cc6:	4407      	add	r7, r0
 8016cc8:	eba8 0800 	sub.w	r8, r8, r0
 8016ccc:	e7e9      	b.n	8016ca2 <__sflush_r+0xda>
 8016cce:	bf00      	nop
 8016cd0:	20400001 	.word	0x20400001

08016cd4 <_fflush_r>:
 8016cd4:	b538      	push	{r3, r4, r5, lr}
 8016cd6:	690b      	ldr	r3, [r1, #16]
 8016cd8:	4605      	mov	r5, r0
 8016cda:	460c      	mov	r4, r1
 8016cdc:	b913      	cbnz	r3, 8016ce4 <_fflush_r+0x10>
 8016cde:	2500      	movs	r5, #0
 8016ce0:	4628      	mov	r0, r5
 8016ce2:	bd38      	pop	{r3, r4, r5, pc}
 8016ce4:	b118      	cbz	r0, 8016cee <_fflush_r+0x1a>
 8016ce6:	6983      	ldr	r3, [r0, #24]
 8016ce8:	b90b      	cbnz	r3, 8016cee <_fflush_r+0x1a>
 8016cea:	f000 f887 	bl	8016dfc <__sinit>
 8016cee:	4b14      	ldr	r3, [pc, #80]	; (8016d40 <_fflush_r+0x6c>)
 8016cf0:	429c      	cmp	r4, r3
 8016cf2:	d11b      	bne.n	8016d2c <_fflush_r+0x58>
 8016cf4:	686c      	ldr	r4, [r5, #4]
 8016cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d0ef      	beq.n	8016cde <_fflush_r+0xa>
 8016cfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016d00:	07d0      	lsls	r0, r2, #31
 8016d02:	d404      	bmi.n	8016d0e <_fflush_r+0x3a>
 8016d04:	0599      	lsls	r1, r3, #22
 8016d06:	d402      	bmi.n	8016d0e <_fflush_r+0x3a>
 8016d08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016d0a:	f000 f915 	bl	8016f38 <__retarget_lock_acquire_recursive>
 8016d0e:	4628      	mov	r0, r5
 8016d10:	4621      	mov	r1, r4
 8016d12:	f7ff ff59 	bl	8016bc8 <__sflush_r>
 8016d16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016d18:	07da      	lsls	r2, r3, #31
 8016d1a:	4605      	mov	r5, r0
 8016d1c:	d4e0      	bmi.n	8016ce0 <_fflush_r+0xc>
 8016d1e:	89a3      	ldrh	r3, [r4, #12]
 8016d20:	059b      	lsls	r3, r3, #22
 8016d22:	d4dd      	bmi.n	8016ce0 <_fflush_r+0xc>
 8016d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016d26:	f000 f908 	bl	8016f3a <__retarget_lock_release_recursive>
 8016d2a:	e7d9      	b.n	8016ce0 <_fflush_r+0xc>
 8016d2c:	4b05      	ldr	r3, [pc, #20]	; (8016d44 <_fflush_r+0x70>)
 8016d2e:	429c      	cmp	r4, r3
 8016d30:	d101      	bne.n	8016d36 <_fflush_r+0x62>
 8016d32:	68ac      	ldr	r4, [r5, #8]
 8016d34:	e7df      	b.n	8016cf6 <_fflush_r+0x22>
 8016d36:	4b04      	ldr	r3, [pc, #16]	; (8016d48 <_fflush_r+0x74>)
 8016d38:	429c      	cmp	r4, r3
 8016d3a:	bf08      	it	eq
 8016d3c:	68ec      	ldreq	r4, [r5, #12]
 8016d3e:	e7da      	b.n	8016cf6 <_fflush_r+0x22>
 8016d40:	08017594 	.word	0x08017594
 8016d44:	080175b4 	.word	0x080175b4
 8016d48:	08017574 	.word	0x08017574

08016d4c <std>:
 8016d4c:	2300      	movs	r3, #0
 8016d4e:	b510      	push	{r4, lr}
 8016d50:	4604      	mov	r4, r0
 8016d52:	e9c0 3300 	strd	r3, r3, [r0]
 8016d56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016d5a:	6083      	str	r3, [r0, #8]
 8016d5c:	8181      	strh	r1, [r0, #12]
 8016d5e:	6643      	str	r3, [r0, #100]	; 0x64
 8016d60:	81c2      	strh	r2, [r0, #14]
 8016d62:	6183      	str	r3, [r0, #24]
 8016d64:	4619      	mov	r1, r3
 8016d66:	2208      	movs	r2, #8
 8016d68:	305c      	adds	r0, #92	; 0x5c
 8016d6a:	f7ff fcff 	bl	801676c <memset>
 8016d6e:	4b05      	ldr	r3, [pc, #20]	; (8016d84 <std+0x38>)
 8016d70:	6263      	str	r3, [r4, #36]	; 0x24
 8016d72:	4b05      	ldr	r3, [pc, #20]	; (8016d88 <std+0x3c>)
 8016d74:	62a3      	str	r3, [r4, #40]	; 0x28
 8016d76:	4b05      	ldr	r3, [pc, #20]	; (8016d8c <std+0x40>)
 8016d78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016d7a:	4b05      	ldr	r3, [pc, #20]	; (8016d90 <std+0x44>)
 8016d7c:	6224      	str	r4, [r4, #32]
 8016d7e:	6323      	str	r3, [r4, #48]	; 0x30
 8016d80:	bd10      	pop	{r4, pc}
 8016d82:	bf00      	nop
 8016d84:	08017021 	.word	0x08017021
 8016d88:	08017043 	.word	0x08017043
 8016d8c:	0801707b 	.word	0x0801707b
 8016d90:	0801709f 	.word	0x0801709f

08016d94 <_cleanup_r>:
 8016d94:	4901      	ldr	r1, [pc, #4]	; (8016d9c <_cleanup_r+0x8>)
 8016d96:	f000 b8af 	b.w	8016ef8 <_fwalk_reent>
 8016d9a:	bf00      	nop
 8016d9c:	08016cd5 	.word	0x08016cd5

08016da0 <__sfmoreglue>:
 8016da0:	b570      	push	{r4, r5, r6, lr}
 8016da2:	2268      	movs	r2, #104	; 0x68
 8016da4:	1e4d      	subs	r5, r1, #1
 8016da6:	4355      	muls	r5, r2
 8016da8:	460e      	mov	r6, r1
 8016daa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016dae:	f7ff fd51 	bl	8016854 <_malloc_r>
 8016db2:	4604      	mov	r4, r0
 8016db4:	b140      	cbz	r0, 8016dc8 <__sfmoreglue+0x28>
 8016db6:	2100      	movs	r1, #0
 8016db8:	e9c0 1600 	strd	r1, r6, [r0]
 8016dbc:	300c      	adds	r0, #12
 8016dbe:	60a0      	str	r0, [r4, #8]
 8016dc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016dc4:	f7ff fcd2 	bl	801676c <memset>
 8016dc8:	4620      	mov	r0, r4
 8016dca:	bd70      	pop	{r4, r5, r6, pc}

08016dcc <__sfp_lock_acquire>:
 8016dcc:	4801      	ldr	r0, [pc, #4]	; (8016dd4 <__sfp_lock_acquire+0x8>)
 8016dce:	f000 b8b3 	b.w	8016f38 <__retarget_lock_acquire_recursive>
 8016dd2:	bf00      	nop
 8016dd4:	24005a69 	.word	0x24005a69

08016dd8 <__sfp_lock_release>:
 8016dd8:	4801      	ldr	r0, [pc, #4]	; (8016de0 <__sfp_lock_release+0x8>)
 8016dda:	f000 b8ae 	b.w	8016f3a <__retarget_lock_release_recursive>
 8016dde:	bf00      	nop
 8016de0:	24005a69 	.word	0x24005a69

08016de4 <__sinit_lock_acquire>:
 8016de4:	4801      	ldr	r0, [pc, #4]	; (8016dec <__sinit_lock_acquire+0x8>)
 8016de6:	f000 b8a7 	b.w	8016f38 <__retarget_lock_acquire_recursive>
 8016dea:	bf00      	nop
 8016dec:	24005a6a 	.word	0x24005a6a

08016df0 <__sinit_lock_release>:
 8016df0:	4801      	ldr	r0, [pc, #4]	; (8016df8 <__sinit_lock_release+0x8>)
 8016df2:	f000 b8a2 	b.w	8016f3a <__retarget_lock_release_recursive>
 8016df6:	bf00      	nop
 8016df8:	24005a6a 	.word	0x24005a6a

08016dfc <__sinit>:
 8016dfc:	b510      	push	{r4, lr}
 8016dfe:	4604      	mov	r4, r0
 8016e00:	f7ff fff0 	bl	8016de4 <__sinit_lock_acquire>
 8016e04:	69a3      	ldr	r3, [r4, #24]
 8016e06:	b11b      	cbz	r3, 8016e10 <__sinit+0x14>
 8016e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016e0c:	f7ff bff0 	b.w	8016df0 <__sinit_lock_release>
 8016e10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8016e14:	6523      	str	r3, [r4, #80]	; 0x50
 8016e16:	4b13      	ldr	r3, [pc, #76]	; (8016e64 <__sinit+0x68>)
 8016e18:	4a13      	ldr	r2, [pc, #76]	; (8016e68 <__sinit+0x6c>)
 8016e1a:	681b      	ldr	r3, [r3, #0]
 8016e1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8016e1e:	42a3      	cmp	r3, r4
 8016e20:	bf04      	itt	eq
 8016e22:	2301      	moveq	r3, #1
 8016e24:	61a3      	streq	r3, [r4, #24]
 8016e26:	4620      	mov	r0, r4
 8016e28:	f000 f820 	bl	8016e6c <__sfp>
 8016e2c:	6060      	str	r0, [r4, #4]
 8016e2e:	4620      	mov	r0, r4
 8016e30:	f000 f81c 	bl	8016e6c <__sfp>
 8016e34:	60a0      	str	r0, [r4, #8]
 8016e36:	4620      	mov	r0, r4
 8016e38:	f000 f818 	bl	8016e6c <__sfp>
 8016e3c:	2200      	movs	r2, #0
 8016e3e:	60e0      	str	r0, [r4, #12]
 8016e40:	2104      	movs	r1, #4
 8016e42:	6860      	ldr	r0, [r4, #4]
 8016e44:	f7ff ff82 	bl	8016d4c <std>
 8016e48:	68a0      	ldr	r0, [r4, #8]
 8016e4a:	2201      	movs	r2, #1
 8016e4c:	2109      	movs	r1, #9
 8016e4e:	f7ff ff7d 	bl	8016d4c <std>
 8016e52:	68e0      	ldr	r0, [r4, #12]
 8016e54:	2202      	movs	r2, #2
 8016e56:	2112      	movs	r1, #18
 8016e58:	f7ff ff78 	bl	8016d4c <std>
 8016e5c:	2301      	movs	r3, #1
 8016e5e:	61a3      	str	r3, [r4, #24]
 8016e60:	e7d2      	b.n	8016e08 <__sinit+0xc>
 8016e62:	bf00      	nop
 8016e64:	08017570 	.word	0x08017570
 8016e68:	08016d95 	.word	0x08016d95

08016e6c <__sfp>:
 8016e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e6e:	4607      	mov	r7, r0
 8016e70:	f7ff ffac 	bl	8016dcc <__sfp_lock_acquire>
 8016e74:	4b1e      	ldr	r3, [pc, #120]	; (8016ef0 <__sfp+0x84>)
 8016e76:	681e      	ldr	r6, [r3, #0]
 8016e78:	69b3      	ldr	r3, [r6, #24]
 8016e7a:	b913      	cbnz	r3, 8016e82 <__sfp+0x16>
 8016e7c:	4630      	mov	r0, r6
 8016e7e:	f7ff ffbd 	bl	8016dfc <__sinit>
 8016e82:	3648      	adds	r6, #72	; 0x48
 8016e84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016e88:	3b01      	subs	r3, #1
 8016e8a:	d503      	bpl.n	8016e94 <__sfp+0x28>
 8016e8c:	6833      	ldr	r3, [r6, #0]
 8016e8e:	b30b      	cbz	r3, 8016ed4 <__sfp+0x68>
 8016e90:	6836      	ldr	r6, [r6, #0]
 8016e92:	e7f7      	b.n	8016e84 <__sfp+0x18>
 8016e94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016e98:	b9d5      	cbnz	r5, 8016ed0 <__sfp+0x64>
 8016e9a:	4b16      	ldr	r3, [pc, #88]	; (8016ef4 <__sfp+0x88>)
 8016e9c:	60e3      	str	r3, [r4, #12]
 8016e9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016ea2:	6665      	str	r5, [r4, #100]	; 0x64
 8016ea4:	f000 f847 	bl	8016f36 <__retarget_lock_init_recursive>
 8016ea8:	f7ff ff96 	bl	8016dd8 <__sfp_lock_release>
 8016eac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016eb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016eb4:	6025      	str	r5, [r4, #0]
 8016eb6:	61a5      	str	r5, [r4, #24]
 8016eb8:	2208      	movs	r2, #8
 8016eba:	4629      	mov	r1, r5
 8016ebc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016ec0:	f7ff fc54 	bl	801676c <memset>
 8016ec4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016ec8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016ecc:	4620      	mov	r0, r4
 8016ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016ed0:	3468      	adds	r4, #104	; 0x68
 8016ed2:	e7d9      	b.n	8016e88 <__sfp+0x1c>
 8016ed4:	2104      	movs	r1, #4
 8016ed6:	4638      	mov	r0, r7
 8016ed8:	f7ff ff62 	bl	8016da0 <__sfmoreglue>
 8016edc:	4604      	mov	r4, r0
 8016ede:	6030      	str	r0, [r6, #0]
 8016ee0:	2800      	cmp	r0, #0
 8016ee2:	d1d5      	bne.n	8016e90 <__sfp+0x24>
 8016ee4:	f7ff ff78 	bl	8016dd8 <__sfp_lock_release>
 8016ee8:	230c      	movs	r3, #12
 8016eea:	603b      	str	r3, [r7, #0]
 8016eec:	e7ee      	b.n	8016ecc <__sfp+0x60>
 8016eee:	bf00      	nop
 8016ef0:	08017570 	.word	0x08017570
 8016ef4:	ffff0001 	.word	0xffff0001

08016ef8 <_fwalk_reent>:
 8016ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016efc:	4606      	mov	r6, r0
 8016efe:	4688      	mov	r8, r1
 8016f00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016f04:	2700      	movs	r7, #0
 8016f06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016f0a:	f1b9 0901 	subs.w	r9, r9, #1
 8016f0e:	d505      	bpl.n	8016f1c <_fwalk_reent+0x24>
 8016f10:	6824      	ldr	r4, [r4, #0]
 8016f12:	2c00      	cmp	r4, #0
 8016f14:	d1f7      	bne.n	8016f06 <_fwalk_reent+0xe>
 8016f16:	4638      	mov	r0, r7
 8016f18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016f1c:	89ab      	ldrh	r3, [r5, #12]
 8016f1e:	2b01      	cmp	r3, #1
 8016f20:	d907      	bls.n	8016f32 <_fwalk_reent+0x3a>
 8016f22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016f26:	3301      	adds	r3, #1
 8016f28:	d003      	beq.n	8016f32 <_fwalk_reent+0x3a>
 8016f2a:	4629      	mov	r1, r5
 8016f2c:	4630      	mov	r0, r6
 8016f2e:	47c0      	blx	r8
 8016f30:	4307      	orrs	r7, r0
 8016f32:	3568      	adds	r5, #104	; 0x68
 8016f34:	e7e9      	b.n	8016f0a <_fwalk_reent+0x12>

08016f36 <__retarget_lock_init_recursive>:
 8016f36:	4770      	bx	lr

08016f38 <__retarget_lock_acquire_recursive>:
 8016f38:	4770      	bx	lr

08016f3a <__retarget_lock_release_recursive>:
 8016f3a:	4770      	bx	lr

08016f3c <__swhatbuf_r>:
 8016f3c:	b570      	push	{r4, r5, r6, lr}
 8016f3e:	460e      	mov	r6, r1
 8016f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016f44:	2900      	cmp	r1, #0
 8016f46:	b096      	sub	sp, #88	; 0x58
 8016f48:	4614      	mov	r4, r2
 8016f4a:	461d      	mov	r5, r3
 8016f4c:	da08      	bge.n	8016f60 <__swhatbuf_r+0x24>
 8016f4e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8016f52:	2200      	movs	r2, #0
 8016f54:	602a      	str	r2, [r5, #0]
 8016f56:	061a      	lsls	r2, r3, #24
 8016f58:	d410      	bmi.n	8016f7c <__swhatbuf_r+0x40>
 8016f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016f5e:	e00e      	b.n	8016f7e <__swhatbuf_r+0x42>
 8016f60:	466a      	mov	r2, sp
 8016f62:	f000 f8c3 	bl	80170ec <_fstat_r>
 8016f66:	2800      	cmp	r0, #0
 8016f68:	dbf1      	blt.n	8016f4e <__swhatbuf_r+0x12>
 8016f6a:	9a01      	ldr	r2, [sp, #4]
 8016f6c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016f70:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016f74:	425a      	negs	r2, r3
 8016f76:	415a      	adcs	r2, r3
 8016f78:	602a      	str	r2, [r5, #0]
 8016f7a:	e7ee      	b.n	8016f5a <__swhatbuf_r+0x1e>
 8016f7c:	2340      	movs	r3, #64	; 0x40
 8016f7e:	2000      	movs	r0, #0
 8016f80:	6023      	str	r3, [r4, #0]
 8016f82:	b016      	add	sp, #88	; 0x58
 8016f84:	bd70      	pop	{r4, r5, r6, pc}
	...

08016f88 <__smakebuf_r>:
 8016f88:	898b      	ldrh	r3, [r1, #12]
 8016f8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016f8c:	079d      	lsls	r5, r3, #30
 8016f8e:	4606      	mov	r6, r0
 8016f90:	460c      	mov	r4, r1
 8016f92:	d507      	bpl.n	8016fa4 <__smakebuf_r+0x1c>
 8016f94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016f98:	6023      	str	r3, [r4, #0]
 8016f9a:	6123      	str	r3, [r4, #16]
 8016f9c:	2301      	movs	r3, #1
 8016f9e:	6163      	str	r3, [r4, #20]
 8016fa0:	b002      	add	sp, #8
 8016fa2:	bd70      	pop	{r4, r5, r6, pc}
 8016fa4:	ab01      	add	r3, sp, #4
 8016fa6:	466a      	mov	r2, sp
 8016fa8:	f7ff ffc8 	bl	8016f3c <__swhatbuf_r>
 8016fac:	9900      	ldr	r1, [sp, #0]
 8016fae:	4605      	mov	r5, r0
 8016fb0:	4630      	mov	r0, r6
 8016fb2:	f7ff fc4f 	bl	8016854 <_malloc_r>
 8016fb6:	b948      	cbnz	r0, 8016fcc <__smakebuf_r+0x44>
 8016fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016fbc:	059a      	lsls	r2, r3, #22
 8016fbe:	d4ef      	bmi.n	8016fa0 <__smakebuf_r+0x18>
 8016fc0:	f023 0303 	bic.w	r3, r3, #3
 8016fc4:	f043 0302 	orr.w	r3, r3, #2
 8016fc8:	81a3      	strh	r3, [r4, #12]
 8016fca:	e7e3      	b.n	8016f94 <__smakebuf_r+0xc>
 8016fcc:	4b0d      	ldr	r3, [pc, #52]	; (8017004 <__smakebuf_r+0x7c>)
 8016fce:	62b3      	str	r3, [r6, #40]	; 0x28
 8016fd0:	89a3      	ldrh	r3, [r4, #12]
 8016fd2:	6020      	str	r0, [r4, #0]
 8016fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016fd8:	81a3      	strh	r3, [r4, #12]
 8016fda:	9b00      	ldr	r3, [sp, #0]
 8016fdc:	6163      	str	r3, [r4, #20]
 8016fde:	9b01      	ldr	r3, [sp, #4]
 8016fe0:	6120      	str	r0, [r4, #16]
 8016fe2:	b15b      	cbz	r3, 8016ffc <__smakebuf_r+0x74>
 8016fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016fe8:	4630      	mov	r0, r6
 8016fea:	f000 f891 	bl	8017110 <_isatty_r>
 8016fee:	b128      	cbz	r0, 8016ffc <__smakebuf_r+0x74>
 8016ff0:	89a3      	ldrh	r3, [r4, #12]
 8016ff2:	f023 0303 	bic.w	r3, r3, #3
 8016ff6:	f043 0301 	orr.w	r3, r3, #1
 8016ffa:	81a3      	strh	r3, [r4, #12]
 8016ffc:	89a0      	ldrh	r0, [r4, #12]
 8016ffe:	4305      	orrs	r5, r0
 8017000:	81a5      	strh	r5, [r4, #12]
 8017002:	e7cd      	b.n	8016fa0 <__smakebuf_r+0x18>
 8017004:	08016d95 	.word	0x08016d95

08017008 <__malloc_lock>:
 8017008:	4801      	ldr	r0, [pc, #4]	; (8017010 <__malloc_lock+0x8>)
 801700a:	f7ff bf95 	b.w	8016f38 <__retarget_lock_acquire_recursive>
 801700e:	bf00      	nop
 8017010:	24005a68 	.word	0x24005a68

08017014 <__malloc_unlock>:
 8017014:	4801      	ldr	r0, [pc, #4]	; (801701c <__malloc_unlock+0x8>)
 8017016:	f7ff bf90 	b.w	8016f3a <__retarget_lock_release_recursive>
 801701a:	bf00      	nop
 801701c:	24005a68 	.word	0x24005a68

08017020 <__sread>:
 8017020:	b510      	push	{r4, lr}
 8017022:	460c      	mov	r4, r1
 8017024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017028:	f000 f894 	bl	8017154 <_read_r>
 801702c:	2800      	cmp	r0, #0
 801702e:	bfab      	itete	ge
 8017030:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017032:	89a3      	ldrhlt	r3, [r4, #12]
 8017034:	181b      	addge	r3, r3, r0
 8017036:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801703a:	bfac      	ite	ge
 801703c:	6563      	strge	r3, [r4, #84]	; 0x54
 801703e:	81a3      	strhlt	r3, [r4, #12]
 8017040:	bd10      	pop	{r4, pc}

08017042 <__swrite>:
 8017042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017046:	461f      	mov	r7, r3
 8017048:	898b      	ldrh	r3, [r1, #12]
 801704a:	05db      	lsls	r3, r3, #23
 801704c:	4605      	mov	r5, r0
 801704e:	460c      	mov	r4, r1
 8017050:	4616      	mov	r6, r2
 8017052:	d505      	bpl.n	8017060 <__swrite+0x1e>
 8017054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017058:	2302      	movs	r3, #2
 801705a:	2200      	movs	r2, #0
 801705c:	f000 f868 	bl	8017130 <_lseek_r>
 8017060:	89a3      	ldrh	r3, [r4, #12]
 8017062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017066:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801706a:	81a3      	strh	r3, [r4, #12]
 801706c:	4632      	mov	r2, r6
 801706e:	463b      	mov	r3, r7
 8017070:	4628      	mov	r0, r5
 8017072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017076:	f000 b817 	b.w	80170a8 <_write_r>

0801707a <__sseek>:
 801707a:	b510      	push	{r4, lr}
 801707c:	460c      	mov	r4, r1
 801707e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017082:	f000 f855 	bl	8017130 <_lseek_r>
 8017086:	1c43      	adds	r3, r0, #1
 8017088:	89a3      	ldrh	r3, [r4, #12]
 801708a:	bf15      	itete	ne
 801708c:	6560      	strne	r0, [r4, #84]	; 0x54
 801708e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017092:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017096:	81a3      	strheq	r3, [r4, #12]
 8017098:	bf18      	it	ne
 801709a:	81a3      	strhne	r3, [r4, #12]
 801709c:	bd10      	pop	{r4, pc}

0801709e <__sclose>:
 801709e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80170a2:	f000 b813 	b.w	80170cc <_close_r>
	...

080170a8 <_write_r>:
 80170a8:	b538      	push	{r3, r4, r5, lr}
 80170aa:	4d07      	ldr	r5, [pc, #28]	; (80170c8 <_write_r+0x20>)
 80170ac:	4604      	mov	r4, r0
 80170ae:	4608      	mov	r0, r1
 80170b0:	4611      	mov	r1, r2
 80170b2:	2200      	movs	r2, #0
 80170b4:	602a      	str	r2, [r5, #0]
 80170b6:	461a      	mov	r2, r3
 80170b8:	f7ec fc3d 	bl	8003936 <_write>
 80170bc:	1c43      	adds	r3, r0, #1
 80170be:	d102      	bne.n	80170c6 <_write_r+0x1e>
 80170c0:	682b      	ldr	r3, [r5, #0]
 80170c2:	b103      	cbz	r3, 80170c6 <_write_r+0x1e>
 80170c4:	6023      	str	r3, [r4, #0]
 80170c6:	bd38      	pop	{r3, r4, r5, pc}
 80170c8:	24005a6c 	.word	0x24005a6c

080170cc <_close_r>:
 80170cc:	b538      	push	{r3, r4, r5, lr}
 80170ce:	4d06      	ldr	r5, [pc, #24]	; (80170e8 <_close_r+0x1c>)
 80170d0:	2300      	movs	r3, #0
 80170d2:	4604      	mov	r4, r0
 80170d4:	4608      	mov	r0, r1
 80170d6:	602b      	str	r3, [r5, #0]
 80170d8:	f7ec fc49 	bl	800396e <_close>
 80170dc:	1c43      	adds	r3, r0, #1
 80170de:	d102      	bne.n	80170e6 <_close_r+0x1a>
 80170e0:	682b      	ldr	r3, [r5, #0]
 80170e2:	b103      	cbz	r3, 80170e6 <_close_r+0x1a>
 80170e4:	6023      	str	r3, [r4, #0]
 80170e6:	bd38      	pop	{r3, r4, r5, pc}
 80170e8:	24005a6c 	.word	0x24005a6c

080170ec <_fstat_r>:
 80170ec:	b538      	push	{r3, r4, r5, lr}
 80170ee:	4d07      	ldr	r5, [pc, #28]	; (801710c <_fstat_r+0x20>)
 80170f0:	2300      	movs	r3, #0
 80170f2:	4604      	mov	r4, r0
 80170f4:	4608      	mov	r0, r1
 80170f6:	4611      	mov	r1, r2
 80170f8:	602b      	str	r3, [r5, #0]
 80170fa:	f7ec fc44 	bl	8003986 <_fstat>
 80170fe:	1c43      	adds	r3, r0, #1
 8017100:	d102      	bne.n	8017108 <_fstat_r+0x1c>
 8017102:	682b      	ldr	r3, [r5, #0]
 8017104:	b103      	cbz	r3, 8017108 <_fstat_r+0x1c>
 8017106:	6023      	str	r3, [r4, #0]
 8017108:	bd38      	pop	{r3, r4, r5, pc}
 801710a:	bf00      	nop
 801710c:	24005a6c 	.word	0x24005a6c

08017110 <_isatty_r>:
 8017110:	b538      	push	{r3, r4, r5, lr}
 8017112:	4d06      	ldr	r5, [pc, #24]	; (801712c <_isatty_r+0x1c>)
 8017114:	2300      	movs	r3, #0
 8017116:	4604      	mov	r4, r0
 8017118:	4608      	mov	r0, r1
 801711a:	602b      	str	r3, [r5, #0]
 801711c:	f7ec fc43 	bl	80039a6 <_isatty>
 8017120:	1c43      	adds	r3, r0, #1
 8017122:	d102      	bne.n	801712a <_isatty_r+0x1a>
 8017124:	682b      	ldr	r3, [r5, #0]
 8017126:	b103      	cbz	r3, 801712a <_isatty_r+0x1a>
 8017128:	6023      	str	r3, [r4, #0]
 801712a:	bd38      	pop	{r3, r4, r5, pc}
 801712c:	24005a6c 	.word	0x24005a6c

08017130 <_lseek_r>:
 8017130:	b538      	push	{r3, r4, r5, lr}
 8017132:	4d07      	ldr	r5, [pc, #28]	; (8017150 <_lseek_r+0x20>)
 8017134:	4604      	mov	r4, r0
 8017136:	4608      	mov	r0, r1
 8017138:	4611      	mov	r1, r2
 801713a:	2200      	movs	r2, #0
 801713c:	602a      	str	r2, [r5, #0]
 801713e:	461a      	mov	r2, r3
 8017140:	f7ec fc3c 	bl	80039bc <_lseek>
 8017144:	1c43      	adds	r3, r0, #1
 8017146:	d102      	bne.n	801714e <_lseek_r+0x1e>
 8017148:	682b      	ldr	r3, [r5, #0]
 801714a:	b103      	cbz	r3, 801714e <_lseek_r+0x1e>
 801714c:	6023      	str	r3, [r4, #0]
 801714e:	bd38      	pop	{r3, r4, r5, pc}
 8017150:	24005a6c 	.word	0x24005a6c

08017154 <_read_r>:
 8017154:	b538      	push	{r3, r4, r5, lr}
 8017156:	4d07      	ldr	r5, [pc, #28]	; (8017174 <_read_r+0x20>)
 8017158:	4604      	mov	r4, r0
 801715a:	4608      	mov	r0, r1
 801715c:	4611      	mov	r1, r2
 801715e:	2200      	movs	r2, #0
 8017160:	602a      	str	r2, [r5, #0]
 8017162:	461a      	mov	r2, r3
 8017164:	f7ec fbca 	bl	80038fc <_read>
 8017168:	1c43      	adds	r3, r0, #1
 801716a:	d102      	bne.n	8017172 <_read_r+0x1e>
 801716c:	682b      	ldr	r3, [r5, #0]
 801716e:	b103      	cbz	r3, 8017172 <_read_r+0x1e>
 8017170:	6023      	str	r3, [r4, #0]
 8017172:	bd38      	pop	{r3, r4, r5, pc}
 8017174:	24005a6c 	.word	0x24005a6c

08017178 <_init>:
 8017178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801717a:	bf00      	nop
 801717c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801717e:	bc08      	pop	{r3}
 8017180:	469e      	mov	lr, r3
 8017182:	4770      	bx	lr

08017184 <_fini>:
 8017184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017186:	bf00      	nop
 8017188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801718a:	bc08      	pop	{r3}
 801718c:	469e      	mov	lr, r3
 801718e:	4770      	bx	lr
