#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec 15 12:29:36 2023
# Process ID: 37724
# Current directory: D:/Project/FPGA/Whac_A_Mole_Verilog/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19816 D:\Project\FPGA\Whac_A_Mole_Verilog\project\project.xpr
# Log file: D:/Project/FPGA/Whac_A_Mole_Verilog/project/vivado.log
# Journal file: D:/Project/FPGA/Whac_A_Mole_Verilog/project\vivado.jou
# Running On: Smile, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
launch_simulation
source game_of_whack_a_mole_tb.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_project
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
close_design
close_design
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_to_bcd.v
close [ open D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_bcd.v w ]
add_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/binary_bcd.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v] -no_script -reset -force -quiet
remove_files  D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.srcs/sources_1/new/linedecoder.v
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
open_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 15
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {D:/Project/FPGA/Whac_A_Mole_Verilog/project/project.runs/impl_1/game_of_whack_a_mole.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
close_sim
