94
~E 1 "../src/ALU.vhd" 31 ALU
~A 1 "../src/ALU.vhd" 40 ALU
~E 1 "../src/TestBench/alu_TB.vhd" 7 alu_tb
~A 1 "../src/TestBench/alu_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/ControlUnit.vhd" 29 ControlUnit
~A 1 "../src/ControlUnit.vhd" 43 ControlUnit
~E 1 "../src/TestBench/controlunit_TB.vhd" 7 controlunit_tb
~A 1 "../src/TestBench/controlunit_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/IR_PC.vhd" 31 IR_PC
~A 1 "../src/IR_PC.vhd" 42 IR_PC
~E 1 "../src/TestBench/ir_pc_TB.vhd" 7 ir_pc_tb
~A 1 "../src/TestBench/ir_pc_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/main.vhd" 29 main
~A 1 "../src/main.vhd" 50 main
~E 1 "../src/TestBench/main_TB.vhd" 6 main_tb
~A 1 "../src/TestBench/main_TB.vhd" 9 TB_ARCHITECTURE
~E 1 "../src/mainRegisters.vhd" 31 mainregisters
~A 1 "../src/mainRegisters.vhd" 42 mainregisters
~E 1 "../src/TestBench/mainregisters_TB.vhd" 7 mainregisters_tb
~A 1 "../src/TestBench/mainregisters_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/MUX.vhd" 30 MUX
~A 1 "../src/MUX.vhd" 43 MUX
~E 1 "../src/TestBench/mux_TB.vhd" 7 mux_tb
~A 1 "../src/TestBench/mux_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/ROM.vhd" 29 ROM
~A 1 "../src/ROM.vhd" 36 ROM
~E 1 "../src/TestBench/rom_TB.vhd" 8 rom_tb
~A 1 "../src/TestBench/rom_TB.vhd" 11 TB_ARCHITECTURE
~C 1 "../src/TestBench/alu_TB.vhd" 55 testbench_for_alu
~C 1 "../src/TestBench/controlunit_TB.vhd" 178 testbench_for_controlunit
~C 1 "../src/TestBench/ir_pc_TB.vhd" 119 testbench_for_ir_pc
~C 1 "../src/TestBench/main_TB.vhd" 98 testbench_for_main
~C 1 "../src/TestBench/mainregisters_TB.vhd" 142 testbench_for_mainregisters
~C 1 "../src/TestBench/mux_TB.vhd" 105 testbench_for_mux
~C 1 "../src/TestBench/rom_TB.vhd" 51 testbench_for_rom
