# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os)

.model disp_dec
.inputs A B
.outputs a b c d e f g led
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=led_LUT2_O.XAB I_EN=$true I_PAD_$inp=A O_EN=$false
.cname $iopadmap$disp_dec.A
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=led_LUT2_O.XSL I_EN=$true I_PAD_$inp=B O_EN=$false
.cname $iopadmap$disp_dec.B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$a O_EN=$true O_PAD_$out=a
.cname $iopadmap$disp_dec.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$true O_EN=$true O_PAD_$out=b
.cname $iopadmap$disp_dec.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$c O_EN=$true O_PAD_$out=c
.cname $iopadmap$disp_dec.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$a O_EN=$true O_PAD_$out=d
.cname $iopadmap$disp_dec.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$e O_EN=$true O_PAD_$out=e
.cname $iopadmap$disp_dec.e
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$f O_EN=$true O_PAD_$out=f
.cname $iopadmap$disp_dec.f
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=led_LUT2_O.XAB O_EN=$true O_PAD_$out=g
.cname $iopadmap$disp_dec.g
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=Y O_EN=$true O_PAD_$out=led
.cname $iopadmap$disp_dec.led
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=led_LUT2_O.XAB XB1=$true XB2=$true XSL=led_LUT2_O.XSL XZ=$iopadmap$a
.cname a_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=led_LUT2_O.XSL XB1=$true XB2=$true XSL=led_LUT2_O.XAB XZ=$iopadmap$c
.cname c_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=led_LUT2_O.XSL FZ=$iopadmap$e
.cname e_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=led_LUT2_O.XAB XB1=$false XB2=$false XSL=led_LUT2_O.XSL XZ=$iopadmap$f
.cname f_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=led_LUT2_O.XAB XB1=$false XB2=$true XSL=led_LUT2_O.XSL XZ=Y
.cname led_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names $false a_LUT2_O.I0
1 1
.names $false a_LUT2_O.I1
1 1
.names $false a_LUT2_O.O
1 1
.names $true a_LUT2_O.XA1
1 1
.names $false a_LUT2_O.XA2
1 1
.names led_LUT2_O.XAB a_LUT2_O.XAB
1 1
.names $true a_LUT2_O.XB1
1 1
.names $true a_LUT2_O.XB2
1 1
.names led_LUT2_O.XSL a_LUT2_O.XSL
1 1
.names led_LUT2_O.XSL ab(0)
1 1
.names led_LUT2_O.XAB ab(1)
1 1
.names $false c_LUT2_O.I0
1 1
.names $false c_LUT2_O.I1
1 1
.names $false c_LUT2_O.O
1 1
.names $true c_LUT2_O.XA1
1 1
.names $false c_LUT2_O.XA2
1 1
.names led_LUT2_O.XSL c_LUT2_O.XAB
1 1
.names $true c_LUT2_O.XB1
1 1
.names $true c_LUT2_O.XB2
1 1
.names led_LUT2_O.XAB c_LUT2_O.XSL
1 1
.names $false e_LUT1_O.I0
1 1
.names $false e_LUT1_O.O
1 1
.names $false f_LUT2_O.I0
1 1
.names $false f_LUT2_O.I1
1 1
.names $false f_LUT2_O.O
1 1
.names $true f_LUT2_O.XA1
1 1
.names $false f_LUT2_O.XA2
1 1
.names led_LUT2_O.XAB f_LUT2_O.XAB
1 1
.names $false f_LUT2_O.XB1
1 1
.names $false f_LUT2_O.XB2
1 1
.names led_LUT2_O.XSL f_LUT2_O.XSL
1 1
.names $false led_LUT2_O.I0
1 1
.names $false led_LUT2_O.I1
1 1
.names $false led_LUT2_O.O
1 1
.names $true led_LUT2_O.XA1
1 1
.names $false led_LUT2_O.XA2
1 1
.names $false led_LUT2_O.XB1
1 1
.names $true led_LUT2_O.XB2
1 1
.end
