Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 08 10:57:08 2017
| Host         : IFI-DEARNE running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 18

2. REPORT DETAILS
-----------------
PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[10] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[5]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[11] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[6]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[12] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[7]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[13] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[8]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[14] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[9]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[5] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[0]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[6] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[1]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[7] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[2]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[8] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[3]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[9] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[4]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ENARDEN (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/ena) which is driven by a register (axi4pifb_0/pif_memcs_str_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/RSTRAMARSTRAM (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/rsta) which is driven by a register (axi4pifb_0/pif_rst_s2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/RSTRAMB (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/rsta) which is driven by a register (axi4pifb_0/pif_rst_s2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[0] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[0]) which is driven by a register (axi4pifb_0/pif_be_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[1] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[1]) which is driven by a register (axi4pifb_0/pif_be_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[2] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[2]) which is driven by a register (axi4pifb_0/pif_be_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[3] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[3]) which is driven by a register (axi4pifb_0/pif_be_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


