--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml NERP_demo_top.twx NERP_demo_top.ncd -o NERP_demo_top.twr
NERP_demo_top.pcf

Design file:              NERP_demo_top.ncd
Physical constraint file: NERP_demo_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 585 paths analyzed, 99 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.201ns.
--------------------------------------------------------------------------------

Paths for end point U3/vc_1 (SLICE_X13Y15.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1 (FF)
  Destination:          U3/vc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.255 - 0.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1 to U3/vc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.BQ      Tcko                  0.447   U3/hc<3>
                                                       U3/hc_1
    SLICE_X9Y12.C1       net (fanout=2)        0.778   U3/hc<1>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y15.B4      net (fanout=9)        0.516   U3/Mcount_vc_val
    SLICE_X13Y15.CLK     Tas                   0.322   U3/vc<3>
                                                       U3/vc_1_rstpot
                                                       U3/vc_1
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.546ns logic, 2.604ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_0 (FF)
  Destination:          U3/vc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.255 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_0 to U3/vc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AQ      Tcko                  0.391   U3/hc<0>
                                                       U3/hc_0
    SLICE_X9Y12.C2       net (fanout=3)        0.786   U3/hc<0>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y15.B4      net (fanout=9)        0.516   U3/Mcount_vc_val
    SLICE_X13Y15.CLK     Tas                   0.322   U3/vc<3>
                                                       U3/vc_1_rstpot
                                                       U3/vc_1
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (1.490ns logic, 2.612ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_4 (FF)
  Destination:          U3/vc_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.255 - 0.273)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_4 to U3/vc_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.447   U3/hc<7>
                                                       U3/hc_4
    SLICE_X9Y12.C4       net (fanout=5)        0.526   U3/hc<4>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y15.B4      net (fanout=9)        0.516   U3/Mcount_vc_val
    SLICE_X13Y15.CLK     Tas                   0.322   U3/vc<3>
                                                       U3/vc_1_rstpot
                                                       U3/vc_1
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (1.546ns logic, 2.352ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_6 (SLICE_X13Y17.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.124ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.345 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.BQ      Tcko                  0.447   U3/hc<3>
                                                       U3/hc_1
    SLICE_X9Y12.C1       net (fanout=2)        0.778   U3/hc<1>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y17.C4      net (fanout=9)        0.490   U3/Mcount_vc_val
    SLICE_X13Y17.CLK     Tas                   0.322   U3/vc<7>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.124ns (1.546ns logic, 2.578ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_0 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.345 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_0 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AQ      Tcko                  0.391   U3/hc<0>
                                                       U3/hc_0
    SLICE_X9Y12.C2       net (fanout=3)        0.786   U3/hc<0>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y17.C4      net (fanout=9)        0.490   U3/Mcount_vc_val
    SLICE_X13Y17.CLK     Tas                   0.322   U3/vc<7>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.490ns logic, 2.586ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_4 (FF)
  Destination:          U3/vc_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.872ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.345 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_4 to U3/vc_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.447   U3/hc<7>
                                                       U3/hc_4
    SLICE_X9Y12.C4       net (fanout=5)        0.526   U3/hc<4>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y17.C4      net (fanout=9)        0.490   U3/Mcount_vc_val
    SLICE_X13Y17.CLK     Tas                   0.322   U3/vc<7>
                                                       U3/vc_6_rstpot
                                                       U3/vc_6
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (1.546ns logic, 2.326ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_7 (SLICE_X13Y17.D4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_1 (FF)
  Destination:          U3/vc_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.345 - 0.366)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_1 to U3/vc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y12.BQ      Tcko                  0.447   U3/hc<3>
                                                       U3/hc_1
    SLICE_X9Y12.C1       net (fanout=2)        0.778   U3/hc<1>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y17.D4      net (fanout=9)        0.430   U3/Mcount_vc_val
    SLICE_X13Y17.CLK     Tas                   0.322   U3/vc<7>
                                                       U3/vc_7_rstpot
                                                       U3/vc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.546ns logic, 2.518ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_0 (FF)
  Destination:          U3/vc_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.345 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_0 to U3/vc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AQ      Tcko                  0.391   U3/hc<0>
                                                       U3/hc_0
    SLICE_X9Y12.C2       net (fanout=3)        0.786   U3/hc<0>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y17.D4      net (fanout=9)        0.430   U3/Mcount_vc_val
    SLICE_X13Y17.CLK     Tas                   0.322   U3/vc<7>
                                                       U3/vc_7_rstpot
                                                       U3/vc_7
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.490ns logic, 2.526ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/hc_4 (FF)
  Destination:          U3/vc_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.345 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/hc_4 to U3/vc_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.447   U3/hc<7>
                                                       U3/hc_4
    SLICE_X9Y12.C4       net (fanout=5)        0.526   U3/hc<4>
    SLICE_X9Y12.C        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2_SW0
    SLICE_X9Y12.A2       net (fanout=2)        0.443   N5
    SLICE_X9Y12.A        Tilo                  0.259   N5
                                                       U3/Mcount_vc_val2
    SLICE_X13Y16.B1      net (fanout=11)       0.867   U3/Mcount_vc_val2
    SLICE_X13Y16.B       Tilo                  0.259   U3/vc<9>
                                                       U3/Mcount_vc_val
    SLICE_X13Y17.D4      net (fanout=9)        0.430   U3/Mcount_vc_val
    SLICE_X13Y17.CLK     Tas                   0.322   U3/vc<7>
                                                       U3/vc_7_rstpot
                                                       U3/vc_7
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.546ns logic, 2.266ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U3/hc_0 (SLICE_X11Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/hc_0 (FF)
  Destination:          U3/hc_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/hc_0 to U3/hc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AQ      Tcko                  0.198   U3/hc<0>
                                                       U3/hc_0
    SLICE_X11Y13.A6      net (fanout=3)        0.022   U3/hc<0>
    SLICE_X11Y13.CLK     Tah         (-Th)    -0.215   U3/hc<0>
                                                       U3/hc_0_rstpot
                                                       U3/hc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point U3/vc_3 (SLICE_X13Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/vc_3 (FF)
  Destination:          U3/vc_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/vc_3 to U3/vc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y15.DQ      Tcko                  0.198   U3/vc<3>
                                                       U3/vc_3
    SLICE_X13Y15.D6      net (fanout=6)        0.033   U3/vc<3>
    SLICE_X13Y15.CLK     Tah         (-Th)    -0.215   U3/vc<3>
                                                       U3/vc_3_rstpot
                                                       U3/vc_3
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point U1/q_0 (SLICE_X11Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/q_0 (FF)
  Destination:          U1/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/q_0 to U1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y12.AQ      Tcko                  0.198   U1/q<1>
                                                       U1/q_0
    SLICE_X11Y12.A6      net (fanout=4)        0.034   U1/q<0>
    SLICE_X11Y12.CLK     Tah         (-Th)    -0.215   U1/q<1>
                                                       U1/Mcount_q_xor<0>11_INV_0
                                                       U1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: rst_ff/SR
  Logical resource: rst/SR
  Location pin: SLICE_X14Y44.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: rst_ff/SR
  Logical resource: rst_ff/SR
  Location pin: SLICE_X14Y44.SR
  Clock network: clr_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.201|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 585 paths, 0 nets, and 130 connections

Design statistics:
   Minimum period:   4.201ns{1}   (Maximum frequency: 238.039MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 28 14:02:26 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



