============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:50:29 am
  Module:                 UART_TX
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock CLK)             launch                                     0 R 
U0_parity_calc
  DATA_V_reg[5]/CK                                 100    +0       0 R 
  DATA_V_reg[5]/Q       SDFFRHQX1HVT       2  0.9   14  +106     106 R 
  g384__5115/B                                            +0     106   
  g384__5115/Y          XNOR2X1HVT         1  0.4   10   +43     148 F 
  g379__1881/B                                            +0     148   
  g379__1881/Y          XNOR2X1HVT         1  0.5   10   +48     196 R 
  g374__6131/B                                            +0     196   
  g374__6131/Y          XNOR2X1HVT         1  0.4   10   +42     238 F 
  g373__7098/B                                            +0     238   
  g373__7098/Y          XNOR2X1HVT         1  0.5   10   +48     286 R 
  g372__8246/B                                            +0     286   
  g372__8246/Y          XNOR2X1HVT         1  0.4   10   +42     327 F 
  g371__5122/B                                            +0     327   
  g371__5122/Y          XNOR2X1HVT         1  0.5   10   +48     375 R 
  g370__1705/B                                            +0     375   
  g370__1705/Y          XNOR2X1HVT         1  0.4   10   +42     417 F 
  g369__2802/B                                            +0     417   
  g369__2802/Y          XNOR2X1HVT         1  0.4    9   +47     464 R 
  parity_reg/SI    <<<  SDFFRHQX1HVT                      +0     464   
  parity_reg/CK         setup                      100   +39     503 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)             capture                                10000 R 
                        uncertainty                      -10    9990 R 
-----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    9487ps 
Start-point  : U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_parity_calc/parity_reg/SI

