From 4b68f473a8e6ce9d0c918e4809fcfea9cd7c5eba Mon Sep 17 00:00:00 2001
From: "bo.yang" <bo.yang@amlogic.com>
Date: Wed, 10 Dec 2014 15:42:20 +0800
Subject: [PATCH 5187/5965] g9tv: vpu: update gp1 pll setting to improve
 perfomance

by evoke.zhang@amlogic.com
---
 arch/arm/mach-mesong9tv/vpu.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-mesong9tv/vpu.c b/arch/arm/mach-mesong9tv/vpu.c
index 549b81f7b252..2994df75fe87 100644
--- a/arch/arm/mach-mesong9tv/vpu.c
+++ b/arch/arm/mach-mesong9tv/vpu.c
@@ -261,8 +261,8 @@ static int switch_gp1_pll(int flag)
 		/* GP1 DPLL 696MHz output*/
 		aml_write_reg32(P_HHI_GP1_PLL_CNTL, 0x6a01023a);
 		aml_write_reg32(P_HHI_GP1_PLL_CNTL2, 0x69c80000 );
-		aml_write_reg32(P_HHI_GP1_PLL_CNTL3, 0x0a674a21 );
-		aml_write_reg32(P_HHI_GP1_PLL_CNTL4, 0x0000000d );
+		aml_write_reg32(P_HHI_GP1_PLL_CNTL3, 0x0a5590c4 ); //0x0a674a21
+		aml_write_reg32(P_HHI_GP1_PLL_CNTL4, 0x0000500d ); //0x0000000d
 		aml_write_reg32(P_HHI_GP1_PLL_CNTL, 0x4a01023a);
 		do{
 			udelay(10);
-- 
2.19.0

