#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 18 03:13:37 2024
# Process ID: 2215889
# Current directory: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper.vdi
# Journal file: /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/vivado.jou
# Running On: brutus, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33486 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pferreira/HwSw/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mpv/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top system_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_w2'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0.dcp' for cell 'system_i/axi_dma_w4'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_0_1/system_conv_0_1.dcp' for cell 'system_i/conv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_conv_w2_0_0/system_conv_w2_0_0.dcp' for cell 'system_i/conv_w2'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0.dcp' for cell 'system_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/system_smartconnect_0_0.dcp' for cell 'system_i/smartconnect_w2'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/system_smartconnect_0_1.dcp' for cell 'system_i/smartconnect_w4'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.dcp' for cell 'system_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0.dcp' for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2469.672 ; gain = 0.000 ; free physical = 14964 ; free virtual = 17867
INFO: [Netlist 29-17] Analyzing 4158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_0/system_zynq_ultra_ps_e_0_0.xdc] for cell 'system_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_w2/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_w2/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0.xdc] for cell 'system_i/axi_dma_w4/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0.xdc:61]
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0.xdc] for cell 'system_i/axi_dma_w4/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/ip/ip_1/bd_919a_psr_aclk_0.xdc] for cell 'system_i/smartconnect_w2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_1/bd_515b_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_1/bd_515b_psr_aclk_0_board.xdc] for cell 'system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_1/bd_515b_psr_aclk_0.xdc] for cell 'system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_smartconnect_0_1/bd_0/ip/ip_1/bd_515b_psr_aclk_0.xdc] for cell 'system_i/smartconnect_w4/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0_board.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0_board.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_rst_ps8_0_100M_0/system_rst_ps8_0_100M_0.xdc] for cell 'system_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[0]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[1]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[2]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[3]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[4]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[5]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[6]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[7]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[8]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[9]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[10]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[11]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[12]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[13]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[14]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[15]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[16]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[17]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[18]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[19]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[20]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[21]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[22]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[23]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[24]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[25]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[26]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[27]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[28]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[29]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[30]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[31]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[32]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[33]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[34]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[35]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[36]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[37]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[38]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[39]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[40]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[41]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[42]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[43]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[44]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[45]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[46]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[47]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[48]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[49]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[50]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[51]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[52]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[53]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[54]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[55]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[56]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[57]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[58]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[59]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[60]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[61]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[62]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[63]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[64]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[65]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[66]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[67]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[68]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[69]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[70]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[71]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[72]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[73]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[74]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[75]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[76]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[77]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[78]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[79]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[80]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[81]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[82]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[83]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[84]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[85]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[86]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[87]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[88]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[89]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[90]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[91]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[92]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[93]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[94]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[95]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[96]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[97]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[98]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'system_i/conv_w4/strm_in_TDATA[99]'. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc:2]
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.srcs/constrs_1/new/restricoes.xdc]
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_w2/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_w2/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0_clocks.xdc] for cell 'system_i/axi_dma_w4/U0'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_axi_dma_w2_0/system_axi_dma_w2_0_clocks.xdc] for cell 'system_i/axi_dma_w4/U0'
Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.gen/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_clocks.xdc] for cell 'system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 93 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3100.441 ; gain = 0.000 ; free physical = 14543 ; free virtual = 17484
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1037 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 620 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 155 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 128 instances

23 Infos, 106 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3100.441 ; gain = 1771.934 ; free physical = 14543 ; free virtual = 17484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3100.441 ; gain = 0.000 ; free physical = 14516 ; free virtual = 17458

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8ed8547d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 3738.957 ; gain = 638.516 ; free physical = 13927 ; free virtual = 16870

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2 into driver instance system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2 into driver instance system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U387/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[111]_i_42 into driver instance system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U387/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[105]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U451/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[79]_i_42 into driver instance system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U451/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[73]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U515/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[47]_i_42 into driver instance system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U515/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[41]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U579/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[15]_i_42 into driver instance system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_32s_32_4_1_U579/conv_mac_muladd_9s_4s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[9]_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/urem_12ns_4ns_4_16_1_U77/id_read_fu_608[0]_i_1 into driver instance system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/urem_12ns_4ns_4_16_1_U77/id_read_fu_608[0]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/zext_ln239_cast_cast_reg_683[31]_i_1 into driver instance system_i/conv_0/U0/grp_conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_410/flow_control_loop_pipe_sequential_init_U/zext_ln239_cast_cast_reg_683[31]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[10]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_54, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[11]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_53__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[12]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_52__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[13]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_51__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[14]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_50__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[15]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_49__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[16]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_48__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[17]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_47__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[18]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_46__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[19]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_45__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[20]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_44__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[21]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_43__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[22]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_42__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[23]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_41__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[24]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_40__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[25]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_39__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[26]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_38__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[27]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_37__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[28]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_36__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[29]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_35__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[30]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_34__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[8]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_56, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/accum_V_15_fu_808[9]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_32s_32_4_1_U651/conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2_U/p_reg_reg_i_55, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln454_reg_22149[0]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/and_ln454_reg_22149[0]_i_3, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U515/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/accum_V_6_fu_772[31]_i_79 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U515/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[73]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U563/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/accum_V_9_fu_784[31]_i_79 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U563/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[49]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U579/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/accum_V_10_fu_788[31]_i_79 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U579/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[41]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U595/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/accum_V_11_fu_792[31]_i_79 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_32s_32_4_1_U595/conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4_U/B_V_data_1_payload_A[33]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/zext_ln239_cast_cast_reg_683[31]_i_1 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604/flow_control_loop_pipe_sequential_init_U/zext_ln239_cast_cast_reg_683[31]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_1_i_1__14 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_35, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_1_i_1__15 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_32__1, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_1_i_1__16 into driver instance system_i/conv_w2/U0/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634/ram_reg_bram_0_i_32__0, which resulted in an inversion of 65 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2 into driver instance system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 102 inverter(s) to 3795 load pin(s).
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U354/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U370/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U386/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U402/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U418/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U434/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U450/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U466/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U482/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U498/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U514/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U530/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U546/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U562/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U578/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_13s_14_4_1_U594/conv_mac_muladd_8ns_4s_13s_14_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U362/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U378/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U394/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U410/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U426/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U442/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U458/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U474/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U490/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U506/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U522/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U538/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U554/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U570/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U586/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_9s_4s_14s_14_4_1_U602/conv_mac_muladd_9s_4s_14s_14_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U418/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U434/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U450/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U466/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U482/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U498/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U514/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U530/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U546/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U562/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U578/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U594/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U610/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U626/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U642/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_8ns_2s_11s_12_4_1_U658/conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U426/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U442/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U458/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U474/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U490/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U506/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U522/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U538/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U554/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U570/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U586/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U602/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U618/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U634/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U650/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-925] Fixed cascade connection for DSP: system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mac_muladd_9s_2s_12s_12_4_1_U666/conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5_U/p_reg_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fbc2d6b1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4014.684 ; gain = 0.000 ; free physical = 14103 ; free virtual = 17046
INFO: [Opt 31-389] Phase Retarget created 116 cells and removed 553 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: f141fe7f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4014.684 ; gain = 0.000 ; free physical = 14093 ; free virtual = 17037
INFO: [Opt 31-389] Phase Constant propagation created 85 cells and removed 852 cells
INFO: [Opt 31-1021] In phase Constant propagation, 107 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f487809e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4014.684 ; gain = 0.000 ; free physical = 14083 ; free virtual = 17027
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 507 cells
INFO: [Opt 31-1021] In phase Sweep, 199 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: f487809e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4046.699 ; gain = 32.016 ; free physical = 14074 ; free virtual = 17018
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a43c47dc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4046.699 ; gain = 32.016 ; free physical = 14074 ; free virtual = 17018
INFO: [Opt 31-389] Phase Shift Register Optimization created 46 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6d5dc97f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4046.699 ; gain = 32.016 ; free physical = 14073 ; free virtual = 17017
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             116  |             553  |                                             87  |
|  Constant propagation         |              85  |             852  |                                            107  |
|  Sweep                        |               0  |             507  |                                            199  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              46  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             93  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4046.699 ; gain = 0.000 ; free physical = 14070 ; free virtual = 17014
Ending Logic Optimization Task | Checksum: 13d422a85

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4046.699 ; gain = 32.016 ; free physical = 14070 ; free virtual = 17014

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 300 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 4 Total Ports: 600
Ending PowerOpt Patch Enables Task | Checksum: b65ec636

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5486.840 ; gain = 0.000 ; free physical = 13508 ; free virtual = 16460
Ending Power Optimization Task | Checksum: b65ec636

Time (s): cpu = 00:01:25 ; elapsed = 00:00:27 . Memory (MB): peak = 5486.840 ; gain = 1440.141 ; free physical = 13627 ; free virtual = 16579

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b65ec636

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5486.840 ; gain = 0.000 ; free physical = 13627 ; free virtual = 16579

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5486.840 ; gain = 0.000 ; free physical = 13627 ; free virtual = 16579
Ending Netlist Obfuscation Task | Checksum: 12c167784

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5486.840 ; gain = 0.000 ; free physical = 13627 ; free virtual = 16579
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 106 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:32 ; elapsed = 00:00:52 . Memory (MB): peak = 5486.840 ; gain = 2386.398 ; free physical = 13630 ; free virtual = 16582
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5486.840 ; gain = 0.000 ; free physical = 13612 ; free virtual = 16591
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5502.848 ; gain = 16.008 ; free physical = 13529 ; free virtual = 16510
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5502.848 ; gain = 0.000 ; free physical = 13520 ; free virtual = 16501
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5d4aff6d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5502.848 ; gain = 0.000 ; free physical = 13520 ; free virtual = 16501
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5502.848 ; gain = 0.000 ; free physical = 13520 ; free virtual = 16501

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b0a51667

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 5502.848 ; gain = 0.000 ; free physical = 12561 ; free virtual = 15679

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cd8f7fab

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 5950.867 ; gain = 448.020 ; free physical = 12247 ; free virtual = 15367

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cd8f7fab

Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 5950.867 ; gain = 448.020 ; free physical = 12247 ; free virtual = 15367
Phase 1 Placer Initialization | Checksum: cd8f7fab

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 5950.867 ; gain = 448.020 ; free physical = 12244 ; free virtual = 15364

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 13f5e1e5a

Time (s): cpu = 00:02:52 ; elapsed = 00:01:10 . Memory (MB): peak = 6030.906 ; gain = 528.059 ; free physical = 12177 ; free virtual = 15303

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 13f5e1e5a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:11 . Memory (MB): peak = 6030.906 ; gain = 528.059 ; free physical = 12168 ; free virtual = 15294

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1a8dc414e

Time (s): cpu = 00:03:18 ; elapsed = 00:01:36 . Memory (MB): peak = 6030.906 ; gain = 528.059 ; free physical = 12170 ; free virtual = 15298

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1a8dc414e

Time (s): cpu = 00:03:22 ; elapsed = 00:01:40 . Memory (MB): peak = 6075.270 ; gain = 572.422 ; free physical = 12066 ; free virtual = 15247

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 21f09d28e

Time (s): cpu = 00:03:24 ; elapsed = 00:01:42 . Memory (MB): peak = 6075.270 ; gain = 572.422 ; free physical = 12056 ; free virtual = 15238

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 19c47933d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:44 . Memory (MB): peak = 6107.285 ; gain = 604.438 ; free physical = 12043 ; free virtual = 15224

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 19c47933d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:44 . Memory (MB): peak = 6107.285 ; gain = 604.438 ; free physical = 12043 ; free virtual = 15224
Phase 2.1.1 Partition Driven Placement | Checksum: 19c47933d

Time (s): cpu = 00:03:30 ; elapsed = 00:01:44 . Memory (MB): peak = 6107.285 ; gain = 604.438 ; free physical = 12053 ; free virtual = 15234
Phase 2.1 Floorplanning | Checksum: 28b6d58f9

Time (s): cpu = 00:03:30 ; elapsed = 00:01:44 . Memory (MB): peak = 6107.285 ; gain = 604.438 ; free physical = 12053 ; free virtual = 15234

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28b6d58f9

Time (s): cpu = 00:03:31 ; elapsed = 00:01:44 . Memory (MB): peak = 6107.285 ; gain = 604.438 ; free physical = 12052 ; free virtual = 15233

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28b6d58f9

Time (s): cpu = 00:03:31 ; elapsed = 00:01:44 . Memory (MB): peak = 6107.285 ; gain = 604.438 ; free physical = 12051 ; free virtual = 15233

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 195eb0129

Time (s): cpu = 00:05:13 ; elapsed = 00:02:24 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11969 ; free virtual = 15152

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1827 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 704 nets or LUTs. Breaked 0 LUT, combined 704 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 77 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 70 nets.  Re-placed 294 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 70 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 294 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6115.289 ; gain = 0.000 ; free physical = 11956 ; free virtual = 15142
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6115.289 ; gain = 0.000 ; free physical = 11972 ; free virtual = 15158

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            704  |                   704  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    70  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            705  |                   774  |           0  |           5  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18eb6b959

Time (s): cpu = 00:05:28 ; elapsed = 00:02:36 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11954 ; free virtual = 15144
Phase 2.4 Global Placement Core | Checksum: ace76741

Time (s): cpu = 00:05:50 ; elapsed = 00:02:47 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11950 ; free virtual = 15143
Phase 2 Global Placement | Checksum: ace76741

Time (s): cpu = 00:05:50 ; elapsed = 00:02:47 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11978 ; free virtual = 15171

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e81702b5

Time (s): cpu = 00:05:59 ; elapsed = 00:02:50 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11953 ; free virtual = 15146

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18f61c3c9

Time (s): cpu = 00:06:11 ; elapsed = 00:02:56 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11957 ; free virtual = 15150

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10c467e65

Time (s): cpu = 00:06:14 ; elapsed = 00:02:57 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11919 ; free virtual = 15113

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 12436dcd0

Time (s): cpu = 00:06:14 ; elapsed = 00:02:58 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11919 ; free virtual = 15113

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 19f33c76b

Time (s): cpu = 00:06:17 ; elapsed = 00:03:00 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11887 ; free virtual = 15080
Phase 3.3.3 Slice Area Swap | Checksum: 19f33c76b

Time (s): cpu = 00:06:18 ; elapsed = 00:03:01 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11881 ; free virtual = 15075
Phase 3.3 Small Shape DP | Checksum: 18697b8ef

Time (s): cpu = 00:06:27 ; elapsed = 00:03:04 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11926 ; free virtual = 15121

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13e191c22

Time (s): cpu = 00:06:30 ; elapsed = 00:03:07 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11928 ; free virtual = 15123

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 12b3c5700

Time (s): cpu = 00:06:31 ; elapsed = 00:03:08 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11918 ; free virtual = 15112
Phase 3 Detail Placement | Checksum: 12b3c5700

Time (s): cpu = 00:06:32 ; elapsed = 00:03:08 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11917 ; free virtual = 15112

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c81e75eb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.551 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ae69e2e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 6115.289 ; gain = 0.000 ; free physical = 11898 ; free virtual = 15094
INFO: [Place 46-35] Processed net system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/urem_12ns_4ns_4_16_1_U122/conv_w2_urem_12ns_4ns_4_16_1_divider_u/E[0], inserted BUFG to drive 2956 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1114726dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6115.289 ; gain = 0.000 ; free physical = 11877 ; free virtual = 15073
Phase 4.1.1.1 BUFG Insertion | Checksum: 148c1d4df

Time (s): cpu = 00:07:55 ; elapsed = 00:03:31 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11873 ; free virtual = 15068

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.551. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 100f1b8c9

Time (s): cpu = 00:08:00 ; elapsed = 00:03:32 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11876 ; free virtual = 15071

Time (s): cpu = 00:08:00 ; elapsed = 00:03:32 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11876 ; free virtual = 15071
Phase 4.1 Post Commit Optimization | Checksum: 100f1b8c9

Time (s): cpu = 00:08:00 ; elapsed = 00:03:33 . Memory (MB): peak = 6115.289 ; gain = 612.441 ; free physical = 11875 ; free virtual = 15071
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11871 ; free virtual = 15067

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f7763c2b

Time (s): cpu = 00:08:09 ; elapsed = 00:03:39 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 11886 ; free virtual = 15082

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f7763c2b

Time (s): cpu = 00:08:09 ; elapsed = 00:03:40 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 11903 ; free virtual = 15100
Phase 4.3 Placer Reporting | Checksum: 1f7763c2b

Time (s): cpu = 00:08:10 ; elapsed = 00:03:40 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 11903 ; free virtual = 15099

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11902 ; free virtual = 15099

Time (s): cpu = 00:08:10 ; elapsed = 00:03:40 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 11902 ; free virtual = 15099
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193603c15

Time (s): cpu = 00:08:10 ; elapsed = 00:03:41 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 11894 ; free virtual = 15091
Ending Placer Task | Checksum: 18d6b74c0

Time (s): cpu = 00:08:11 ; elapsed = 00:03:42 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 11894 ; free virtual = 15090
INFO: [Common 17-83] Releasing license: Implementation
196 Infos, 106 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:17 ; elapsed = 00:03:44 . Memory (MB): peak = 6120.285 ; gain = 617.438 ; free physical = 12151 ; free virtual = 15348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11952 ; free virtual = 15362
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 12091 ; free virtual = 15350
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.33 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 12051 ; free virtual = 15310
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.29 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 12065 ; free virtual = 15325
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11908 ; free virtual = 15181
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 106 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:11 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11908 ; free virtual = 15181
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11681 ; free virtual = 15167
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11831 ; free virtual = 15166
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 44488798 ConstDB: 0 ShapeSum: 529e69c6 RouteDB: f6848362
Nodegraph reading from file.  Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:01 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11619 ; free virtual = 14959
Post Restoration Checksum: NetGraph: dc0b716a NumContArr: c50f4d79 Constraints: efa34a04 Timing: 0
Phase 1 Build RT Design | Checksum: 290be08e7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:11 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11611 ; free virtual = 14951

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 290be08e7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11549 ; free virtual = 14890

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 290be08e7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11541 ; free virtual = 14882

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 201fa5491

Time (s): cpu = 00:00:54 ; elapsed = 00:00:14 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11536 ; free virtual = 14878

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20d0b3975

Time (s): cpu = 00:01:19 ; elapsed = 00:00:22 . Memory (MB): peak = 6120.285 ; gain = 0.000 ; free physical = 11480 ; free virtual = 14821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.831  | TNS=0.000  | WHS=-0.076 | THS=-50.502|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.011634 %
  Global Horizontal Routing Utilization  = 0.0116823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 81623
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 67670
  Number of Partially Routed Nets     = 13953
  Number of Node Overlaps             = 512

Phase 2 Router Initialization | Checksum: 23689002c

Time (s): cpu = 00:02:15 ; elapsed = 00:00:39 . Memory (MB): peak = 6151.527 ; gain = 31.242 ; free physical = 11464 ; free virtual = 14807

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23689002c

Time (s): cpu = 00:02:15 ; elapsed = 00:00:40 . Memory (MB): peak = 6151.527 ; gain = 31.242 ; free physical = 11463 ; free virtual = 14806
Phase 3 Initial Routing | Checksum: 26832398b

Time (s): cpu = 00:02:46 ; elapsed = 00:00:50 . Memory (MB): peak = 6211.527 ; gain = 91.242 ; free physical = 11379 ; free virtual = 14723

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18242
 Number of Nodes with overlaps = 1745
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=-0.028 | THS=-0.893 |

Phase 4.1 Global Iteration 0 | Checksum: 203406839

Time (s): cpu = 00:06:08 ; elapsed = 00:02:26 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11360 ; free virtual = 14708

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23ffdeec4

Time (s): cpu = 00:06:21 ; elapsed = 00:02:31 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11364 ; free virtual = 14711
Phase 4 Rip-up And Reroute | Checksum: 23ffdeec4

Time (s): cpu = 00:06:22 ; elapsed = 00:02:32 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11364 ; free virtual = 14711

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24b10fc80

Time (s): cpu = 00:06:45 ; elapsed = 00:02:39 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11353 ; free virtual = 14701
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2546ecbad

Time (s): cpu = 00:07:03 ; elapsed = 00:02:45 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11335 ; free virtual = 14683
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2546ecbad

Time (s): cpu = 00:07:03 ; elapsed = 00:02:45 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11343 ; free virtual = 14691

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2546ecbad

Time (s): cpu = 00:07:03 ; elapsed = 00:02:45 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11343 ; free virtual = 14691
Phase 5 Delay and Skew Optimization | Checksum: 2546ecbad

Time (s): cpu = 00:07:04 ; elapsed = 00:02:45 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11343 ; free virtual = 14691

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27478908d

Time (s): cpu = 00:07:22 ; elapsed = 00:02:51 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11332 ; free virtual = 14680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 263e579b6

Time (s): cpu = 00:07:22 ; elapsed = 00:02:51 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11332 ; free virtual = 14680
Phase 6 Post Hold Fix | Checksum: 263e579b6

Time (s): cpu = 00:07:23 ; elapsed = 00:02:52 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11345 ; free virtual = 14693

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.58388 %
  Global Horizontal Routing Utilization  = 8.67581 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26d2103e6

Time (s): cpu = 00:07:24 ; elapsed = 00:02:52 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11343 ; free virtual = 14692

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26d2103e6

Time (s): cpu = 00:07:25 ; elapsed = 00:02:53 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11327 ; free virtual = 14676

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26d2103e6

Time (s): cpu = 00:07:30 ; elapsed = 00:02:57 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11346 ; free virtual = 14694

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 26d2103e6

Time (s): cpu = 00:07:31 ; elapsed = 00:02:57 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11350 ; free virtual = 14699

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.836  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 26d2103e6

Time (s): cpu = 00:07:41 ; elapsed = 00:02:59 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11355 ; free virtual = 14704
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:41 ; elapsed = 00:02:59 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11500 ; free virtual = 14849

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 106 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:49 ; elapsed = 00:03:02 . Memory (MB): peak = 6227.535 ; gain = 107.250 ; free physical = 11500 ; free virtual = 14849
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6227.535 ; gain = 0.000 ; free physical = 11273 ; free virtual = 14855
report_design_analysis: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6235.539 ; gain = 8.004 ; free physical = 11179 ; free virtual = 14762
INFO: [Common 17-1381] The checkpoint '/home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 6235.539 ; gain = 8.004 ; free physical = 11350 ; free virtual = 14769
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/pferreira/HwSw/Vivado/zcu104_mixed-conv_debug/zcu104_mixed-conv_debug.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:22 ; elapsed = 00:00:16 . Memory (MB): peak = 6243.543 ; gain = 0.000 ; free physical = 11241 ; free virtual = 14662
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
234 Infos, 107 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 6267.555 ; gain = 24.012 ; free physical = 11154 ; free virtual = 14590
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w4/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/smartconnect_w2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_w4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_w4>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_w2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_w2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U315/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U315/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U317/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U317/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U319/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U319/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U321/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U321/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U323/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U323/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U325/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U325/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U327/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U327/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U329/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U329/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U331/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U331/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U333/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U333/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U335/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U335/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U337/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U337/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U339/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U339/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U341/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U341/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U343/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U343/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U345/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U345/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U348/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U348/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U349/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U349/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U350/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U350/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U351/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U351/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U352/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U352/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U353/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U353/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U364/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U364/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U365/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U365/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U366/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U366/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U367/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U367/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U368/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U368/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U369/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U369/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U380/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U380/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U381/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U381/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U382/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U382/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U383/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U383/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U384/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U384/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U385/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U385/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U396/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U396/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U397/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U397/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U398/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U398/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U399/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U399/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U400/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U400/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U401/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U401/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U412/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U412/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U413/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U413/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U414/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U414/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U415/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U415/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U416/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U416/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U417/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U417/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U428/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U428/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U429/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U429/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U430/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U430/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U431/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U431/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U432/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U432/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U433/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U433/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U444/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U444/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U445/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U445/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U446/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U446/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U447/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U447/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U448/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U448/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U449/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U449/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U460/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U460/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U461/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U461/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U462/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U462/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U463/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U463/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U464/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U464/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U465/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U465/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U476/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U476/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U477/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U477/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U478/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U478/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U479/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U479/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U480/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U480/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U481/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U481/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U492/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U492/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U493/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U493/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U494/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U494/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U495/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U495/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U496/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U496/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U497/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U497/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U508/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U508/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U509/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U509/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U510/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U510/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U511/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U511/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U512/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U512/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U513/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U513/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U524/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U524/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U525/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U525/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U526/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U526/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U527/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U527/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U528/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U528/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U529/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U529/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U540/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U540/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U541/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U541/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U542/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U542/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U543/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U543/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U544/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U544/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U545/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U545/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U556/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U556/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U557/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U557/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U558/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U558/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U559/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U559/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U560/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U560/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U561/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg input system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mac_muladd_8ns_4s_12s_13_4_1_U561/conv_mac_muladd_8ns_4s_12s_13_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U81/dout output system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U81/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U83/dout output system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U83/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U85/dout output system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U85/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U86/dout output system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U86/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_34ns_44_1_1_U752/dout output system_i/conv_0/U0/mul_10ns_34ns_44_1_1_U752/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout output system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0 output system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__1 output system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout output system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_30s_32s_32_1_1_U744/dout__0 output system_i/conv_0/U0/mul_30s_32s_32_1_1_U744/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0 output system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_32s_32s_32_1_1_U749/dout__0 output system_i/conv_0/U0/mul_32s_32s_32_1_1_U749/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout output system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout output system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U131/dout output system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U131/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U133/dout output system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U133/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout output system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_34ns_44_1_1_U864/dout output system_i/conv_w2/U0/mul_10ns_34ns_44_1_1_U864/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout output system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0 output system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__1 output system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout output system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_30s_32s_32_1_1_U857/dout__0 output system_i/conv_w2/U0/mul_30s_32s_32_1_1_U857/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_32s_32s_32_1_1_U859/dout__0 output system_i/conv_w2/U0/mul_32s_32s_32_1_1_U859/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP system_i/conv_w2/U0/mul_32s_32s_32_1_1_U861/dout__0 output system_i/conv_w2/U0/mul_32s_32s_32_1_1_U861/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U81/dout multiplier stage system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U81/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U83/dout multiplier stage system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U83/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U85/dout multiplier stage system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U85/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U86/dout multiplier stage system_i/conv_0/U0/grp_conv_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_498/mul_16ns_30s_32_1_1_U86/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_34ns_44_1_1_U752/dout multiplier stage system_i/conv_0/U0/mul_10ns_34ns_44_1_1_U752/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout multiplier stage system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0 multiplier stage system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__1 multiplier stage system_i/conv_0/U0/mul_10ns_44ns_54_1_1_U754/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout multiplier stage system_i/conv_0/U0/mul_10ns_54ns_64_1_1_U755/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_30s_32s_32_1_1_U744/dout multiplier stage system_i/conv_0/U0/mul_30s_32s_32_1_1_U744/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_30s_32s_32_1_1_U744/dout__0 multiplier stage system_i/conv_0/U0/mul_30s_32s_32_1_1_U744/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout multiplier stage system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0 multiplier stage system_i/conv_0/U0/mul_32s_32s_32_1_1_U747/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_32s_32s_32_1_1_U749/dout multiplier stage system_i/conv_0/U0/mul_32s_32s_32_1_1_U749/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_32s_32s_32_1_1_U749/dout__0 multiplier stage system_i/conv_0/U0/mul_32s_32s_32_1_1_U749/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout multiplier stage system_i/conv_0/U0/mul_6ns_29s_32_1_1_U746/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_ln329_2_reg_2073_reg multiplier stage system_i/conv_0/U0/mul_ln329_2_reg_2073_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_ln329_4_reg_2112_reg multiplier stage system_i/conv_0/U0/mul_ln329_4_reg_2112_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/mul_ln329_4_reg_2112_reg__0 multiplier stage system_i/conv_0/U0/mul_ln329_4_reg_2112_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/readLimit_reg_2027_reg multiplier stage system_i/conv_0/U0/readLimit_reg_2027_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/streamsPerInputLine_reg_1954_reg multiplier stage system_i/conv_0/U0/streamsPerInputLine_reg_1954_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_0/U0/totalWeightStreams_reg_2001_reg multiplier stage system_i/conv_0/U0/totalWeightStreams_reg_2001_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout multiplier stage system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U129/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U131/dout multiplier stage system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U131/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U133/dout multiplier stage system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U133/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout multiplier stage system_i/conv_w2/U0/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740/mul_16ns_30s_32_1_1_U134/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_34ns_44_1_1_U864/dout multiplier stage system_i/conv_w2/U0/mul_10ns_34ns_44_1_1_U864/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout multiplier stage system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0 multiplier stage system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__1 multiplier stage system_i/conv_w2/U0/mul_10ns_44ns_54_1_1_U866/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout multiplier stage system_i/conv_w2/U0/mul_10ns_54ns_64_1_1_U867/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_30s_32s_32_1_1_U857/dout multiplier stage system_i/conv_w2/U0/mul_30s_32s_32_1_1_U857/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_30s_32s_32_1_1_U857/dout__0 multiplier stage system_i/conv_w2/U0/mul_30s_32s_32_1_1_U857/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_32s_32s_32_1_1_U859/dout multiplier stage system_i/conv_w2/U0/mul_32s_32s_32_1_1_U859/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_32s_32s_32_1_1_U859/dout__0 multiplier stage system_i/conv_w2/U0/mul_32s_32s_32_1_1_U859/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_32s_32s_32_1_1_U861/dout multiplier stage system_i/conv_w2/U0/mul_32s_32s_32_1_1_U861/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_32s_32s_32_1_1_U861/dout__0 multiplier stage system_i/conv_w2/U0/mul_32s_32s_32_1_1_U861/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_ln329_2_reg_2364_reg multiplier stage system_i/conv_w2/U0/mul_ln329_2_reg_2364_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg multiplier stage system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg__0 multiplier stage system_i/conv_w2/U0/mul_ln329_4_reg_2403_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg multiplier stage system_i/conv_w2/U0/mul_mul_6ns_28s_32_4_1_U868/conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6_U/p_reg_tmp_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/readLimit_reg_2318_reg multiplier stage system_i/conv_w2/U0/readLimit_reg_2318_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/streamsPerInputLine_reg_2241_reg multiplier stage system_i/conv_w2/U0/streamsPerInputLine_reg_2241_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP system_i/conv_w2/U0/totalWeightStreams_reg_2292_reg multiplier stage system_i/conv_w2/U0/totalWeightStreams_reg_2292_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (system_i/axi_dma_w4/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 657 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 6638.668 ; gain = 371.113 ; free physical = 11021 ; free virtual = 14482
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 03:24:26 2024...
