Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sun Dec  3 02:20:54 2017
| Host         : A205-36 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accel0/ACL_SCLK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: accel0/clkcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.040     -779.322                    144                  289        0.128        0.000                      0                  289        3.000        0.000                       0                   157  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
disp_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0   {0.000 35.000}       70.000          14.286          
sys_clk_pin            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
disp_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -8.040     -779.322                    144                  281        0.128        0.000                      0                  281        4.196        0.000                       0                   145  
  clkfbout_clk_wiz_0                                                                                                                                                    30.000        0.000                       0                     3  
sys_clk_pin                  7.733        0.000                      0                    8        0.167        0.000                      0                    8        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  disp_clk/inst/clk_in1
  To Clock:  disp_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          144  Failing Endpoints,  Worst Slack       -8.040ns,  Total Violation     -779.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.040ns  (required time - arrival time)
  Source:                 display/curr_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.143ns  (logic 11.284ns (65.824%)  route 5.859ns (34.176%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.462 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.617    -2.404    display/clk_out1
    SLICE_X54Y83         FDRE                                         r  display/curr_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.886 f  display/curr_y_reg[8]/Q
                         net (fo=20, routed)          0.678    -1.209    display/Q[8]
    SLICE_X56Y82         LUT3 (Prop_lut3_I2_O)        0.124    -1.085 r  display/p_3_in_i_40/O
                         net (fo=1, routed)           0.331    -0.754    display/p_3_in_i_40_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.247 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.247    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.025 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.815    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.114 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.114    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.647 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.647    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.970 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.573    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.879 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.879    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.280 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.280    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.437 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.848    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.177 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.872    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     4.996 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     4.996    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.576 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.235    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.537 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.872    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     6.996    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.372 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.695 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.276    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.494 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.496    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    14.014 r  draw_mod/p_4_out/P[8]
                         net (fo=5, routed)           0.724    14.738    draw_mod/p_4_out_n_97
    SLICE_X56Y87         FDRE                                         r  draw_mod/aWall_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.501     6.462    draw_mod/CLK
    SLICE_X56Y87         FDRE                                         r  draw_mod/aWall_reg[1][8]/C
                         clock pessimism              0.489     6.951    
                         clock uncertainty           -0.208     6.743    
    SLICE_X56Y87         FDRE (Setup_fdre_C_D)       -0.045     6.698    draw_mod/aWall_reg[1][8]
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                         -14.738    
  -------------------------------------------------------------------
                         slack                                 -8.040    

Slack (VIOLATED) :        -8.040ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.140ns  (logic 11.441ns (66.749%)  route 5.699ns (33.251%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 6.460 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[0]
                         net (fo=5, routed)           0.711    14.734    draw_mod/p_4_out_n_105
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.499     6.460    draw_mod/CLK
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][0]/C
                         clock pessimism              0.489     6.949    
                         clock uncertainty           -0.208     6.741    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.047     6.694    draw_mod/aWall_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 -8.040    

Slack (VIOLATED) :        -8.038ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.144ns  (logic 11.441ns (66.735%)  route 5.703ns (33.265%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.462 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[9]
                         net (fo=5, routed)           0.715    14.737    draw_mod/p_4_out_n_96
    SLICE_X55Y88         FDRE                                         r  draw_mod/aTarget_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.501     6.462    draw_mod/CLK
    SLICE_X55Y88         FDRE                                         r  draw_mod/aTarget_reg[0][9]/C
                         clock pessimism              0.489     6.951    
                         clock uncertainty           -0.208     6.743    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.043     6.700    draw_mod/aTarget_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                         -14.737    
  -------------------------------------------------------------------
                         slack                                 -8.038    

Slack (VIOLATED) :        -8.033ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.140ns  (logic 11.441ns (66.749%)  route 5.699ns (33.251%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 6.460 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[3]
                         net (fo=5, routed)           0.711    14.734    draw_mod/p_4_out_n_102
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.499     6.460    draw_mod/CLK
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][3]/C
                         clock pessimism              0.489     6.949    
                         clock uncertainty           -0.208     6.741    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.040     6.701    draw_mod/aWall_reg[1][3]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 -8.033    

Slack (VIOLATED) :        -8.021ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.128ns  (logic 11.441ns (66.795%)  route 5.687ns (33.205%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 6.465 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[5]
                         net (fo=5, routed)           0.699    14.722    draw_mod/p_4_out_n_100
    SLICE_X60Y86         FDRE                                         r  draw_mod/aTarget_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.504     6.465    draw_mod/CLK
    SLICE_X60Y86         FDRE                                         r  draw_mod/aTarget_reg[0][5]/C
                         clock pessimism              0.489     6.954    
                         clock uncertainty           -0.208     6.746    
    SLICE_X60Y86         FDRE (Setup_fdre_C_D)       -0.045     6.701    draw_mod/aTarget_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                 -8.021    

Slack (VIOLATED) :        -8.017ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.155ns  (logic 11.441ns (66.691%)  route 5.714ns (33.309%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 6.464 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[7]
                         net (fo=5, routed)           0.726    14.749    draw_mod/p_4_out_n_98
    SLICE_X58Y84         FDRE                                         r  draw_mod/aTarget_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.503     6.464    draw_mod/CLK
    SLICE_X58Y84         FDRE                                         r  draw_mod/aTarget_reg[0][7]/C
                         clock pessimism              0.489     6.953    
                         clock uncertainty           -0.208     6.745    
    SLICE_X58Y84         FDRE (Setup_fdre_C_D)       -0.013     6.732    draw_mod/aTarget_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.732    
                         arrival time                         -14.749    
  -------------------------------------------------------------------
                         slack                                 -8.017    

Slack (VIOLATED) :        -8.001ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.073ns  (logic 11.441ns (67.014%)  route 5.632ns (32.986%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 6.460 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[2]
                         net (fo=5, routed)           0.643    14.666    draw_mod/p_4_out_n_103
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.499     6.460    draw_mod/CLK
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][2]/C
                         clock pessimism              0.489     6.949    
                         clock uncertainty           -0.208     6.741    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.075     6.666    draw_mod/aWall_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                 -8.001    

Slack (VIOLATED) :        -7.987ns  (required time - arrival time)
  Source:                 display/curr_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aObstacle_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.121ns  (logic 11.284ns (65.909%)  route 5.837ns (34.091%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 6.461 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.617    -2.404    display/clk_out1
    SLICE_X54Y83         FDRE                                         r  display/curr_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.886 f  display/curr_y_reg[8]/Q
                         net (fo=20, routed)          0.678    -1.209    display/Q[8]
    SLICE_X56Y82         LUT3 (Prop_lut3_I2_O)        0.124    -1.085 r  display/p_3_in_i_40/O
                         net (fo=1, routed)           0.331    -0.754    display/p_3_in_i_40_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.247 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.247    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.025 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.815    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.114 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.114    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.647 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.647    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.970 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.573    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.879 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.879    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.280 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.280    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.437 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.848    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.177 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.872    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     4.996 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     4.996    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.576 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.235    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.537 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.872    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     6.996    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.372 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.695 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.276    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.494 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.496    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    14.014 r  draw_mod/p_4_out/P[3]
                         net (fo=5, routed)           0.702    14.716    draw_mod/p_4_out_n_102
    SLICE_X56Y85         FDRE                                         r  draw_mod/aObstacle_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.500     6.461    draw_mod/CLK
    SLICE_X56Y85         FDRE                                         r  draw_mod/aObstacle_reg[1][3]/C
                         clock pessimism              0.489     6.950    
                         clock uncertainty           -0.208     6.742    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.013     6.729    draw_mod/aObstacle_reg[1][3]
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 -7.987    

Slack (VIOLATED) :        -7.975ns  (required time - arrival time)
  Source:                 display/curr_y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aTarget_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.111ns  (logic 11.284ns (65.947%)  route 5.827ns (34.053%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 6.463 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.617    -2.404    display/clk_out1
    SLICE_X54Y83         FDRE                                         r  display/curr_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.886 f  display/curr_y_reg[8]/Q
                         net (fo=20, routed)          0.678    -1.209    display/Q[8]
    SLICE_X56Y82         LUT3 (Prop_lut3_I2_O)        0.124    -1.085 r  display/p_3_in_i_40/O
                         net (fo=1, routed)           0.331    -0.754    display/p_3_in_i_40_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    -0.247 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.247    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.025 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.815    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.114 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.114    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.647 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.647    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.970 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.573    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.879 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.879    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.280 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.280    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.437 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.848    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.177 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.872    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     4.996 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     4.996    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.576 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.235    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.537 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.872    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     6.996 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     6.996    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.372 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.695 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.276    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.494 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.496    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.014 r  draw_mod/p_4_out/P[10]
                         net (fo=5, routed)           0.692    14.706    draw_mod/p_4_out_n_95
    SLICE_X56Y88         FDRE                                         r  draw_mod/aTarget_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.502     6.463    draw_mod/CLK
    SLICE_X56Y88         FDRE                                         r  draw_mod/aTarget_reg[0][10]/C
                         clock pessimism              0.489     6.952    
                         clock uncertainty           -0.208     6.744    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.013     6.731    draw_mod/aTarget_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                 -7.975    

Slack (VIOLATED) :        -7.946ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aWall_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.012ns  (logic 11.441ns (67.253%)  route 5.571ns (32.747%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 6.460 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.615    -2.406    display/clk_out1
    SLICE_X56Y81         FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 r  display/curr_y_reg[0]/Q
                         net (fo=21, routed)          0.862    -1.026    display/Q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.124    -0.902 r  display/p_3_in_i_67/O
                         net (fo=1, routed)           0.000    -0.902    display/p_3_in_i_67_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.352 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.000    -0.352    display/p_3_in_i_37_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.238 r  display/p_3_in_i_22/CO[3]
                         net (fo=1, routed)           0.000    -0.238    display/p_3_in_i_22_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.016 r  display/aObstacle_reg[0][10]_i_7/O[0]
                         net (fo=25, routed)          0.840     0.824    draw_mod/curr_y_reg[8]_0[0]
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.299     1.123 r  draw_mod/p_3_in_i_83/O
                         net (fo=1, routed)           0.000     1.123    draw_mod/p_3_in_i_83_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.656 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     1.656    draw_mod/p_3_in_i_51_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.979 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.603     2.581    display/curr_y_reg[8]_0[1]
    SLICE_X55Y84         LUT4 (Prop_lut4_I2_O)        0.306     2.887 r  display/p_3_in_i_74/O
                         net (fo=1, routed)           0.000     2.887    display/p_3_in_i_74_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.288 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.288    display/p_3_in_i_46_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.445 r  display/p_3_in_i_23/CO[1]
                         net (fo=12, routed)          0.411     3.856    display/p_3_in_i_23_n_2
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.329     4.185 r  display/p_3_in_i_21/O
                         net (fo=10, routed)          0.695     4.881    display/draw_mod/B[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I4_O)        0.124     5.005 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.005    display/p_3_in_i_35_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.585 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.659     6.244    display/p_3_in_i_18_n_5
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.302     6.546 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.335     6.880    display/p_3_in_i_17_n_0
    SLICE_X54Y86         LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  display/p_3_in_i_7/O
                         net (fo=1, routed)           0.000     7.004    display/p_3_in_i_7_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.380 r  display/p_3_in_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.380    display/p_3_in_i_2_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.703 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.581     8.285    draw_mod/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.503 r  draw_mod/p_3_in/PCOUT[47]
                         net (fo=1, routed)           0.002    12.505    draw_mod/p_3_in_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    14.023 r  draw_mod/p_4_out/P[1]
                         net (fo=5, routed)           0.583    14.605    draw_mod/p_4_out_n_104
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         1.499     6.460    draw_mod/CLK
    SLICE_X55Y85         FDRE                                         r  draw_mod/aWall_reg[1][1]/C
                         clock pessimism              0.489     6.949    
                         clock uncertainty           -0.208     6.741    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.081     6.660    draw_mod/aWall_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                 -7.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562    -0.852    draw_mod/CLK
    SLICE_X52Y89         FDRE                                         r  draw_mod/draw_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  draw_mod/draw_r_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.653    display/draw_r_reg[3][2]
    SLICE_X52Y89         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832    -1.279    display/clk_out1
    SLICE_X52Y89         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.427    -0.852    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.071    -0.781    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.563    -0.851    draw_mod/CLK
    SLICE_X52Y90         FDRE                                         r  draw_mod/draw_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  draw_mod/draw_b_reg[3]/Q
                         net (fo=1, routed)           0.065    -0.645    display/draw_b_reg[3][3]
    SLICE_X52Y90         FDRE                                         r  display/R_pix_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833    -1.278    display/clk_out1
    SLICE_X52Y90         FDRE                                         r  display/R_pix_b_reg[3]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.075    -0.776    display/R_pix_b_reg[3]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.753%)  route 0.333ns (70.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.564    -0.850    draw_mod/CLK
    SLICE_X45Y86         FDRE                                         r  draw_mod/draw_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  draw_mod/draw_r_reg[0]/Q
                         net (fo=1, routed)           0.333    -0.376    display/draw_r_reg[3][0]
    SLICE_X53Y87         FDRE                                         r  display/R_pix_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.830    -1.281    display/clk_out1
    SLICE_X53Y87         FDRE                                         r  display/R_pix_r_reg[0]/C
                         clock pessimism              0.692    -0.589    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.070    -0.519    display/R_pix_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.781%)  route 0.349ns (65.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562    -0.852    display/clk_out1
    SLICE_X40Y82         FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.349    -0.362    display/vcount[7]
    SLICE_X54Y83         LUT5 (Prop_lut5_I3_O)        0.045    -0.317 r  display/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    display/curr_y[8]_i_1_n_0
    SLICE_X54Y83         FDRE                                         r  display/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.827    -1.284    display/clk_out1
    SLICE_X54Y83         FDRE                                         r  display/curr_y_reg[8]/C
                         clock pessimism              0.692    -0.592    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121    -0.471    display/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562    -0.852    draw_mod/CLK
    SLICE_X49Y86         FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.596    display/draw_b_reg[3][0]
    SLICE_X50Y86         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.830    -1.281    display/clk_out1
    SLICE_X50Y86         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.463    -0.818    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.060    -0.758    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.329%)  route 0.343ns (67.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.562    -0.852    draw_mod/CLK
    SLICE_X46Y85         FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.688 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.343    -0.345    display/draw_g_reg[3][1]
    SLICE_X52Y85         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.829    -1.282    display/clk_out1
    SLICE_X52Y85         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.692    -0.590    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.070    -0.520    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.563    -0.851    draw_mod/CLK
    SLICE_X54Y90         FDRE                                         r  draw_mod/draw_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  draw_mod/draw_r_reg[3]/Q
                         net (fo=1, routed)           0.100    -0.587    display/draw_r_reg[3][3]
    SLICE_X52Y90         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833    -1.278    display/clk_out1
    SLICE_X52Y90         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.443    -0.835    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.071    -0.764    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 display/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (34.997%)  route 0.345ns (65.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.561    -0.853    display/clk_out1
    SLICE_X40Y81         FDRE                                         r  display/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  display/vcount_reg[5]/Q
                         net (fo=15, routed)          0.345    -0.366    display/vcount[5]
    SLICE_X55Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.321 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    display/curr_y0[5]
    SLICE_X55Y82         FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.826    -1.285    display/clk_out1
    SLICE_X55Y82         FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.692    -0.593    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.092    -0.501    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.563    -0.851    draw_mod/CLK
    SLICE_X53Y90         FDRE                                         r  draw_mod/draw_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  draw_mod/draw_g_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.594    display/draw_g_reg[3][3]
    SLICE_X53Y90         FDRE                                         r  display/R_pix_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.833    -1.278    display/clk_out1
    SLICE_X53Y90         FDRE                                         r  display/R_pix_g_reg[3]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.070    -0.781    display/R_pix_g_reg[3]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.963%)  route 0.382ns (73.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.564    -0.850    draw_mod/CLK
    SLICE_X49Y88         FDRE                                         r  draw_mod/draw_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  draw_mod/draw_b_reg[2]/Q
                         net (fo=1, routed)           0.382    -0.327    display/draw_b_reg[3][2]
    SLICE_X52Y88         FDRE                                         r  display/R_pix_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=144, routed)         0.832    -1.279    display/clk_out1
    SLICE_X52Y88         FDRE                                         r  display/R_pix_b_reg[2]/C
                         clock pessimism              0.692    -0.587    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.070    -0.517    display/R_pix_b_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X50Y86     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X50Y86     display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y88     display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y90     display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y89     display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y85     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X50Y86     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y90     display/R_pix_g_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y81     display/curr_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/curr_y_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y81     display/curr_y_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X57Y81     display/curr_y_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y82     display/curr_y_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y82     display/curr_y_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y81     display/curr_y_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y81     draw_mod/aBall_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X58Y85     draw_mod/aObstacle_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X59Y85     draw_mod/aObstacle_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y86     display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y86     display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y86     display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X50Y86     display/R_pix_b_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y88     display/R_pix_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y88     display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y90     display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y90     display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y89     display/R_pix_g_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y89     display/R_pix_g_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.704ns (34.749%)  route 1.322ns (65.251%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 f  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.771     5.688    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.551     6.363    accel0/clkcount[7]_i_2_n_0
    SLICE_X48Y72         LUT2 (Prop_lut2_I0_O)        0.124     6.487 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     6.487    accel0/p_0_in[6]
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.537    13.948    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism              0.279    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.029    14.220    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.698ns (34.555%)  route 1.322ns (65.445%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 f  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.771     5.688    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124     5.812 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.551     6.363    accel0/clkcount[7]_i_2_n_0
    SLICE_X48Y72         LUT3 (Prop_lut3_I1_O)        0.118     6.481 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     6.481    accel0/p_0_in[7]
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.537    13.948    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism              0.279    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.075    14.266    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.580ns (34.099%)  route 1.121ns (65.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 13.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           1.121     6.038    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.162 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     6.162    accel0/p_0_in[5]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.530    13.941    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism              0.520    14.461    
                         clock uncertainty           -0.035    14.426    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.031    14.457    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  8.295    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.580ns (36.632%)  route 1.003ns (63.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 13.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           1.003     5.920    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT2 (Prop_lut2_I1_O)        0.124     6.044 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     6.044    accel0/p_0_in[1]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.530    13.941    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism              0.520    14.461    
                         clock uncertainty           -0.035    14.426    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.029    14.455    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.580ns (36.586%)  route 1.005ns (63.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 13.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           1.005     5.922    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.046 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     6.046    accel0/p_0_in[3]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.530    13.941    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism              0.520    14.461    
                         clock uncertainty           -0.035    14.426    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.031    14.457    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.608ns (37.686%)  route 1.005ns (62.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 13.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           1.005     5.922    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.152     6.074 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     6.074    accel0/p_0_in[4]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.530    13.941    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism              0.520    14.461    
                         clock uncertainty           -0.035    14.426    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.075    14.501    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.608ns (37.733%)  route 1.003ns (62.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns = ( 13.941 - 10.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.979     4.461    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.456     4.917 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           1.003     5.920    accel0/clkcount_reg_n_0_[1]
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.152     6.072 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     6.072    accel0/p_0_in[2]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.530    13.941    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism              0.520    14.461    
                         clock uncertainty           -0.035    14.426    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)        0.075    14.501    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.580ns (46.298%)  route 0.673ns (53.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.982     4.464    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     4.920 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.673     5.593    accel0/clkcount_reg_n_0_[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.717 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     5.717    accel0/p_0_in[0]
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.537    13.948    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism              0.516    14.464    
                         clock uncertainty           -0.035    14.428    
    SLICE_X48Y72         FDRE (Setup_fdre_C_D)        0.031    14.459    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  8.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.189%)  route 0.167ns (46.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.167     1.819    accel0/clkcount_reg_n_0_[0]
    SLICE_X47Y72         LUT5 (Prop_lut5_I2_O)        0.049     1.868 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    accel0/p_0_in[4]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.447     1.885    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism             -0.291     1.594    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.107     1.701    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.659%)  route 0.167ns (47.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.167     1.819    accel0/clkcount_reg_n_0_[0]
    SLICE_X47Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.864 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.864    accel0/p_0_in[3]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.447     1.885    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism             -0.291     1.594    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.092     1.686    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.187ns (46.035%)  route 0.219ns (53.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.219     1.871    accel0/clkcount_reg_n_0_[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.046     1.917 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.917    accel0/p_0_in[2]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.447     1.885    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism             -0.291     1.594    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.107     1.701    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.902%)  route 0.219ns (54.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.219     1.871    accel0/clkcount_reg_n_0_[0]
    SLICE_X47Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.916    accel0/p_0_in[1]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.447     1.885    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism             -0.291     1.594    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.091     1.685    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.173     1.824    accel0/clkcount_reg_n_0_[6]
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.042     1.866 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.866    accel0/p_0_in[7]
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.471     1.909    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism             -0.398     1.511    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.107     1.618    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.236     1.486    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.128     1.614 r  accel0/clkcount_reg[4]/Q
                         net (fo=3, routed)           0.116     1.730    accel0/clkcount_reg_n_0_[4]
    SLICE_X47Y72         LUT6 (Prop_lut6_I0_O)        0.098     1.828 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    accel0/p_0_in[5]
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.447     1.885    accel0/clk
    SLICE_X47Y72         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism             -0.399     1.486    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.092     1.578    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.173     1.824    accel0/clkcount_reg_n_0_[6]
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.869    accel0/p_0_in[6]
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.471     1.909    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism             -0.398     1.511    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.091     1.602    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.261     1.511    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.652 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.237     1.888    accel0/clkcount_reg_n_0_[0]
    SLICE_X48Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.933 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    accel0/p_0_in[0]
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.471     1.909    accel0/clk
    SLICE_X48Y72         FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism             -0.398     1.511    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.092     1.603    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y72  accel0/clkcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y72  accel0/clkcount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y72  accel0/clkcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y72  accel0/clkcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y72  accel0/clkcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y72  accel0/clkcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y72  accel0/clkcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y72  accel0/clkcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72  accel0/clkcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72  accel0/clkcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72  accel0/clkcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72  accel0/clkcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72  accel0/clkcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y72  accel0/clkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y72  accel0/clkcount_reg[3]/C



