Sequence,addr(hex), wr_value(hex), rd_back(hex), note, ,,
1,5, 01F40A04, 01F40A04, #paras for calibration,,,
2,15,630000,15,630000,630000,  #configure ADC timing,
3,16,0,16,0,0,       #configure ADC timing,
4,17,90009,17,90009,90009, #configure ADC timing,
5,18,600060,18,600060,600060,#configure ADC timing,
6,19,40004,19,40004,40004, #configure ADC timing,
7,1A, 2E002E,     1A, 2E002E,     2E002E,  #configure ADC timing,   
8,1B,360036,     1B,360036,360036, #configure ADC timing,
9,1C,600060,     1C,600060,600060, #configure ADC timing,
10,1D,40004,      1D,40004,40004, #configure ADC timing,
11,1E, A000A,      1E, A000A,      A000A, #configure ADC timing,
12,1F,250025,     1F,250025,250025, #configure ADC timing,
13,20,600060,20,600060,600060, #configure ADC timing,
14,21,40004,21,40004,40004, #configure ADC timing,
15,23,40003,40003,    #configure phase of ADC timing,,,
16,24, C0003,    C0003,    #configure phase of ADC timing,,,
17,25,40004,40004,    #configure phase of ADC timing,,,
18,26,40002,40002,    #configure phase of ADC timing,,,
19,27,130002,130002,   #configure phase of ADC timing,,,
20,28, C0002,    C0002,    #configure phase of ADC timing,,,
21,23,40003,40003,      #configure phase of ADC timing,,,
22,24, C0003,     C0003,      #configure phase of ADC timing,,,
23,25,80040004,80040004,   #configure phase of ADC timing,,,
24,26,40002,40002,      #configure phase of ADC timing,,,
25,27,130002,130002,     #configure phase of ADC timing,,,
26,28, 800C0002,  800C0002,   #configure phase of ADC timing,,,
27,23,40003,40003,      #configure phase of ADC timing,,,
28,24, C0003,     C0003,      #configure phase of ADC timing,,,
29,25,40004,40004,       #configure phase of ADC timing,,,
30,26,40002,40002,       #configure phase of ADC timing,,,
31,27,130002,130002,      #configure phase of ADC timing,,,
32,28, C0002,     C0002,       #configure phase of ADC timing,,,
33,23,40003,40003,       #configure phase of ADC timing,,,
34,24, C0003,     C0003,       #configure phase of ADC timing,,,
35,25,80040004,80040004,    #configure phase of ADC timing,,,
36,26,40002,40002,       #configure phase of ADC timing,,,
37,27,130002,130002,      #configure phase of ADC timing,,,
38,28, 800C0002,  800C0002,    #configure phase of ADC timing,,,
39,0,4, / ,   #time stampe reset,,,
40,0,4, / ,   #time stampe reset,,,
41,1,1, / ,   #SPI Reset,,,
42,1,1, / ,   #SPI Reset,,,
43,1,2, / ,   #ADC soft_reset,,,
44,1,2, / ,   #ADC soft_reset,,,
45,4,4040404,4040404, #ADC sync LOC,,,
46,E,4040404,4040404, #ADC sync LOC,,,
47,6,40, / , #ADC sync phase_inverted, ,,
48,F,40, / , #ADC sync phase_inverted,,,
49,6, BF, / , #ADC sync phase,,,
50,F, BF, / , #ADC sync phase,,,
51,6, BF, / , #ADC sync phase,,,
52,F, BF, / , #ADC sync phase,,,
53,10,0,0, #FPGA-DAC & ASIC-DAC disable,,,
54,12,2,2, #disable all calibraton pluse,,,
55,3,1230000,1230000, #test pattern ,,,
56,9,0,0,   #data stream disable, ,,
57,200,0,0,#FE-ADC 1 WR SPI,,,
58,201,0,0,#FE-ADC 1 WR SPI,,,
59,202,0,0,#FE-ADC 1 WR SPI,,,
60,203,0,0,#FE-ADC 1 WR SPI,,,
61,204,0,0,#FE-ADC 1 WR SPI,,,
62,205,0,0,#FE-ADC 1 WR SPI,,,
63,206,0,0,#FE-ADC 1 WR SPI,,,
64,207,0,0,#FE-ADC 1 WR SPI,,,
65,208,0,0,#FE-ADC 1 WR SPI,,,
66,209,0,0,#FE-ADC 2 WR SPI,,,
67,20A,0,0,#FE-ADC 2 WR SPI,,,
68,20B,0,0,#FE-ADC 2 WR SPI,,,
69,20C,0,0,#FE-ADC 2 WR SPI,,,
70,20D,0,0,#FE-ADC 2 WR SPI,,,
71,20E,0,0,#FE-ADC 2 WR SPI,,,
72,20F,0,0,#FE-ADC 2 WR SPI,,,
73,210,0,0,#FE-ADC 2 WR SPI,,,
74,211,0,0,#FE-ADC 2 WR SPI,,,
75,212,0,0,#FE-ADC 3 WR SPI, ,,
76,213,0,0,#FE-ADC 3 WR SPI,,,
77,214,0,0,#FE-ADC 3 WR SPI,,,
78,215,0,0,#FE-ADC 3 WR SPI,,,
79,216,0,0,#FE-ADC 3 WR SPI,,,
80,217,0,0,#FE-ADC 3 WR SPI,,,
81,218,0,0,#FE-ADC 3 WR SPI,,,
82,219,0,0,#FE-ADC 3 WR SPI,,,
83,21A,0,0,#FE-ADC 3 WR SPI,,,
84,21B,0,0,#FE-ADC 4 WR SPI,,,
85,21C,0,0,#FE-ADC 4 WR SPI,,,
86,21D,0,0,#FE-ADC 4 WR SPI,,,
87,21E,0,0,#FE-ADC 4 WR SPI,,,
88,21F,0,0,#FE-ADC 4 WR SPI,,,
89,220,0,0,#FE-ADC 4 WR SPI,,,
90,221,0,0,#FE-ADC 4 WR SPI,,,
91,222,0,0,#FE-ADC 4 WR SPI,,,
92,223,0,0,#FE-ADC 4 WR SPI,,,
93,224,0,0,#FE-ADC 5 WR SPI,,,
94,225,0,0,#FE-ADC 5 WR SPI,,,
95,226,0,0,#FE-ADC 5 WR SPI,,,
96,227,0,0,#FE-ADC 5 WR SPI,,,
97,228,0,0,#FE-ADC 5 WR SPI,,,
98,229,0,0,#FE-ADC 5 WR SPI,,,
99,22A,0,0,#FE-ADC 5 WR SPI,,,
100,22B,0,0,#FE-ADC 5 WR SPI,,,
101,22C,0,0,#FE-ADC 5 WR SPI,,,
102,22D,0,0,#FE-ADC 6 WR SPI,,,
103,22E,0,0,#FE-ADC 6 WR SPI,  ,,
104,22F,0,0,#FE-ADC 6 WR SPI,,,
105,230,0,0,#FE-ADC 6 WR SPI,,,
106,231,0,0,#FE-ADC 6 WR SPI,,,
107,232,0,0,#FE-ADC 6 WR SPI,,,
108,233,0,0,#FE-ADC 6 WR SPI,,,
109,234,0,0,#FE-ADC 6 WR SPI,,,
110,235,0,0,#FE-ADC 6 WR SPI,   ,,
111,236,0,0,#FE-ADC 7 WR SPI,,,
112,237,0,0,#FE-ADC 7 WR SPI,      ,,
113,238,0,0,#FE-ADC 7 WR SPI,,,
114,239,0,0,#FE-ADC 7 WR SPI,,,
115,23A,0,0,#FE-ADC 7 WR SPI,,,
116,23B,0,0,#FE-ADC 7 WR SPI,,,
117,23C,0,0,#FE-ADC 7 WR SPI,,,
118,23D,0,0,#FE-ADC 7 WR SPI,,,
119,23E,0,0,#FE-ADC 7 WR SPI,    ,,
120,23F,0,0,#FE-ADC 8 WR SPI,,,
121,240,0,0,#FE-ADC 8 WR SPI,,,
122,241,0,0,#FE-ADC 8 WR SPI,,,
123,242,0,0,#FE-ADC 8 WR SPI,,,
124,243,0,0,#FE-ADC 8 WR SPI,,,
125,244,0,0,#FE-ADC 8 WR SPI,,,
126,245,0,0,#FE-ADC 8 WR SPI,,,
127,246,0,0,#FE-ADC 8 WR SPI,,,
128,247,0,0,#FE-ADC 8 WR SPI,    ,,
129,2,1,         /,       #SPI WRITE to FE&ADC       ,,,
130,3,1230000,1230000,    #test pattern ,delay purpose, useless,
131,3,1230000,1230000,    #test pattern ,delay purpose, useless,
132,3,1230000,1230000,    #test pattern ,delay purpose, useless,
133,2,1,         /,       #SPI WRITE to FE&ADC ,      ,,
134,3,1230000,1230000,    #test pattern ,delay purpose, useless,
135,3,1230000,1230000,    #test pattern ,delay purpose, useless,
136,3,1230000,1230000,    #test pattern ,delay purpose, useless,
137,2,1,         /,       #SPI WRITE to FE&ADC ,      ,,
138,3,1230000,1230000,    #test pattern ,delay purpose, useless,
139,3,1230000,1230000,    #test pattern ,delay purpose, useless,
140,3,1230000,1230000,    #test pattern ,delay purpose, useless,
141,2,1,         /,       #SPI WRITE to FE&ADC ,      ,,
142,3,1230000,1230000,    #test pattern ,delay purpose, useless,
143,9,9,9,       #enable data stream ,,,
144,9,9,9,       #enable data stream ,   ,,
145,0,4,        /,       #time stampe reset, ,,
146,0,4,        /,       #time stampe reset, ,,
