Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 32232981b3af4ca5ad01a7376be3c52e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_ParallelMultiplier_behav xil_defaultlib.test_ParallelMultiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port pp_in [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:7]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port pp_in [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:8]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port pp_in [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:9]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port pp_in [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:12]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.srcs/sources_1/new/ParallelMultiplier.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P8-4/P8-4.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.MultiPP
Compiling module xil_defaultlib.ParallelMultiplier
Compiling module xil_defaultlib.test_ParallelMultiplier
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_ParallelMultiplier_behav
