Analysis & Synthesis report for final
Mon May 20 11:19:44 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Parameter Settings for User Entity Instance: scan_led3:inst3|counter8:inst|74161:inst
 10. Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_divide:Div0
 11. Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_divide:Mod0
 12. Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: final_distance:inst9|average:inst1|lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: final_distance:inst9|distance:inst|lpm_divide:Div0
 16. lpm_mult Parameter Settings by Entity Instance
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 20 11:19:44 2019        ;
; Quartus II Version                 ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                      ; final                                        ;
; Top-level Entity Name              ; final                                        ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 1,146                                        ;
;     Total combinational functions  ; 1,146                                        ;
;     Dedicated logic registers      ; 97                                           ;
; Total registers                    ; 97                                           ;
; Total pins                         ; 15                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; final              ; final              ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                             ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------+
; final.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/final.bdf                  ;
; trig.vhd                         ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/trig.vhd                   ;
; exchange.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/exchange.vhd               ;
; pj6.vhd                          ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/pj6.vhd                    ;
; voice.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/voice.bdf                  ;
; Yinpin.vhd                       ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/Yinpin.vhd                 ;
; Fenpinqi.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/Fenpinqi.vhd               ;
; statue.vhd                       ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/statue.vhd                 ;
; final_distance.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/final_distance.bdf         ;
; average.vhd                      ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/average.vhd                ;
; distance.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/distance.vhd               ;
; disout.vhd                       ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/disout.vhd                 ;
; keeptime.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/keeptime.vhd               ;
; scan_led3.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/scan_led3.bdf              ;
; 7449.bdf                         ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/7449.bdf                               ;
; mux4_3_1.vhd                     ; yes             ; Auto-Found VHDL File                     ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/mux4_3_1.vhd               ;
; counter8.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/counter8.bdf               ;
; 74161.tdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf                              ;
; aglobal.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/aglobal.inc                              ;
; f74161.bdf                       ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf                             ;
; decoder3_8.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/decoder3_8.bdf             ;
; 74138.bdf                        ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/others/maxplus2/74138.bdf                              ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;
; abs_divider.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/abs_divider.inc                          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;
; aglobal90.inc                    ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/aglobal90.inc                            ;
; db/lpm_divide_5dm.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_divide_5dm.tdf      ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/sign_div_unsign_fkh.tdf ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/alt_u_div_00f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_mkc.tdf         ;
; db/lpm_divide_a5m.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_divide_a5m.tdf      ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/sign_div_unsign_hkh.tdf ;
; db/alt_u_div_40f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/alt_u_div_40f.tdf       ;
; db/lpm_divide_7so.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_divide_7so.tdf      ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/abs_divider_kbg.tdf     ;
; db/alt_u_div_2re.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/alt_u_div_2re.tdf       ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_3dc.tdf         ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_4dc.tdf         ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_8dc.tdf         ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_5dc.tdf         ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_6dc.tdf         ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_7dc.tdf         ;
; db/lpm_abs_ui9.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_abs_ui9.tdf         ;
; db/lpm_abs_ek9.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_abs_ek9.tdf         ;
; db/add_sub_e6f.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_e6f.tdf         ;
; db/add_sub_u4f.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_u4f.tdf         ;
; db/lpm_divide_gem.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_divide_gem.tdf      ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/sign_div_unsign_qlh.tdf ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/alt_u_div_k2f.tdf       ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;
; multcore.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/multcore.inc                             ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/bypassff.inc                             ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altshift.inc                             ;
; multcore.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/multcore.tdf                             ;
; csa_add.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/csa_add.inc                              ;
; mpar_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.inc                             ;
; muleabz.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/muleabz.inc                              ;
; mul_lfrg.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mul_lfrg.inc                             ;
; mul_boothc.inc                   ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mul_boothc.inc                           ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                       ;
; dffpipe.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/dffpipe.inc                              ;
; mpar_add.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/mpar_add.tdf                             ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                          ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/addcore.inc                              ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/look_add.inc                             ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                  ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/alt_mercury_add_sub.inc                  ;
; db/add_sub_05h.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_05h.tdf         ;
; db/add_sub_ufh.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_ufh.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                             ; c:/altera/90sp1/quartus/libraries/megafunctions/altshift.tdf                             ;
; db/lpm_divide_pfm.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/lpm_divide_pfm.tdf      ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/sign_div_unsign_5nh.tdf ;
; db/alt_u_div_nte.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/alt_u_div_nte.tdf       ;
; db/add_sub_kec.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_kec.tdf         ;
; db/add_sub_9dc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_9dc.tdf         ;
; db/add_sub_adc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_adc.tdf         ;
; db/add_sub_bdc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_bdc.tdf         ;
; db/add_sub_jec.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Users/admin/Desktop/数字系统/数字系统(逻辑)/倒车雷达(组做)/db/add_sub_jec.tdf         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,146               ;
;                                             ;                     ;
; Total combinational functions               ; 1146                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 229                 ;
;     -- 3 input functions                    ; 334                 ;
;     -- <=2 input functions                  ; 583                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 744                 ;
;     -- arithmetic mode                      ; 402                 ;
;                                             ;                     ;
; Total registers                             ; 97                  ;
;     -- Dedicated logic registers            ; 97                  ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 15                  ;
; Maximum fan-out node                        ; exchange:inst1|clk2 ;
; Maximum fan-out                             ; 51                  ;
; Total fan-out                               ; 3232                ;
; Average fan-out                             ; 2.57                ;
+---------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |final                                         ; 1146 (3)          ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |final                                                                                                                                                           ; work         ;
;    |exchange:inst1|                            ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|exchange:inst1                                                                                                                                            ; work         ;
;    |final_distance:inst9|                      ; 980 (0)           ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9                                                                                                                                      ; work         ;
;       |average:inst1|                          ; 190 (39)          ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|average:inst1                                                                                                                        ; work         ;
;          |lpm_divide:Div0|                     ; 151 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0                                                                                                        ; work         ;
;             |lpm_divide_gem:auto_generated|    ; 151 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated                                                                          ; work         ;
;                |sign_div_unsign_qlh:divider|   ; 151 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider                                              ; work         ;
;                   |alt_u_div_k2f:divider|      ; 151 (151)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|average:inst1|lpm_divide:Div0|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_k2f:divider                        ; work         ;
;       |disout:inst3|                           ; 432 (17)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3                                                                                                                         ; work         ;
;          |lpm_divide:Div0|                     ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0                                                                                                         ; work         ;
;             |lpm_divide_5dm:auto_generated|    ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                           ; work         ;
;                |sign_div_unsign_fkh:divider|   ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider                                               ; work         ;
;                   |alt_u_div_00f:divider|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider                         ; work         ;
;          |lpm_divide:Div1|                     ; 268 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1                                                                                                         ; work         ;
;             |lpm_divide_7so:auto_generated|    ; 268 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated                                                                           ; work         ;
;                |abs_divider_kbg:divider|       ; 268 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider                                                   ; work         ;
;                   |add_sub_e6f:compl_add_quot| ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|add_sub_e6f:compl_add_quot                        ; work         ;
;                   |alt_u_div_2re:divider|      ; 245 (149)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider                             ; work         ;
;                      |add_sub_8dc:add_sub_16|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_16      ; work         ;
;                      |add_sub_8dc:add_sub_17|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_17      ; work         ;
;                      |add_sub_8dc:add_sub_18|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_18      ; work         ;
;                      |add_sub_8dc:add_sub_19|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_19      ; work         ;
;                      |add_sub_8dc:add_sub_20|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_20      ; work         ;
;                      |add_sub_8dc:add_sub_21|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_21      ; work         ;
;                      |add_sub_8dc:add_sub_22|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_22      ; work         ;
;                      |add_sub_8dc:add_sub_23|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_23      ; work         ;
;                      |add_sub_8dc:add_sub_24|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_24      ; work         ;
;                      |add_sub_8dc:add_sub_25|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_25      ; work         ;
;                      |add_sub_8dc:add_sub_26|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_26      ; work         ;
;                      |add_sub_8dc:add_sub_27|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_27      ; work         ;
;                      |add_sub_8dc:add_sub_28|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_28      ; work         ;
;                      |add_sub_8dc:add_sub_29|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_29      ; work         ;
;                      |add_sub_8dc:add_sub_30|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_30      ; work         ;
;                      |add_sub_8dc:add_sub_31|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|alt_u_div_2re:divider|add_sub_8dc:add_sub_31      ; work         ;
;                   |lpm_abs_ek9:my_abs_num|     ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Div1|lpm_divide_7so:auto_generated|abs_divider_kbg:divider|lpm_abs_ek9:my_abs_num                            ; work         ;
;          |lpm_divide:Mod0|                     ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0                                                                                                         ; work         ;
;             |lpm_divide_a5m:auto_generated|    ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated                                                                           ; work         ;
;                |sign_div_unsign_hkh:divider|   ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider                                               ; work         ;
;                   |alt_u_div_40f:divider|      ; 99 (99)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_divide:Mod0|lpm_divide_a5m:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_40f:divider                         ; work         ;
;          |lpm_mult:Mult0|                      ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_mult:Mult0                                                                                                          ; work         ;
;             |multcore:mult_core|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core                                                                                       ; work         ;
;       |distance:inst|                          ; 358 (17)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst                                                                                                                        ; work         ;
;          |lpm_divide:Div0|                     ; 341 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0                                                                                                        ; work         ;
;             |lpm_divide_pfm:auto_generated|    ; 341 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated                                                                          ; work         ;
;                |sign_div_unsign_5nh:divider|   ; 341 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;                   |alt_u_div_nte:divider|      ; 341 (214)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider                        ; work         ;
;                      |add_sub_jec:add_sub_9|   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_jec:add_sub_9  ; work         ;
;                      |add_sub_kec:add_sub_10|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_10 ; work         ;
;                      |add_sub_kec:add_sub_11|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_11 ; work         ;
;                      |add_sub_kec:add_sub_12|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_12 ; work         ;
;                      |add_sub_kec:add_sub_13|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_13 ; work         ;
;                      |add_sub_kec:add_sub_14|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_14 ; work         ;
;                      |add_sub_kec:add_sub_15|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_15 ; work         ;
;                      |add_sub_kec:add_sub_16|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_16 ; work         ;
;                      |add_sub_kec:add_sub_17|  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_17 ; work         ;
;                      |add_sub_kec:add_sub_18|  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_18 ; work         ;
;                      |add_sub_kec:add_sub_19|  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_19 ; work         ;
;                      |add_sub_kec:add_sub_20|  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|final_distance:inst9|distance:inst|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_nte:divider|add_sub_kec:add_sub_20 ; work         ;
;    |keeptime:inst2|                            ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|keeptime:inst2                                                                                                                                            ; work         ;
;    |pj6:inst15|                                ; 15 (15)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|pj6:inst15                                                                                                                                                ; work         ;
;    |scan_led3:inst3|                           ; 28 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3                                                                                                                                           ; work         ;
;       |7449:inst3|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|7449:inst3                                                                                                                                ; work         ;
;       |counter8:inst|                          ; 3 (0)             ; 4 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|counter8:inst                                                                                                                             ; work         ;
;          |74161:inst|                          ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|counter8:inst|74161:inst                                                                                                                  ; work         ;
;             |f74161:sub|                       ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|counter8:inst|74161:inst|f74161:sub                                                                                                       ; work         ;
;       |decoder3_8:inst4|                       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|decoder3_8:inst4                                                                                                                          ; work         ;
;          |74138:inst|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|decoder3_8:inst4|74138:inst                                                                                                               ; work         ;
;       |mux4_3_1:inst5|                         ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|scan_led3:inst3|mux4_3_1:inst5                                                                                                                            ; work         ;
;    |statue:inst10|                             ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|statue:inst10                                                                                                                                             ; work         ;
;    |trig:inst|                                 ; 28 (28)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|trig:inst                                                                                                                                                 ; work         ;
;    |voice:inst5|                               ; 28 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|voice:inst5                                                                                                                                               ; work         ;
;       |Fenpinqi:inst|                          ; 22 (22)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|voice:inst5|Fenpinqi:inst                                                                                                                                 ; work         ;
;       |Yinpin:inst2|                           ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final|voice:inst5|Yinpin:inst2                                                                                                                                  ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 19    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |final|scan_led3:inst3|mux4_3_1:inst5|dout[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scan_led3:inst3|counter8:inst|74161:inst ;
+------------------------+------------+-------------------------------------------------+
; Parameter Name         ; Value      ; Type                                            ;
+------------------------+------------+-------------------------------------------------+
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                  ;
+------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                                  ;
; LPM_WIDTHD             ; 9              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_a5m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                  ;
; LPM_WIDTHD             ; 5              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_7so ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_distance:inst9|average:inst1|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_gem ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_distance:inst9|disout:inst3|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-------------------------------------+
; Parameter Name                                 ; Value      ; Type                                ;
+------------------------------------------------+------------+-------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                      ;
; LPM_WIDTHA                                     ; 10         ; Untyped                             ;
; LPM_WIDTHB                                     ; 8          ; Untyped                             ;
; LPM_WIDTHP                                     ; 18         ; Untyped                             ;
; LPM_WIDTHR                                     ; 18         ; Untyped                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                             ;
; LATENCY                                        ; 0          ; Untyped                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped                             ;
; USE_EAB                                        ; OFF        ; Untyped                             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                             ;
+------------------------------------------------+------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_distance:inst9|distance:inst|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_pfm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                           ;
+---------------------------------------+--------------------------------------------------+
; Name                                  ; Value                                            ;
+---------------------------------------+--------------------------------------------------+
; Number of entity instances            ; 1                                                ;
; Entity Instance                       ; final_distance:inst9|disout:inst3|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                               ;
;     -- LPM_WIDTHB                     ; 8                                                ;
;     -- LPM_WIDTHP                     ; 18                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                               ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                              ;
;     -- USE_EAB                        ; OFF                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                               ;
+---------------------------------------+--------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 20 11:19:28 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final
Info: Found 1 design units, including 1 entities, in source file final.bdf
    Info: Found entity 1: final
Info: Elaborating entity "final" for the top level hierarchy
Warning: Using design file trig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: trig-arch
    Info: Found entity 1: trig
Info: Elaborating entity "trig" for hierarchy "trig:inst"
Warning: Using design file exchange.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: exchange-arch
    Info: Found entity 1: exchange
Info: Elaborating entity "exchange" for hierarchy "exchange:inst1"
Warning: Using design file pj6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: pj6-arch
    Info: Found entity 1: pj6
Info: Elaborating entity "pj6" for hierarchy "pj6:inst15"
Warning (10492): VHDL Process Statement warning at pj6.vhd(57): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file voice.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: voice
Info: Elaborating entity "voice" for hierarchy "voice:inst5"
Warning: Using design file Yinpin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Yinpin-rtl
    Info: Found entity 1: Yinpin
Info: Elaborating entity "Yinpin" for hierarchy "voice:inst5|Yinpin:inst2"
Warning: Using design file Fenpinqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Fenpinqi-arch
    Info: Found entity 1: Fenpinqi
Info: Elaborating entity "Fenpinqi" for hierarchy "voice:inst5|Fenpinqi:inst"
Warning: Using design file statue.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: statue-fun
    Info: Found entity 1: statue
Info: Elaborating entity "statue" for hierarchy "statue:inst10"
Warning: Using design file final_distance.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: final_distance
Info: Elaborating entity "final_distance" for hierarchy "final_distance:inst9"
Warning: Using design file average.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: average-average_arch
    Info: Found entity 1: average
Info: Elaborating entity "average" for hierarchy "final_distance:inst9|average:inst1"
Warning: Using design file distance.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: distance-distance_arch
    Info: Found entity 1: distance
Info: Elaborating entity "distance" for hierarchy "final_distance:inst9|distance:inst"
Warning: Using design file disout.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: disout-test
    Info: Found entity 1: disout
Info: Elaborating entity "disout" for hierarchy "final_distance:inst9|disout:inst3"
Warning: Using design file keeptime.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: keeptime-arc1
    Info: Found entity 1: keeptime
Info: Elaborating entity "keeptime" for hierarchy "keeptime:inst2"
Warning: Using design file scan_led3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: scan_led3
Info: Elaborating entity "scan_led3" for hierarchy "scan_led3:inst3"
Info: Elaborating entity "7449" for hierarchy "scan_led3:inst3|7449:inst3"
Info: Elaborated megafunction instantiation "scan_led3:inst3|7449:inst3"
Warning: Using design file mux4_3_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux4_3_1-rtl
    Info: Found entity 1: mux4_3_1
Info: Elaborating entity "mux4_3_1" for hierarchy "scan_led3:inst3|mux4_3_1:inst5"
Warning (10492): VHDL Process Statement warning at mux4_3_1.vhd(13): signal "d0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux4_3_1.vhd(15): signal "d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux4_3_1.vhd(16): signal "d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file counter8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: counter8
Info: Elaborating entity "counter8" for hierarchy "scan_led3:inst3|counter8:inst"
Info: Elaborating entity "74161" for hierarchy "scan_led3:inst3|counter8:inst|74161:inst"
Info: Elaborated megafunction instantiation "scan_led3:inst3|counter8:inst|74161:inst"
Info: Elaborating entity "f74161" for hierarchy "scan_led3:inst3|counter8:inst|74161:inst|f74161:sub"
Info: Elaborated megafunction instantiation "scan_led3:inst3|counter8:inst|74161:inst|f74161:sub", which is child of megafunction instantiation "scan_led3:inst3|counter8:inst|74161:inst"
Warning: Using design file decoder3_8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: decoder3_8
Info: Elaborating entity "decoder3_8" for hierarchy "scan_led3:inst3|decoder3_8:inst4"
Info: Elaborating entity "74138" for hierarchy "scan_led3:inst3|decoder3_8:inst4|74138:inst"
Info: Elaborated megafunction instantiation "scan_led3:inst3|decoder3_8:inst4|74138:inst"
Info: Ignored 2 buffer(s)
    Info: Ignored 2 CARRY buffer(s)
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer inst6~synth
    Warning: Found clock multiplexer inst6~synth
    Warning: Found clock multiplexer statue:inst10|process_0~synth
    Warning: Found clock multiplexer statue:inst10|q[3]~synth
    Warning: Found clock multiplexer statue:inst10|q[2]~synth
Info: Inferred 6 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_distance:inst9|disout:inst3|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_distance:inst9|disout:inst3|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_distance:inst9|disout:inst3|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_distance:inst9|average:inst1|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "final_distance:inst9|disout:inst3|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "final_distance:inst9|distance:inst|Div0"
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_divide:Div0"
Info: Instantiated megafunction "final_distance:inst9|disout:inst3|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info: Found entity 1: lpm_divide_5dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info: Found entity 1: sign_div_unsign_fkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info: Found entity 1: alt_u_div_00f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_divide:Mod0"
Info: Instantiated megafunction "final_distance:inst9|disout:inst3|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "9"
    Info: Parameter "LPM_WIDTHD" = "9"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf
    Info: Found entity 1: lpm_divide_a5m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info: Found entity 1: sign_div_unsign_hkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf
    Info: Found entity 1: alt_u_div_40f
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_divide:Div1"
Info: Instantiated megafunction "final_distance:inst9|disout:inst3|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7so.tdf
    Info: Found entity 1: lpm_divide_7so
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info: Found entity 1: abs_divider_kbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2re.tdf
    Info: Found entity 1: alt_u_div_2re
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_ui9.tdf
    Info: Found entity 1: lpm_abs_ui9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_ek9.tdf
    Info: Found entity 1: lpm_abs_ek9
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e6f.tdf
    Info: Found entity 1: add_sub_e6f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_u4f.tdf
    Info: Found entity 1: add_sub_u4f
Info: Elaborated megafunction instantiation "final_distance:inst9|average:inst1|lpm_divide:Div0"
Info: Instantiated megafunction "final_distance:inst9|average:inst1|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf
    Info: Found entity 1: lpm_divide_gem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info: Found entity 1: sign_div_unsign_qlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Instantiated megafunction "final_distance:inst9|disout:inst3|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "18"
    Info: Parameter "LPM_WIDTHR" = "18"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf
    Info: Found entity 1: add_sub_05h
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf
    Info: Found entity 1: add_sub_ufh
Info: Elaborated megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "final_distance:inst9|disout:inst3|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "final_distance:inst9|distance:inst|lpm_divide:Div0"
Info: Instantiated megafunction "final_distance:inst9|distance:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "21"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf
    Info: Found entity 1: lpm_divide_pfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_nte.tdf
    Info: Found entity 1: alt_u_div_nte
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf
    Info: Found entity 1: add_sub_kec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info: Found entity 1: add_sub_9dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info: Found entity 1: add_sub_adc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf
    Info: Found entity 1: add_sub_bdc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf
    Info: Found entity 1: add_sub_jec
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "bsg[3]" is stuck at VCC
Info: Implemented 1161 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 13 output pins
    Info: Implemented 1146 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 292 megabytes
    Info: Processing ended: Mon May 20 11:19:44 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:14


