-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

-- DATE "04/07/2016 17:28:54"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	dummy_tennis IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_SYNC : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	CLOCK2_50 : IN std_logic;
	FPGA_I2C_SCLK : OUT std_logic;
	FPGA_I2C_SDAT : INOUT std_logic;
	AUD_XCK : OUT std_logic;
	AUD_DACLRCK : IN std_logic;
	AUD_ADCLRCK : IN std_logic;
	AUD_BCLK : IN std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACDAT : OUT std_logic
	);
END dummy_tennis;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF dummy_tennis IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_AUD_DACLRCK : std_logic;
SIGNAL ww_AUD_ADCLRCK : std_logic;
SIGNAL ww_AUD_BCLK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~37_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|rom_address_counter~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|rom_address_counter~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Add0~3_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Add0~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Add0~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector1~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector2~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector2~2_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector3~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init~13_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init~15_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Add0~2_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Equal0~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector2~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector0~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|transfer_data~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|transfer_data~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|send_start_bit~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|send_start_bit~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|send_stop_bit~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|send_stop_bit~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver~13_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|new_clk~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector1~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector2~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector2~1_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Selector6~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ : std_logic;
SIGNAL \sm|cfg|num_bits_to_transfer~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|current_bit~3_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|current_bit[1]~1_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|current_bit~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector3~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector3~1_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|current_bit~2_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector4~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector6~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~38\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~33_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~34\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~29_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~30\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~25_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~26\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~17_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~18\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~21_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~22\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~13_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~14\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~9_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~10\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~5_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~6\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|Add0~1_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Selector5~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out[7]~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~13_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~14_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~11_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~12_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~15_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~11_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out[7]~5_combout\ : std_logic;
SIGNAL \sm|cfg|data_to_transfer[7]~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|current_byte[6]~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out[6]~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out[6]~2_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~21_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~22_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~3_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~13_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~6_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~7_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~9_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~8_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~10_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~10_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~16_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~19_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~17_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~18_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~20_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~12_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Mux0~4_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~24_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~23_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~25_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~6_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~14_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~5_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~8_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~9_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~2_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~4_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~4_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|Ram0~3_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|data_out~7_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|Mux0~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|i2c_sdata~1_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|i2c_sdata~2_combout\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~26\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~6\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \dm|Add4~25_sumout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \fr|Add0~29_sumout\ : std_logic;
SIGNAL \fr|rate_counter[6]~1_combout\ : std_logic;
SIGNAL \fr|Add0~30\ : std_logic;
SIGNAL \fr|Add0~37_sumout\ : std_logic;
SIGNAL \fr|Add0~38\ : std_logic;
SIGNAL \fr|Add0~77_sumout\ : std_logic;
SIGNAL \fr|Add0~78\ : std_logic;
SIGNAL \fr|Add0~9_sumout\ : std_logic;
SIGNAL \fr|Add0~10\ : std_logic;
SIGNAL \fr|Add0~5_sumout\ : std_logic;
SIGNAL \fr|Add0~6\ : std_logic;
SIGNAL \fr|Add0~1_sumout\ : std_logic;
SIGNAL \fr|Add0~2\ : std_logic;
SIGNAL \fr|Add0~45_sumout\ : std_logic;
SIGNAL \fr|rate_counter[6]~3_combout\ : std_logic;
SIGNAL \fr|Add0~46\ : std_logic;
SIGNAL \fr|Add0~25_sumout\ : std_logic;
SIGNAL \fr|Add0~26\ : std_logic;
SIGNAL \fr|Add0~49_sumout\ : std_logic;
SIGNAL \fr|rate_counter[8]~4_combout\ : std_logic;
SIGNAL \fr|Add0~50\ : std_logic;
SIGNAL \fr|Add0~53_sumout\ : std_logic;
SIGNAL \fr|rate_counter[9]~5_combout\ : std_logic;
SIGNAL \fr|Add0~54\ : std_logic;
SIGNAL \fr|Add0~57_sumout\ : std_logic;
SIGNAL \fr|rate_counter[10]~6_combout\ : std_logic;
SIGNAL \fr|Add0~58\ : std_logic;
SIGNAL \fr|Add0~41_sumout\ : std_logic;
SIGNAL \fr|Add0~42\ : std_logic;
SIGNAL \fr|Add0~61_sumout\ : std_logic;
SIGNAL \fr|rate_counter[12]~7_combout\ : std_logic;
SIGNAL \fr|Equal0~1_combout\ : std_logic;
SIGNAL \fr|Add0~62\ : std_logic;
SIGNAL \fr|Add0~33_sumout\ : std_logic;
SIGNAL \fr|rate_counter[13]~2_combout\ : std_logic;
SIGNAL \fr|Add0~34\ : std_logic;
SIGNAL \fr|Add0~21_sumout\ : std_logic;
SIGNAL \fr|Add0~22\ : std_logic;
SIGNAL \fr|Add0~65_sumout\ : std_logic;
SIGNAL \fr|rate_counter[15]~8_combout\ : std_logic;
SIGNAL \fr|Add0~66\ : std_logic;
SIGNAL \fr|Add0~17_sumout\ : std_logic;
SIGNAL \fr|Add0~18\ : std_logic;
SIGNAL \fr|Add0~13_sumout\ : std_logic;
SIGNAL \fr|Add0~14\ : std_logic;
SIGNAL \fr|Add0~69_sumout\ : std_logic;
SIGNAL \fr|rate_counter[18]~9_combout\ : std_logic;
SIGNAL \fr|Add0~70\ : std_logic;
SIGNAL \fr|Add0~73_sumout\ : std_logic;
SIGNAL \fr|rate_counter[19]~10_combout\ : std_logic;
SIGNAL \fr|Equal0~2_combout\ : std_logic;
SIGNAL \fr|Equal0~3_combout\ : std_logic;
SIGNAL \fr|Equal0~0_combout\ : std_logic;
SIGNAL \fr|Equal0~4_combout\ : std_logic;
SIGNAL \fr|rate_counter[2]~0_combout\ : std_logic;
SIGNAL \p2|Add1~26\ : std_logic;
SIGNAL \p2|Add1~5_sumout\ : std_logic;
SIGNAL \p2|Add0~26\ : std_logic;
SIGNAL \p2|Add0~5_sumout\ : std_logic;
SIGNAL \p2|p_out[1]~3_combout\ : std_logic;
SIGNAL \p2|Add1~6\ : std_logic;
SIGNAL \p2|Add1~1_sumout\ : std_logic;
SIGNAL \p2|Add0~6\ : std_logic;
SIGNAL \p2|Add0~1_sumout\ : std_logic;
SIGNAL \p2|p_out[2]~2_combout\ : std_logic;
SIGNAL \p2r|pos_out~0_combout\ : std_logic;
SIGNAL \p2|Add1~2\ : std_logic;
SIGNAL \p2|Add1~10\ : std_logic;
SIGNAL \p2|Add1~14\ : std_logic;
SIGNAL \p2|Add1~17_sumout\ : std_logic;
SIGNAL \p2|Add0~2\ : std_logic;
SIGNAL \p2|Add0~10\ : std_logic;
SIGNAL \p2|Add0~14\ : std_logic;
SIGNAL \p2|Add0~17_sumout\ : std_logic;
SIGNAL \p2|p_out[5]~6_combout\ : std_logic;
SIGNAL \p2r|pos_out~1_combout\ : std_logic;
SIGNAL \p2|Add0~18\ : std_logic;
SIGNAL \p2|Add0~21_sumout\ : std_logic;
SIGNAL \p2|Add1~18\ : std_logic;
SIGNAL \p2|Add1~21_sumout\ : std_logic;
SIGNAL \p2|p_out[6]~7_combout\ : std_logic;
SIGNAL \p2|p_out[1]~0_combout\ : std_logic;
SIGNAL \p2|Add0~9_sumout\ : std_logic;
SIGNAL \p2|Add1~9_sumout\ : std_logic;
SIGNAL \p2|p_out[3]~4_combout\ : std_logic;
SIGNAL \p2r|pos_out~2_combout\ : std_logic;
SIGNAL \p2|p_out[1]~1_combout\ : std_logic;
SIGNAL \p2|Add0~13_sumout\ : std_logic;
SIGNAL \p2|Add1~13_sumout\ : std_logic;
SIGNAL \p2|p_out[4]~5_combout\ : std_logic;
SIGNAL \p2r|pos_out~3_combout\ : std_logic;
SIGNAL \p2|Add0~25_sumout\ : std_logic;
SIGNAL \p2|Add1~25_sumout\ : std_logic;
SIGNAL \p2|p_out[0]~9_combout\ : std_logic;
SIGNAL \dc|Selector7~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_DRAW_BOTTOM_BAR~q\ : std_logic;
SIGNAL \dc|next_state.S_PREPARE_DRAW_BALL~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_PREPARE_DRAW_BALL~q\ : std_logic;
SIGNAL \dc|Selector5~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_DRAW_BALL~q\ : std_logic;
SIGNAL \dc|next_state.S_PREPARE_CLEAN~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_PREPARE_CLEAN~q\ : std_logic;
SIGNAL \dc|Selector0~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_CLEAN~q\ : std_logic;
SIGNAL \dc|next_state.S_PREPARE_DRAW_P1_BAR~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_PREPARE_DRAW_P1_BAR~q\ : std_logic;
SIGNAL \dc|Selector2~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_DRAW_P1_BAR~q\ : std_logic;
SIGNAL \dc|next_state.S_PREPARE_DRAW_P2_BAR~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_PREPARE_DRAW_P2_BAR~q\ : std_logic;
SIGNAL \dc|Selector3~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_DRAW_P2_BAR~q\ : std_logic;
SIGNAL \dc|select_op~1_combout\ : std_logic;
SIGNAL \dc|colour~0_combout\ : std_logic;
SIGNAL \dc|WideOr9~0_combout\ : std_logic;
SIGNAL \dc|select_op~0_combout\ : std_logic;
SIGNAL \dm|counter~1_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \dm|counter~0_combout\ : std_logic;
SIGNAL \dm|Add3~1_combout\ : std_logic;
SIGNAL \dm|LessThan3~8_combout\ : std_logic;
SIGNAL \p2|p_out[1]~8_combout\ : std_logic;
SIGNAL \dm|yout[4]~2_combout\ : std_logic;
SIGNAL \dm|yout[4]~1_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \p1|Add0~25_sumout\ : std_logic;
SIGNAL \p1|Add1~25_sumout\ : std_logic;
SIGNAL \p1|p_out[0]~9_combout\ : std_logic;
SIGNAL \p1|Add0~26\ : std_logic;
SIGNAL \p1|Add0~1_sumout\ : std_logic;
SIGNAL \p1|Add1~26\ : std_logic;
SIGNAL \p1|Add1~1_sumout\ : std_logic;
SIGNAL \p1|p_out[1]~3_combout\ : std_logic;
SIGNAL \p1|Add0~2\ : std_logic;
SIGNAL \p1|Add0~5_sumout\ : std_logic;
SIGNAL \p1|Add1~2\ : std_logic;
SIGNAL \p1|Add1~5_sumout\ : std_logic;
SIGNAL \p1|p_out[2]~4_combout\ : std_logic;
SIGNAL \p1r|pos_out~2_combout\ : std_logic;
SIGNAL \p1|p_out[1]~1_combout\ : std_logic;
SIGNAL \p1|Add0~6\ : std_logic;
SIGNAL \p1|Add0~9_sumout\ : std_logic;
SIGNAL \p1|Add1~6\ : std_logic;
SIGNAL \p1|Add1~9_sumout\ : std_logic;
SIGNAL \p1|p_out[3]~5_combout\ : std_logic;
SIGNAL \p1r|pos_out~0_combout\ : std_logic;
SIGNAL \p1|Add0~10\ : std_logic;
SIGNAL \p1|Add0~13_sumout\ : std_logic;
SIGNAL \p1|Add1~10\ : std_logic;
SIGNAL \p1|Add1~13_sumout\ : std_logic;
SIGNAL \p1|p_out[4]~6_combout\ : std_logic;
SIGNAL \p1r|pos_out~1_combout\ : std_logic;
SIGNAL \p1|p_out[1]~0_combout\ : std_logic;
SIGNAL \p1|Add0~14\ : std_logic;
SIGNAL \p1|Add0~17_sumout\ : std_logic;
SIGNAL \p1|Add1~14\ : std_logic;
SIGNAL \p1|Add1~17_sumout\ : std_logic;
SIGNAL \p1|p_out[5]~7_combout\ : std_logic;
SIGNAL \p1r|pos_out~3_combout\ : std_logic;
SIGNAL \p1|p_out[1]~2_combout\ : std_logic;
SIGNAL \p1|Add0~18\ : std_logic;
SIGNAL \p1|Add0~21_sumout\ : std_logic;
SIGNAL \p1|Add1~18\ : std_logic;
SIGNAL \p1|Add1~21_sumout\ : std_logic;
SIGNAL \p1|p_out[6]~8_combout\ : std_logic;
SIGNAL \p1|p_out[1]~10_combout\ : std_logic;
SIGNAL \bl|Add5~30\ : std_logic;
SIGNAL \bl|Add5~26\ : std_logic;
SIGNAL \bl|Add5~22\ : std_logic;
SIGNAL \bl|Add5~17_sumout\ : std_logic;
SIGNAL \br|ball_out~2_combout\ : std_logic;
SIGNAL \bl|Add5~21_sumout\ : std_logic;
SIGNAL \bl|Add3~25_sumout\ : std_logic;
SIGNAL \bl|Add1~25_sumout\ : std_logic;
SIGNAL \bl|ball_out[0]~16_combout\ : std_logic;
SIGNAL \bl|Add1~26\ : std_logic;
SIGNAL \bl|Add1~17_sumout\ : std_logic;
SIGNAL \bl|Add3~26\ : std_logic;
SIGNAL \bl|Add3~27\ : std_logic;
SIGNAL \bl|Add3~21_sumout\ : std_logic;
SIGNAL \bl|ball_out[1]~15_combout\ : std_logic;
SIGNAL \bl|Add1~18\ : std_logic;
SIGNAL \bl|Add1~21_sumout\ : std_logic;
SIGNAL \bl|Add3~22\ : std_logic;
SIGNAL \bl|Add3~23\ : std_logic;
SIGNAL \bl|Add3~17_sumout\ : std_logic;
SIGNAL \bl|ball_out[2]~14_combout\ : std_logic;
SIGNAL \br|ball_out~5_combout\ : std_logic;
SIGNAL \bl|Add5~25_sumout\ : std_logic;
SIGNAL \bl|Add5~29_sumout\ : std_logic;
SIGNAL \bl|Add0~22_cout\ : std_logic;
SIGNAL \bl|Add0~18\ : std_logic;
SIGNAL \bl|Add0~14\ : std_logic;
SIGNAL \bl|Add0~10\ : std_logic;
SIGNAL \bl|Add0~5_sumout\ : std_logic;
SIGNAL \bl|Add5~18\ : std_logic;
SIGNAL \bl|Add5~1_sumout\ : std_logic;
SIGNAL \bl|Add0~6\ : std_logic;
SIGNAL \bl|Add0~1_sumout\ : std_logic;
SIGNAL \bl|LessThan5~0_combout\ : std_logic;
SIGNAL \br|speed_out~26_combout\ : std_logic;
SIGNAL \bl|Add0~9_sumout\ : std_logic;
SIGNAL \bl|LessThan2~1_combout\ : std_logic;
SIGNAL \bl|always0~14_combout\ : std_logic;
SIGNAL \bl|always0~15_combout\ : std_logic;
SIGNAL \bl|Add1~10\ : std_logic;
SIGNAL \bl|Add1~13_sumout\ : std_logic;
SIGNAL \bl|Add3~18\ : std_logic;
SIGNAL \bl|Add3~19\ : std_logic;
SIGNAL \bl|Add3~2\ : std_logic;
SIGNAL \bl|Add3~3\ : std_logic;
SIGNAL \bl|Add3~6\ : std_logic;
SIGNAL \bl|Add3~7\ : std_logic;
SIGNAL \bl|Add3~10\ : std_logic;
SIGNAL \bl|Add3~11\ : std_logic;
SIGNAL \bl|Add3~13_sumout\ : std_logic;
SIGNAL \bl|ball_out[6]~13_combout\ : std_logic;
SIGNAL \bl|LessThan2~0_combout\ : std_logic;
SIGNAL \bl|always0~17_combout\ : std_logic;
SIGNAL \bl|always0~16_combout\ : std_logic;
SIGNAL \bl|always0~18_combout\ : std_logic;
SIGNAL \bl|always0~20_combout\ : std_logic;
SIGNAL \bl|always0~21_combout\ : std_logic;
SIGNAL \bl|Add5~2\ : std_logic;
SIGNAL \bl|Add5~14\ : std_logic;
SIGNAL \bl|Add5~6\ : std_logic;
SIGNAL \bl|Add5~9_sumout\ : std_logic;
SIGNAL \bl|Add5~5_sumout\ : std_logic;
SIGNAL \bl|Add5~13_sumout\ : std_logic;
SIGNAL \bl|LessThan3~0_combout\ : std_logic;
SIGNAL \bl|always0~19_combout\ : std_logic;
SIGNAL \bl|always0~22_combout\ : std_logic;
SIGNAL \bl|speed_out[3]~0_combout\ : std_logic;
SIGNAL \br|direction_out~0_combout\ : std_logic;
SIGNAL \bl|LessThan5~2_combout\ : std_logic;
SIGNAL \br|direction_out~1_combout\ : std_logic;
SIGNAL \bl|Add1~22\ : std_logic;
SIGNAL \bl|Add1~1_sumout\ : std_logic;
SIGNAL \bl|Add1~2\ : std_logic;
SIGNAL \bl|Add1~5_sumout\ : std_logic;
SIGNAL \bl|LessThan0~0_combout\ : std_logic;
SIGNAL \br|speed_out[1]~10_combout\ : std_logic;
SIGNAL \br|speed_out[1]~11_combout\ : std_logic;
SIGNAL \bl|Add0~13_sumout\ : std_logic;
SIGNAL \bl|Add0~17_sumout\ : std_logic;
SIGNAL \bl|Add6~6\ : std_logic;
SIGNAL \bl|Add6~9_sumout\ : std_logic;
SIGNAL \bl|Add8~14\ : std_logic;
SIGNAL \bl|Add8~15\ : std_logic;
SIGNAL \bl|Add8~17_sumout\ : std_logic;
SIGNAL \bl|Add7~14\ : std_logic;
SIGNAL \bl|Add7~15\ : std_logic;
SIGNAL \bl|Add7~17_sumout\ : std_logic;
SIGNAL \br|speed_out~29_combout\ : std_logic;
SIGNAL \bl|LessThan3~3_combout\ : std_logic;
SIGNAL \bl|always0~24_combout\ : std_logic;
SIGNAL \bl|always0~27_combout\ : std_logic;
SIGNAL \bl|always0~28_combout\ : std_logic;
SIGNAL \br|speed_out[1]~1_combout\ : std_logic;
SIGNAL \br|speed_out[1]~42_combout\ : std_logic;
SIGNAL \bl|Add4~2_combout\ : std_logic;
SIGNAL \br|speed_out[1]~2_combout\ : std_logic;
SIGNAL \br|speed_out~28_combout\ : std_logic;
SIGNAL \bl|Add6~5_sumout\ : std_logic;
SIGNAL \br|speed_out[1]~8_combout\ : std_logic;
SIGNAL \bl|Add6~10\ : std_logic;
SIGNAL \bl|Add6~14\ : std_logic;
SIGNAL \bl|Add6~17_sumout\ : std_logic;
SIGNAL \bl|Add6~13_sumout\ : std_logic;
SIGNAL \bl|Add6~18\ : std_logic;
SIGNAL \bl|Add6~1_sumout\ : std_logic;
SIGNAL \br|speed_out[1]~9_combout\ : std_logic;
SIGNAL \bl|LessThan3~1_combout\ : std_logic;
SIGNAL \bl|always0~23_combout\ : std_logic;
SIGNAL \bl|always0~25_combout\ : std_logic;
SIGNAL \bl|LessThan3~2_combout\ : std_logic;
SIGNAL \bl|always0~26_combout\ : std_logic;
SIGNAL \br|speed_out[1]~0_combout\ : std_logic;
SIGNAL \br|speed_out~27_combout\ : std_logic;
SIGNAL \br|speed_out~30_combout\ : std_logic;
SIGNAL \br|speed_out[1]~14_combout\ : std_logic;
SIGNAL \br|speed_out[1]~15_combout\ : std_logic;
SIGNAL \bl|Add7~18\ : std_logic;
SIGNAL \bl|Add7~19\ : std_logic;
SIGNAL \bl|Add7~10\ : std_logic;
SIGNAL \bl|Add7~11\ : std_logic;
SIGNAL \bl|Add7~5_sumout\ : std_logic;
SIGNAL \bl|Add8~18\ : std_logic;
SIGNAL \bl|Add8~19\ : std_logic;
SIGNAL \bl|Add8~10\ : std_logic;
SIGNAL \bl|Add8~11\ : std_logic;
SIGNAL \bl|Add8~5_sumout\ : std_logic;
SIGNAL \br|speed_out~21_combout\ : std_logic;
SIGNAL \br|speed_out~20_combout\ : std_logic;
SIGNAL \bl|Equal0~1_combout\ : std_logic;
SIGNAL \bl|speed_out~2_combout\ : std_logic;
SIGNAL \br|speed_out~19_combout\ : std_logic;
SIGNAL \br|speed_out~16_combout\ : std_logic;
SIGNAL \bl|Equal0~0_combout\ : std_logic;
SIGNAL \bl|ball_out[6]~8_combout\ : std_logic;
SIGNAL \bl|Add3~5_sumout\ : std_logic;
SIGNAL \bl|ball_out[4]~11_combout\ : std_logic;
SIGNAL \br|ball_out~3_combout\ : std_logic;
SIGNAL \bl|Add1~6\ : std_logic;
SIGNAL \bl|Add1~9_sumout\ : std_logic;
SIGNAL \bl|Add3~9_sumout\ : std_logic;
SIGNAL \bl|ball_out[5]~12_combout\ : std_logic;
SIGNAL \br|ball_out~4_combout\ : std_logic;
SIGNAL \bl|always0~10_combout\ : std_logic;
SIGNAL \bl|always0~11_combout\ : std_logic;
SIGNAL \bl|LessThan6~1_combout\ : std_logic;
SIGNAL \bl|LessThan6~0_combout\ : std_logic;
SIGNAL \bl|LessThan6~3_combout\ : std_logic;
SIGNAL \bl|always0~9_combout\ : std_logic;
SIGNAL \bl|always0~7_combout\ : std_logic;
SIGNAL \bl|always0~8_combout\ : std_logic;
SIGNAL \bl|always0~5_combout\ : std_logic;
SIGNAL \bl|LessThan6~2_combout\ : std_logic;
SIGNAL \bl|always0~6_combout\ : std_logic;
SIGNAL \bl|always0~12_combout\ : std_logic;
SIGNAL \bl|Add9~30\ : std_logic;
SIGNAL \bl|Add9~26\ : std_logic;
SIGNAL \bl|Add9~22\ : std_logic;
SIGNAL \bl|Add9~18\ : std_logic;
SIGNAL \bl|Add9~1_sumout\ : std_logic;
SIGNAL \bl|Add9~21_sumout\ : std_logic;
SIGNAL \bl|Add9~25_sumout\ : std_logic;
SIGNAL \bl|Add9~29_sumout\ : std_logic;
SIGNAL \bl|always0~3_combout\ : std_logic;
SIGNAL \bl|Add9~17_sumout\ : std_logic;
SIGNAL \bl|always0~4_combout\ : std_logic;
SIGNAL \bl|Add9~2\ : std_logic;
SIGNAL \bl|Add9~14\ : std_logic;
SIGNAL \bl|Add9~6\ : std_logic;
SIGNAL \bl|Add9~9_sumout\ : std_logic;
SIGNAL \bl|Add9~5_sumout\ : std_logic;
SIGNAL \bl|Add9~13_sumout\ : std_logic;
SIGNAL \bl|always0~2_combout\ : std_logic;
SIGNAL \bl|LessThan7~0_combout\ : std_logic;
SIGNAL \bl|always0~13_combout\ : std_logic;
SIGNAL \bl|Add10~1_sumout\ : std_logic;
SIGNAL \bl|Add10~2\ : std_logic;
SIGNAL \bl|Add10~14\ : std_logic;
SIGNAL \bl|Add10~9_sumout\ : std_logic;
SIGNAL \bl|ball_out[9]~2_combout\ : std_logic;
SIGNAL \bl|Add10~10\ : std_logic;
SIGNAL \bl|Add10~6\ : std_logic;
SIGNAL \bl|Add10~18\ : std_logic;
SIGNAL \bl|Add10~29_sumout\ : std_logic;
SIGNAL \bl|ball_out[12]~7_combout\ : std_logic;
SIGNAL \bl|Add10~30\ : std_logic;
SIGNAL \bl|Add10~21_sumout\ : std_logic;
SIGNAL \bl|ball_out[13]~5_combout\ : std_logic;
SIGNAL \br|ball_out~1_combout\ : std_logic;
SIGNAL \bl|always0~0_combout\ : std_logic;
SIGNAL \bl|always0~1_combout\ : std_logic;
SIGNAL \bl|ball_out~0_combout\ : std_logic;
SIGNAL \bl|Equal4~1_combout\ : std_logic;
SIGNAL \bl|win~0_combout\ : std_logic;
SIGNAL \bl|Add10~22\ : std_logic;
SIGNAL \bl|Add10~25_sumout\ : std_logic;
SIGNAL \bl|ball_out[14]~6_combout\ : std_logic;
SIGNAL \bl|Equal2~0_combout\ : std_logic;
SIGNAL \bl|Equal3~0_combout\ : std_logic;
SIGNAL \bl|direction_out~0_combout\ : std_logic;
SIGNAL \bl|direction_out~1_combout\ : std_logic;
SIGNAL \br|direction_out~2_combout\ : std_logic;
SIGNAL \bl|Add10~13_sumout\ : std_logic;
SIGNAL \bl|ball_out[8]~3_combout\ : std_logic;
SIGNAL \bl|Equal2~1_combout\ : std_logic;
SIGNAL \bl|Add10~5_sumout\ : std_logic;
SIGNAL \bl|ball_out[10]~1_combout\ : std_logic;
SIGNAL \bl|Equal4~0_combout\ : std_logic;
SIGNAL \bl|win~1_combout\ : std_logic;
SIGNAL \bl|win~2_combout\ : std_logic;
SIGNAL \bl|Add10~17_sumout\ : std_logic;
SIGNAL \bl|ball_out[11]~4_combout\ : std_logic;
SIGNAL \br|ball_out~0_combout\ : std_logic;
SIGNAL \bl|Equal1~0_combout\ : std_logic;
SIGNAL \bl|Equal1~1_combout\ : std_logic;
SIGNAL \br|speed_out[1]~5_combout\ : std_logic;
SIGNAL \br|speed_out[1]~4_combout\ : std_logic;
SIGNAL \br|speed_out[1]~3_combout\ : std_logic;
SIGNAL \br|speed_out[1]~6_combout\ : std_logic;
SIGNAL \bl|Add7~9_sumout\ : std_logic;
SIGNAL \br|speed_out~22_combout\ : std_logic;
SIGNAL \bl|Add8~9_sumout\ : std_logic;
SIGNAL \br|speed_out~23_combout\ : std_logic;
SIGNAL \bl|Add4~1_combout\ : std_logic;
SIGNAL \br|speed_out~17_combout\ : std_logic;
SIGNAL \br|speed_out~18_combout\ : std_logic;
SIGNAL \bl|LessThan5~1_combout\ : std_logic;
SIGNAL \br|speed_out[1]~7_combout\ : std_logic;
SIGNAL \bl|Add8~13_sumout\ : std_logic;
SIGNAL \bl|Add7~13_sumout\ : std_logic;
SIGNAL \br|speed_out~25_combout\ : std_logic;
SIGNAL \br|speed_out~24_combout\ : std_logic;
SIGNAL \br|speed_out~34_combout\ : std_logic;
SIGNAL \bl|LessThan1~0_combout\ : std_logic;
SIGNAL \bl|LessThan1~1_combout\ : std_logic;
SIGNAL \bl|Add4~0_combout\ : std_logic;
SIGNAL \br|speed_out~13_combout\ : std_logic;
SIGNAL \bl|Add8~6\ : std_logic;
SIGNAL \bl|Add8~7\ : std_logic;
SIGNAL \bl|Add8~1_sumout\ : std_logic;
SIGNAL \bl|Add7~6\ : std_logic;
SIGNAL \bl|Add7~7\ : std_logic;
SIGNAL \bl|Add7~1_sumout\ : std_logic;
SIGNAL \br|speed_out~12_combout\ : std_logic;
SIGNAL \br|speed_out~38_combout\ : std_logic;
SIGNAL \bl|speed_out~1_combout\ : std_logic;
SIGNAL \bl|ball_out[6]~9_combout\ : std_logic;
SIGNAL \bl|Add3~1_sumout\ : std_logic;
SIGNAL \bl|ball_out[3]~10_combout\ : std_logic;
SIGNAL \dm|Add6~25_sumout\ : std_logic;
SIGNAL \dm|Add6~14\ : std_logic;
SIGNAL \dm|Add6~9_sumout\ : std_logic;
SIGNAL \dm|Add2~25_sumout\ : std_logic;
SIGNAL \dm|local_p1_y[0]~0_combout\ : std_logic;
SIGNAL \dm|Add1~2_combout\ : std_logic;
SIGNAL \dm|Add0~10\ : std_logic;
SIGNAL \dm|Add0~5_sumout\ : std_logic;
SIGNAL \dm|Add2~18\ : std_logic;
SIGNAL \dm|Add2~13_sumout\ : std_logic;
SIGNAL \dm|Add2~14\ : std_logic;
SIGNAL \dm|Add2~9_sumout\ : std_logic;
SIGNAL \dm|Add2~10\ : std_logic;
SIGNAL \dm|Add2~5_sumout\ : std_logic;
SIGNAL \dm|Add6~10\ : std_logic;
SIGNAL \dm|Add6~5_sumout\ : std_logic;
SIGNAL \dm|yout~7_combout\ : std_logic;
SIGNAL \dm|yout~8_combout\ : std_logic;
SIGNAL \dm|Add3~0_combout\ : std_logic;
SIGNAL \dm|LessThan3~4_combout\ : std_logic;
SIGNAL \dm|LessThan3~0_combout\ : std_logic;
SIGNAL \dm|Add0~25_sumout\ : std_logic;
SIGNAL \dm|yout~17_combout\ : std_logic;
SIGNAL \dm|yout~18_combout\ : std_logic;
SIGNAL \dm|Add0~26\ : std_logic;
SIGNAL \dm|Add0~21_sumout\ : std_logic;
SIGNAL \dm|yout~15_combout\ : std_logic;
SIGNAL \dm|yout~16_combout\ : std_logic;
SIGNAL \dm|LessThan3~2_combout\ : std_logic;
SIGNAL \dm|LessThan3~1_combout\ : std_logic;
SIGNAL \dm|LessThan3~3_combout\ : std_logic;
SIGNAL \dm|yout[4]~23_combout\ : std_logic;
SIGNAL \dm|LessThan2~2_combout\ : std_logic;
SIGNAL \dm|Add1~1_combout\ : std_logic;
SIGNAL \dm|LessThan2~0_combout\ : std_logic;
SIGNAL \dm|LessThan2~1_combout\ : std_logic;
SIGNAL \dm|LessThan2~3_combout\ : std_logic;
SIGNAL \dm|LessThan2~4_combout\ : std_logic;
SIGNAL \VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \dm|Add7~13_sumout\ : std_logic;
SIGNAL \dm|yout[4]~0_combout\ : std_logic;
SIGNAL \dm|xout~4_combout\ : std_logic;
SIGNAL \dm|xout[5]~1_combout\ : std_logic;
SIGNAL \dm|Add7~14\ : std_logic;
SIGNAL \dm|Add7~17_sumout\ : std_logic;
SIGNAL \dm|xout~5_combout\ : std_logic;
SIGNAL \dm|Add7~18\ : std_logic;
SIGNAL \dm|Add7~21_sumout\ : std_logic;
SIGNAL \dm|xout~6_combout\ : std_logic;
SIGNAL \dm|Add7~22\ : std_logic;
SIGNAL \dm|Add7~25_sumout\ : std_logic;
SIGNAL \dm|xout~7_combout\ : std_logic;
SIGNAL \dm|Add7~26\ : std_logic;
SIGNAL \dm|Add7~29_sumout\ : std_logic;
SIGNAL \dm|xout~8_combout\ : std_logic;
SIGNAL \dm|Add7~30\ : std_logic;
SIGNAL \dm|Add7~9_sumout\ : std_logic;
SIGNAL \dm|xout~3_combout\ : std_logic;
SIGNAL \dm|LessThan6~0_combout\ : std_logic;
SIGNAL \dm|Add7~10\ : std_logic;
SIGNAL \dm|Add7~6\ : std_logic;
SIGNAL \dm|Add7~1_sumout\ : std_logic;
SIGNAL \dm|xout~0_combout\ : std_logic;
SIGNAL \dm|xout[5]~9_combout\ : std_logic;
SIGNAL \dm|Add7~5_sumout\ : std_logic;
SIGNAL \dm|xout~2_combout\ : std_logic;
SIGNAL \dm|yout[4]~5_combout\ : std_logic;
SIGNAL \dm|Add1~0_combout\ : std_logic;
SIGNAL \dm|yout[4]~6_combout\ : std_logic;
SIGNAL \dm|yout[4]~19_combout\ : std_logic;
SIGNAL \dm|LessThan2~5_combout\ : std_logic;
SIGNAL \dm|local_p1_y[0]~1_combout\ : std_logic;
SIGNAL \dm|Add2~26\ : std_logic;
SIGNAL \dm|Add2~21_sumout\ : std_logic;
SIGNAL \dm|Add2~22\ : std_logic;
SIGNAL \dm|Add2~17_sumout\ : std_logic;
SIGNAL \dm|Add0~22\ : std_logic;
SIGNAL \dm|Add0~17_sumout\ : std_logic;
SIGNAL \dm|yout~13_combout\ : std_logic;
SIGNAL \dm|yout~14_combout\ : std_logic;
SIGNAL \dm|Add0~18\ : std_logic;
SIGNAL \dm|Add0~14\ : std_logic;
SIGNAL \dm|Add0~9_sumout\ : std_logic;
SIGNAL \dm|yout~9_combout\ : std_logic;
SIGNAL \dm|yout~10_combout\ : std_logic;
SIGNAL \dm|LessThan5~0_combout\ : std_logic;
SIGNAL \dm|LessThan5~1_combout\ : std_logic;
SIGNAL \dm|local_m_y[5]~0_combout\ : std_logic;
SIGNAL \dm|Add6~26\ : std_logic;
SIGNAL \dm|Add6~21_sumout\ : std_logic;
SIGNAL \dm|Add6~22\ : std_logic;
SIGNAL \dm|Add6~17_sumout\ : std_logic;
SIGNAL \dm|Add6~18\ : std_logic;
SIGNAL \dm|Add6~13_sumout\ : std_logic;
SIGNAL \dm|local_m_y[3]~feeder_combout\ : std_logic;
SIGNAL \dm|Add0~13_sumout\ : std_logic;
SIGNAL \dm|yout~11_combout\ : std_logic;
SIGNAL \dm|yout~12_combout\ : std_logic;
SIGNAL \dm|LessThan3~6_combout\ : std_logic;
SIGNAL \dm|LessThan3~5_combout\ : std_logic;
SIGNAL \dm|LessThan3~7_combout\ : std_logic;
SIGNAL \dm|LessThan3~9_combout\ : std_logic;
SIGNAL \dm|done~2_combout\ : std_logic;
SIGNAL \dm|LessThan2~7_combout\ : std_logic;
SIGNAL \dm|LessThan2~6_combout\ : std_logic;
SIGNAL \dm|done~0_combout\ : std_logic;
SIGNAL \dm|done~1_combout\ : std_logic;
SIGNAL \dm|done~4_combout\ : std_logic;
SIGNAL \dm|done~3_combout\ : std_logic;
SIGNAL \dm|done~q\ : std_logic;
SIGNAL \dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ : std_logic;
SIGNAL \dc|current_state.S_DRAW_MIDDLE_BAR~q\ : std_logic;
SIGNAL \dc|Selector6~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\ : std_logic;
SIGNAL \dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0_combout\ : std_logic;
SIGNAL \dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\ : std_logic;
SIGNAL \dc|WideOr10~combout\ : std_logic;
SIGNAL \dm|local_p2_y[0]~0_combout\ : std_logic;
SIGNAL \dm|local_p2_y[0]~1_combout\ : std_logic;
SIGNAL \dm|Add4~26\ : std_logic;
SIGNAL \dm|Add4~21_sumout\ : std_logic;
SIGNAL \dm|Add4~22\ : std_logic;
SIGNAL \dm|Add4~17_sumout\ : std_logic;
SIGNAL \dm|Add4~18\ : std_logic;
SIGNAL \dm|Add4~13_sumout\ : std_logic;
SIGNAL \dm|Add4~14\ : std_logic;
SIGNAL \dm|Add4~9_sumout\ : std_logic;
SIGNAL \dm|Add4~10\ : std_logic;
SIGNAL \dm|Add4~5_sumout\ : std_logic;
SIGNAL \dm|Add4~6\ : std_logic;
SIGNAL \dm|Add4~1_sumout\ : std_logic;
SIGNAL \dm|Add0~6\ : std_logic;
SIGNAL \dm|Add0~1_sumout\ : std_logic;
SIGNAL \dm|Add2~6\ : std_logic;
SIGNAL \dm|Add2~1_sumout\ : std_logic;
SIGNAL \dm|Add6~6\ : std_logic;
SIGNAL \dm|Add6~1_sumout\ : std_logic;
SIGNAL \dm|yout~3_combout\ : std_logic;
SIGNAL \dm|yout~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~11\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~15\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~19\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~23\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~27\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~31\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~35\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~39\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~7\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|valid_160x120~0_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \dc|WideOr11~combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \dc|WideOr14~combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \sd|sc|p2_score~5_combout\ : std_logic;
SIGNAL \sd|sc|p2_score[2]~2_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[0]~1_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[0]~6_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[0]~0_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[1]~3_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[2]~4_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[3]~2_combout\ : std_logic;
SIGNAL \sd|h3|ss_out[0]~0_combout\ : std_logic;
SIGNAL \sd|sc|p2_score~3_combout\ : std_logic;
SIGNAL \sd|sc|p2_score~0_combout\ : std_logic;
SIGNAL \sd|sc|p2_score~4_combout\ : std_logic;
SIGNAL \sd|sc|p2_score~1_combout\ : std_logic;
SIGNAL \sd|h1|ss_out[0]~0_combout\ : std_logic;
SIGNAL \sd|sc|winner[0]~1_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[0]~8_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[0]~7_combout\ : std_logic;
SIGNAL \sd|sc|p1_score[0]~5_combout\ : std_logic;
SIGNAL \sd|sc|winner~0_combout\ : std_logic;
SIGNAL \sd|sc|winner[0]~2_combout\ : std_logic;
SIGNAL \sd|sc|winner~3_combout\ : std_logic;
SIGNAL \sd|h5|Decoder0~0_combout\ : std_logic;
SIGNAL \sd|h5|Decoder0~1_combout\ : std_logic;
SIGNAL \sd|h5|Decoder0~2_combout\ : std_logic;
SIGNAL \sd|h2|WideOr4~0_combout\ : std_logic;
SIGNAL \sd|h2|ss_out[1]~0_combout\ : std_logic;
SIGNAL \sd|h3|Decoder0~0_combout\ : std_logic;
SIGNAL \sd|h2|WideOr3~0_combout\ : std_logic;
SIGNAL \sd|h2|WideOr2~0_combout\ : std_logic;
SIGNAL \sd|h2|WideOr1~0_combout\ : std_logic;
SIGNAL \sd|h2|WideOr0~0_combout\ : std_logic;
SIGNAL \sd|h0|WideOr4~0_combout\ : std_logic;
SIGNAL \sd|h0|ss_out[1]~0_combout\ : std_logic;
SIGNAL \sd|h1|Decoder0~0_combout\ : std_logic;
SIGNAL \sd|h0|WideOr3~0_combout\ : std_logic;
SIGNAL \sd|h0|WideOr2~0_combout\ : std_logic;
SIGNAL \sd|h0|WideOr1~0_combout\ : std_logic;
SIGNAL \sd|h0|WideOr0~0_combout\ : std_logic;
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\ : std_logic;
SIGNAL \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|left_channel_was_read~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|left_channel_was_read~q\ : std_logic;
SIGNAL \sm|codec|done_dac_channel_sync~0_combout\ : std_logic;
SIGNAL \sm|codec|done_dac_channel_sync~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~9_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~10\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~6\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~2\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~30\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~26\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~22\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~18\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~13_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~17_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~25_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~21_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~29_sumout\ : std_logic;
SIGNAL \sm|codec|Equal3~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~1_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add1~5_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|comb~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~13_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~14\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~10\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~5_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~6\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~1_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~9_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~2\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~30\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~25_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~26\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~21_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~22\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~17_sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Add0~29_sumout\ : std_logic;
SIGNAL \sm|codec|Equal2~0_combout\ : std_logic;
SIGNAL \sm|codec|Equal2~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|comb~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|comb~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ : std_logic;
SIGNAL \bl|noise~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \sm|sc|Add0~25_sumout\ : std_logic;
SIGNAL \sm|sc|counter[7]~0_combout\ : std_logic;
SIGNAL \sm|sc|counter[7]~1_combout\ : std_logic;
SIGNAL \sm|sc|counter[7]~2_combout\ : std_logic;
SIGNAL \sm|sc|Add0~26\ : std_logic;
SIGNAL \sm|sc|Add0~29_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~30\ : std_logic;
SIGNAL \sm|sc|Add0~33_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~34\ : std_logic;
SIGNAL \sm|sc|Add0~1_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~2\ : std_logic;
SIGNAL \sm|sc|Add0~5_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~6\ : std_logic;
SIGNAL \sm|sc|Add0~9_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~10\ : std_logic;
SIGNAL \sm|sc|Add0~13_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~14\ : std_logic;
SIGNAL \sm|sc|Add0~17_sumout\ : std_logic;
SIGNAL \sm|sc|Add0~18\ : std_logic;
SIGNAL \sm|sc|Add0~21_sumout\ : std_logic;
SIGNAL \sm|sc|Equal0~0_combout\ : std_logic;
SIGNAL \sm|sc|Equal0~1_combout\ : std_logic;
SIGNAL \sm|sc|next_state~0_combout\ : std_logic;
SIGNAL \sm|sc|current_state~q\ : std_logic;
SIGNAL \sm|sc|writedata_right[16]~1_combout\ : std_logic;
SIGNAL \sm|sc|writedata_right[23]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|always4~0_combout\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \sm|codec|Bit_Clock_Edges|cur_test_clk~feeder_combout\ : std_logic;
SIGNAL \sm|codec|Bit_Clock_Edges|cur_test_clk~q\ : std_logic;
SIGNAL \sm|codec|Bit_Clock_Edges|last_test_clk~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~26_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~27_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~25_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~24_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~23_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~22_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~21_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~20_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~19_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~18_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~17_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~16_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~15_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~14_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~13_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~12_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~11_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~10_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~9_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~8_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~7_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~6_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|serial_audio_out_data~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|rom_address_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dm|xout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \dm|local_p1_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \fr|rate_counter\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|data_out_shift_reg\ : std_logic_vector(24 DOWNTO 1);
SIGNAL \br|ball_out\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \br|direction_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dm|counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sm|cfg|I2C_Controller|current_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|cfg|Clock_Generator_400KHz|clk_counter\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \sm|cfg|Auto_Initialize|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dm|local_p2_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \dm|local_m_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \p1r|pos_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \br|speed_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \dm|local_ball_p\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \p2r|pos_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sm|cfg|I2C_Controller|current_bit\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sm|sc|counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|cfg|data_to_transfer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sm|cfg|num_bits_to_transfer\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sd|sc|winner\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \sd|sc|p1_score\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd|sc|p2_score\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \dm|yout\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode126w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode118w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode105w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dc|colour\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dc|select_op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \bl|ALT_INV_always0~23_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \br|ALT_INV_direction_out~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[2]~14_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout~17_combout\ : std_logic;
SIGNAL \dm|ALT_INV_local_ball_p\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \dm|ALT_INV_yout~15_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout~13_combout\ : std_logic;
SIGNAL \dm|ALT_INV_local_p1_y[0]~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_local_p2_y[0]~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~7_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~6_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~5_combout\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_CLEAN~q\ : std_logic;
SIGNAL \dc|ALT_INV_select_op~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[8]~2_combout\ : std_logic;
SIGNAL \sm|codec|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \sm|codec|Bit_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_always4~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\ : std_logic;
SIGNAL \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\ : std_logic;
SIGNAL \bl|ALT_INV_direction_out~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_direction_out~0_combout\ : std_logic;
SIGNAL \br|ALT_INV_direction_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \bl|ALT_INV_ball_out[5]~12_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[4]~11_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[3]~10_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[6]~9_combout\ : std_logic;
SIGNAL \bl|ALT_INV_speed_out~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[6]~8_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bl|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[13]~5_combout\ : std_logic;
SIGNAL \bl|ALT_INV_ball_out[11]~4_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~22_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~21_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~20_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~19_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~18_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~17_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~16_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~15_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~14_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~13_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~12_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~11_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~10_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~9_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan6~3_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~8_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~7_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[1]~8_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~6_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~5_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan6~2_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan6~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~4_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~3_combout\ : std_logic;
SIGNAL \br|ALT_INV_ball_out\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \bl|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan7~0_combout\ : std_logic;
SIGNAL \fr|ALT_INV_rate_counter[2]~0_combout\ : std_logic;
SIGNAL \dc|ALT_INV_WideOr14~combout\ : std_logic;
SIGNAL \dc|ALT_INV_select_op~0_combout\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_DRAW_P2_BAR~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \dc|ALT_INV_WideOr11~combout\ : std_logic;
SIGNAL \dc|ALT_INV_WideOr9~0_combout\ : std_logic;
SIGNAL \dc|ALT_INV_colour~0_combout\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_DRAW_BOTTOM_BAR~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_DRAW_BALL~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_DRAW_P1_BAR~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~q\ : std_logic;
SIGNAL \dm|ALT_INV_yout~11_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout~9_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout~7_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~4_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~2_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[6]~7_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[5]~6_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[4]~5_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[3]~4_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[1]~3_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[2]~2_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[1]~1_combout\ : std_logic;
SIGNAL \p2r|ALT_INV_pos_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p2|ALT_INV_p_out[1]~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~6_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~5_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~5_combout\ : std_logic;
SIGNAL \dm|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[1]~10_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~4_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~3_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~2_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[0]~9_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \dm|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[6]~8_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[5]~7_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[4]~6_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[3]~5_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[2]~4_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[1]~3_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[1]~2_combout\ : std_logic;
SIGNAL \p1|ALT_INV_p_out[1]~1_combout\ : std_logic;
SIGNAL \p1r|ALT_INV_pos_out\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \p1|ALT_INV_p_out[1]~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dm|ALT_INV_yout~3_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~2_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~1_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~0_combout\ : std_logic;
SIGNAL \dc|ALT_INV_WideOr10~combout\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_PREPARE_DRAW_BALL~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_PREPARE_DRAW_P2_BAR~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_PREPARE_DRAW_P1_BAR~q\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_PREPARE_CLEAN~q\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p2_score~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_win~2_combout\ : std_logic;
SIGNAL \bl|ALT_INV_win~1_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p1_score[0]~1_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p1_score[0]~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_speed_out[3]~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_win~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \fr|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \fr|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \fr|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \fr|ALT_INV_rate_counter\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \fr|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \fr|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_winner[0]~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|ALT_INV_valid_160x120~0_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~q\ : std_logic;
SIGNAL \sd|h0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p2_score\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd|h1|ALT_INV_ss_out[0]~0_combout\ : std_logic;
SIGNAL \sd|h2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p1_score\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sd|h3|ALT_INV_ss_out[0]~0_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_winner\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dm|ALT_INV_xout[5]~9_combout\ : std_logic;
SIGNAL \dm|ALT_INV_Add3~1_combout\ : std_logic;
SIGNAL \p2|ALT_INV_p_out[0]~9_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~23_combout\ : std_logic;
SIGNAL \dm|ALT_INV_yout[4]~19_combout\ : std_logic;
SIGNAL \dm|ALT_INV_done~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\ : std_logic_vector(24 DOWNTO 1);
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_7_DONE~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|sc|ALT_INV_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_4_WAIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_current_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|cfg|ALT_INV_num_bits_to_transfer\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\ : std_logic_vector(10 DOWNTO 1);
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_current_bit\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_1_PRE_START~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_send_stop_bit~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\ : std_logic;
SIGNAL \bl|ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add6~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add6~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add6~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add6~13_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_local_m_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dm|ALT_INV_local_p1_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dm|ALT_INV_local_p2_y\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \dm|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \dm|ALT_INV_done~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\ : std_logic;
SIGNAL \sm|codec|ALT_INV_done_dac_channel_sync~q\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~29_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~25_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~21_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~29_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~25_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~21_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add5~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~13_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~9_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~5_sumout\ : std_logic;
SIGNAL \bl|ALT_INV_Add10~1_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \fr|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \p2|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \p1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \dm|ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \dm|ALT_INV_xout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|ALT_INV_new_clk~q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_AUD_BCLK~input_o\ : std_logic;
SIGNAL \ALT_INV_AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \dc|ALT_INV_select_op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \dc|ALT_INV_colour\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \br|ALT_INV_speed_out[1]~42_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~25_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~24_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~23_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_data_out~14_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~29_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~28_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~27_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p1_score[0]~8_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p1_score[0]~7_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~26_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~25_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~24_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~23_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~22_combout\ : std_logic;
SIGNAL \sd|sc|ALT_INV_p1_score[0]~6_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~21_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~20_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~19_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~26_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~22_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~21_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~20_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~19_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~18_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~17_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~16_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~15_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~14_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~13_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~12_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~11_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~10_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~9_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~8_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~7_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~6_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_data_out~8_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~5_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~4_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~3_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_data_out~3_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~2_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~2_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init~14_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\ : std_logic;
SIGNAL \sm|sc|ALT_INV_counter[7]~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Ram0~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \sm|sc|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \sm|sc|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~1_combout\ : std_logic;
SIGNAL \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~0_combout\ : std_logic;
SIGNAL \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\ : std_logic;
SIGNAL \dm|ALT_INV_done~2_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~9_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan3~8_combout\ : std_logic;
SIGNAL \dm|ALT_INV_done~1_combout\ : std_logic;
SIGNAL \dm|ALT_INV_done~0_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~7_combout\ : std_logic;
SIGNAL \dm|ALT_INV_LessThan2~6_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \bl|ALT_INV_noise~0_combout\ : std_logic;
SIGNAL \sm|sc|ALT_INV_current_state~q\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \sm|codec|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \sm|codec|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \sm|codec|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver~12_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Add4~2_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~17_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Add4~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_speed_out~2_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~14_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~13_combout\ : std_logic;
SIGNAL \bl|ALT_INV_Add4~0_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out~12_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~11_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~10_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~9_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~8_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~7_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~6_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~5_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~4_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~3_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~2_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~1_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~28_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~27_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan3~3_combout\ : std_logic;
SIGNAL \br|ALT_INV_speed_out[1]~0_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~26_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~25_combout\ : std_logic;
SIGNAL \bl|ALT_INV_always0~24_combout\ : std_logic;
SIGNAL \bl|ALT_INV_LessThan3~2_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK <= ww_VGA_BLANK;
VGA_SYNC <= ww_VGA_SYNC;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
ww_CLOCK2_50 <= CLOCK2_50;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
AUD_XCK <= ww_AUD_XCK;
ww_AUD_DACLRCK <= AUD_DACLRCK;
ww_AUD_ADCLRCK <= AUD_ADCLRCK;
ww_AUD_BCLK <= AUD_BCLK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACDAT <= ww_AUD_DACDAT;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \dc|colour\(2);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & 
\dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \dc|colour\(2);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & 
\dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\dc|colour\(2) & \dc|colour\(1));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & 
\VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & \dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a8\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \dc|colour\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & 
\dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \dc|colour\(1);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & 
\dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \dc|colour\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & 
\VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & \dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6)
& \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \dc|colour\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & 
\dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \dc|colour\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \dm|xout\(4) & \dm|xout\(3) & \dm|xout\(2) & \dm|xout\(1) & 
\dm|xout\(0));

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & 
\sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & 
\sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & 
\sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \bl|noise~0_combout\);

\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);

\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[23]~0_combout\ & 
\sm|sc|writedata_right[23]~0_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & 
\sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & 
\sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \sm|sc|writedata_right[16]~1_combout\ & \bl|noise~0_combout\);

\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\
& \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & 
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23) <= \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);

\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK2_50~input_o\);

\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2\ <= \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(2);

\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ & \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & 
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\bl|ALT_INV_always0~23_combout\ <= NOT \bl|always0~23_combout\;
\bl|ALT_INV_LessThan3~1_combout\ <= NOT \bl|LessThan3~1_combout\;
\bl|ALT_INV_LessThan1~1_combout\ <= NOT \bl|LessThan1~1_combout\;
\bl|ALT_INV_LessThan1~0_combout\ <= NOT \bl|LessThan1~0_combout\;
\br|ALT_INV_direction_out~0_combout\ <= NOT \br|direction_out~0_combout\;
\bl|ALT_INV_LessThan5~2_combout\ <= NOT \bl|LessThan5~2_combout\;
\bl|ALT_INV_LessThan5~1_combout\ <= NOT \bl|LessThan5~1_combout\;
\bl|ALT_INV_LessThan5~0_combout\ <= NOT \bl|LessThan5~0_combout\;
\bl|ALT_INV_ball_out[2]~14_combout\ <= NOT \bl|ball_out[2]~14_combout\;
\dm|ALT_INV_yout~17_combout\ <= NOT \dm|yout~17_combout\;
\dm|ALT_INV_local_ball_p\(0) <= NOT \dm|local_ball_p\(0);
\dm|ALT_INV_yout~15_combout\ <= NOT \dm|yout~15_combout\;
\dm|ALT_INV_local_ball_p\(1) <= NOT \dm|local_ball_p\(1);
\dm|ALT_INV_yout~13_combout\ <= NOT \dm|yout~13_combout\;
\dm|ALT_INV_local_ball_p\(2) <= NOT \dm|local_ball_p\(2);
\dm|ALT_INV_local_p1_y[0]~0_combout\ <= NOT \dm|local_p1_y[0]~0_combout\;
\dm|ALT_INV_local_p2_y[0]~0_combout\ <= NOT \dm|local_p2_y[0]~0_combout\;
\dm|ALT_INV_LessThan3~7_combout\ <= NOT \dm|LessThan3~7_combout\;
\dm|ALT_INV_LessThan3~6_combout\ <= NOT \dm|LessThan3~6_combout\;
\dm|ALT_INV_LessThan3~5_combout\ <= NOT \dm|LessThan3~5_combout\;
\dc|ALT_INV_current_state.S_CLEAN~q\ <= NOT \dc|current_state.S_CLEAN~q\;
\dc|ALT_INV_select_op~1_combout\ <= NOT \dc|select_op~1_combout\;
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[8]~2_combout\ <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\;
\sm|codec|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \sm|codec|Bit_Clock_Edges|cur_test_clk~q\;
\sm|codec|Bit_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \sm|codec|Bit_Clock_Edges|last_test_clk~q\;
\sm|codec|Audio_Out_Serializer|ALT_INV_always4~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|always4~0_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\ <= NOT \sm|codec|Audio_Out_Serializer|read_left_channel~combout\;
\sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\ <= NOT \sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\;
\sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\ <= NOT \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\;
\bl|ALT_INV_direction_out~1_combout\ <= NOT \bl|direction_out~1_combout\;
\bl|ALT_INV_direction_out~0_combout\ <= NOT \bl|direction_out~0_combout\;
\br|ALT_INV_direction_out\(1) <= NOT \br|direction_out\(1);
\bl|ALT_INV_ball_out[5]~12_combout\ <= NOT \bl|ball_out[5]~12_combout\;
\bl|ALT_INV_ball_out[4]~11_combout\ <= NOT \bl|ball_out[4]~11_combout\;
\bl|ALT_INV_ball_out[3]~10_combout\ <= NOT \bl|ball_out[3]~10_combout\;
\bl|ALT_INV_ball_out[6]~9_combout\ <= NOT \bl|ball_out[6]~9_combout\;
\bl|ALT_INV_speed_out~1_combout\ <= NOT \bl|speed_out~1_combout\;
\bl|ALT_INV_ball_out[6]~8_combout\ <= NOT \bl|ball_out[6]~8_combout\;
\bl|ALT_INV_Equal0~0_combout\ <= NOT \bl|Equal0~0_combout\;
\br|ALT_INV_speed_out\(1) <= NOT \br|speed_out\(1);
\br|ALT_INV_speed_out\(0) <= NOT \br|speed_out\(0);
\br|ALT_INV_speed_out\(2) <= NOT \br|speed_out\(2);
\br|ALT_INV_speed_out\(3) <= NOT \br|speed_out\(3);
\bl|ALT_INV_LessThan0~0_combout\ <= NOT \bl|LessThan0~0_combout\;
\br|ALT_INV_speed_out\(4) <= NOT \br|speed_out\(4);
\br|ALT_INV_direction_out\(0) <= NOT \br|direction_out\(0);
\bl|ALT_INV_ball_out[13]~5_combout\ <= NOT \bl|ball_out[13]~5_combout\;
\bl|ALT_INV_ball_out[11]~4_combout\ <= NOT \bl|ball_out[11]~4_combout\;
\bl|ALT_INV_always0~22_combout\ <= NOT \bl|always0~22_combout\;
\bl|ALT_INV_always0~21_combout\ <= NOT \bl|always0~21_combout\;
\bl|ALT_INV_always0~20_combout\ <= NOT \bl|always0~20_combout\;
\bl|ALT_INV_always0~19_combout\ <= NOT \bl|always0~19_combout\;
\bl|ALT_INV_always0~18_combout\ <= NOT \bl|always0~18_combout\;
\bl|ALT_INV_always0~17_combout\ <= NOT \bl|always0~17_combout\;
\bl|ALT_INV_always0~16_combout\ <= NOT \bl|always0~16_combout\;
\bl|ALT_INV_always0~15_combout\ <= NOT \bl|always0~15_combout\;
\bl|ALT_INV_always0~14_combout\ <= NOT \bl|always0~14_combout\;
\bl|ALT_INV_LessThan2~1_combout\ <= NOT \bl|LessThan2~1_combout\;
\bl|ALT_INV_LessThan2~0_combout\ <= NOT \bl|LessThan2~0_combout\;
\bl|ALT_INV_LessThan3~0_combout\ <= NOT \bl|LessThan3~0_combout\;
\bl|ALT_INV_always0~13_combout\ <= NOT \bl|always0~13_combout\;
\bl|ALT_INV_always0~12_combout\ <= NOT \bl|always0~12_combout\;
\bl|ALT_INV_always0~11_combout\ <= NOT \bl|always0~11_combout\;
\bl|ALT_INV_always0~10_combout\ <= NOT \bl|always0~10_combout\;
\bl|ALT_INV_always0~9_combout\ <= NOT \bl|always0~9_combout\;
\bl|ALT_INV_LessThan6~3_combout\ <= NOT \bl|LessThan6~3_combout\;
\bl|ALT_INV_always0~8_combout\ <= NOT \bl|always0~8_combout\;
\bl|ALT_INV_always0~7_combout\ <= NOT \bl|always0~7_combout\;
\p2|ALT_INV_p_out[1]~8_combout\ <= NOT \p2|p_out[1]~8_combout\;
\bl|ALT_INV_always0~6_combout\ <= NOT \bl|always0~6_combout\;
\bl|ALT_INV_always0~5_combout\ <= NOT \bl|always0~5_combout\;
\bl|ALT_INV_LessThan6~2_combout\ <= NOT \bl|LessThan6~2_combout\;
\bl|ALT_INV_LessThan6~1_combout\ <= NOT \bl|LessThan6~1_combout\;
\bl|ALT_INV_LessThan6~0_combout\ <= NOT \bl|LessThan6~0_combout\;
\bl|ALT_INV_always0~4_combout\ <= NOT \bl|always0~4_combout\;
\bl|ALT_INV_always0~3_combout\ <= NOT \bl|always0~3_combout\;
\br|ALT_INV_ball_out\(2) <= NOT \br|ball_out\(2);
\bl|ALT_INV_always0~2_combout\ <= NOT \bl|always0~2_combout\;
\bl|ALT_INV_LessThan7~0_combout\ <= NOT \bl|LessThan7~0_combout\;
\fr|ALT_INV_rate_counter[2]~0_combout\ <= NOT \fr|rate_counter[2]~0_combout\;
\dc|ALT_INV_WideOr14~combout\ <= NOT \dc|WideOr14~combout\;
\dc|ALT_INV_select_op~0_combout\ <= NOT \dc|select_op~0_combout\;
\dc|ALT_INV_current_state.S_DRAW_P2_BAR~q\ <= NOT \dc|current_state.S_DRAW_P2_BAR~q\;
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\dm|ALT_INV_local_ball_p\(11) <= NOT \dm|local_ball_p\(11);
\dm|ALT_INV_local_ball_p\(10) <= NOT \dm|local_ball_p\(10);
\dm|ALT_INV_local_ball_p\(9) <= NOT \dm|local_ball_p\(9);
\dm|ALT_INV_local_ball_p\(8) <= NOT \dm|local_ball_p\(8);
\dm|ALT_INV_local_ball_p\(7) <= NOT \dm|local_ball_p\(7);
\dc|ALT_INV_WideOr11~combout\ <= NOT \dc|WideOr11~combout\;
\dc|ALT_INV_WideOr9~0_combout\ <= NOT \dc|WideOr9~0_combout\;
\dc|ALT_INV_colour~0_combout\ <= NOT \dc|colour~0_combout\;
\dc|ALT_INV_current_state.S_DRAW_BOTTOM_BAR~q\ <= NOT \dc|current_state.S_DRAW_BOTTOM_BAR~q\;
\dc|ALT_INV_current_state.S_DRAW_BALL~q\ <= NOT \dc|current_state.S_DRAW_BALL~q\;
\dc|ALT_INV_current_state.S_DRAW_P1_BAR~q\ <= NOT \dc|current_state.S_DRAW_P1_BAR~q\;
\dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~q\ <= NOT \dc|current_state.S_DRAW_MIDDLE_BAR~q\;
\dm|ALT_INV_yout~11_combout\ <= NOT \dm|yout~11_combout\;
\dm|ALT_INV_local_ball_p\(3) <= NOT \dm|local_ball_p\(3);
\dm|ALT_INV_yout~9_combout\ <= NOT \dm|yout~9_combout\;
\dm|ALT_INV_local_ball_p\(4) <= NOT \dm|local_ball_p\(4);
\dm|ALT_INV_yout~7_combout\ <= NOT \dm|yout~7_combout\;
\dm|ALT_INV_local_ball_p\(5) <= NOT \dm|local_ball_p\(5);
\dm|ALT_INV_LessThan3~4_combout\ <= NOT \dm|LessThan3~4_combout\;
\dm|ALT_INV_LessThan3~3_combout\ <= NOT \dm|LessThan3~3_combout\;
\dm|ALT_INV_LessThan3~2_combout\ <= NOT \dm|LessThan3~2_combout\;
\dm|ALT_INV_LessThan3~1_combout\ <= NOT \dm|LessThan3~1_combout\;
\dm|ALT_INV_LessThan3~0_combout\ <= NOT \dm|LessThan3~0_combout\;
\dm|ALT_INV_Add3~0_combout\ <= NOT \dm|Add3~0_combout\;
\p2|ALT_INV_p_out[6]~7_combout\ <= NOT \p2|p_out[6]~7_combout\;
\p2|ALT_INV_p_out[5]~6_combout\ <= NOT \p2|p_out[5]~6_combout\;
\p2|ALT_INV_p_out[4]~5_combout\ <= NOT \p2|p_out[4]~5_combout\;
\p2|ALT_INV_p_out[3]~4_combout\ <= NOT \p2|p_out[3]~4_combout\;
\p2|ALT_INV_p_out[1]~3_combout\ <= NOT \p2|p_out[1]~3_combout\;
\p2|ALT_INV_p_out[2]~2_combout\ <= NOT \p2|p_out[2]~2_combout\;
\p2|ALT_INV_p_out[1]~1_combout\ <= NOT \p2|p_out[1]~1_combout\;
\p2r|ALT_INV_pos_out\(4) <= NOT \p2r|pos_out\(4);
\p2r|ALT_INV_pos_out\(3) <= NOT \p2r|pos_out\(3);
\p2|ALT_INV_p_out[1]~0_combout\ <= NOT \p2|p_out[1]~0_combout\;
\p2r|ALT_INV_pos_out\(5) <= NOT \p2r|pos_out\(5);
\p2r|ALT_INV_pos_out\(2) <= NOT \p2r|pos_out\(2);
\dm|ALT_INV_yout[4]~6_combout\ <= NOT \dm|yout[4]~6_combout\;
\dm|ALT_INV_yout[4]~5_combout\ <= NOT \dm|yout[4]~5_combout\;
\dm|ALT_INV_LessThan2~5_combout\ <= NOT \dm|LessThan2~5_combout\;
\dm|ALT_INV_Add1~2_combout\ <= NOT \dm|Add1~2_combout\;
\p1|ALT_INV_p_out[1]~10_combout\ <= NOT \p1|p_out[1]~10_combout\;
\dm|ALT_INV_LessThan2~4_combout\ <= NOT \dm|LessThan2~4_combout\;
\dm|ALT_INV_LessThan2~3_combout\ <= NOT \dm|LessThan2~3_combout\;
\dm|ALT_INV_LessThan2~2_combout\ <= NOT \dm|LessThan2~2_combout\;
\dm|ALT_INV_LessThan2~1_combout\ <= NOT \dm|LessThan2~1_combout\;
\p1|ALT_INV_p_out[0]~9_combout\ <= NOT \p1|p_out[0]~9_combout\;
\dm|ALT_INV_LessThan2~0_combout\ <= NOT \dm|LessThan2~0_combout\;
\dm|ALT_INV_Add1~1_combout\ <= NOT \dm|Add1~1_combout\;
\dm|ALT_INV_Add1~0_combout\ <= NOT \dm|Add1~0_combout\;
\p1|ALT_INV_p_out[6]~8_combout\ <= NOT \p1|p_out[6]~8_combout\;
\p1|ALT_INV_p_out[5]~7_combout\ <= NOT \p1|p_out[5]~7_combout\;
\p1|ALT_INV_p_out[4]~6_combout\ <= NOT \p1|p_out[4]~6_combout\;
\p1|ALT_INV_p_out[3]~5_combout\ <= NOT \p1|p_out[3]~5_combout\;
\p1|ALT_INV_p_out[2]~4_combout\ <= NOT \p1|p_out[2]~4_combout\;
\p1|ALT_INV_p_out[1]~3_combout\ <= NOT \p1|p_out[1]~3_combout\;
\p1|ALT_INV_p_out[1]~2_combout\ <= NOT \p1|p_out[1]~2_combout\;
\p1|ALT_INV_p_out[1]~1_combout\ <= NOT \p1|p_out[1]~1_combout\;
\p1r|ALT_INV_pos_out\(5) <= NOT \p1r|pos_out\(5);
\p1r|ALT_INV_pos_out\(2) <= NOT \p1r|pos_out\(2);
\p1|ALT_INV_p_out[1]~0_combout\ <= NOT \p1|p_out[1]~0_combout\;
\p1r|ALT_INV_pos_out\(4) <= NOT \p1r|pos_out\(4);
\p1r|ALT_INV_pos_out\(3) <= NOT \p1r|pos_out\(3);
\dm|ALT_INV_LessThan5~1_combout\ <= NOT \dm|LessThan5~1_combout\;
\dm|ALT_INV_LessThan5~0_combout\ <= NOT \dm|LessThan5~0_combout\;
\dm|ALT_INV_yout\(0) <= NOT \dm|yout\(0);
\dm|ALT_INV_yout\(1) <= NOT \dm|yout\(1);
\dm|ALT_INV_yout\(2) <= NOT \dm|yout\(2);
\dm|ALT_INV_yout~3_combout\ <= NOT \dm|yout~3_combout\;
\dm|ALT_INV_local_ball_p\(6) <= NOT \dm|local_ball_p\(6);
\dm|ALT_INV_yout[4]~2_combout\ <= NOT \dm|yout[4]~2_combout\;
\dm|ALT_INV_yout[4]~1_combout\ <= NOT \dm|yout[4]~1_combout\;
\dm|ALT_INV_local_ball_p\(12) <= NOT \dm|local_ball_p\(12);
\dm|ALT_INV_local_ball_p\(13) <= NOT \dm|local_ball_p\(13);
\dm|ALT_INV_yout[4]~0_combout\ <= NOT \dm|yout[4]~0_combout\;
\dc|ALT_INV_WideOr10~combout\ <= NOT \dc|WideOr10~combout\;
\dc|ALT_INV_current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\ <= NOT \dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\;
\dc|ALT_INV_current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ <= NOT \dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\;
\dc|ALT_INV_current_state.S_PREPARE_DRAW_BALL~q\ <= NOT \dc|current_state.S_PREPARE_DRAW_BALL~q\;
\dc|ALT_INV_current_state.S_PREPARE_DRAW_P2_BAR~q\ <= NOT \dc|current_state.S_PREPARE_DRAW_P2_BAR~q\;
\dc|ALT_INV_current_state.S_PREPARE_DRAW_P1_BAR~q\ <= NOT \dc|current_state.S_PREPARE_DRAW_P1_BAR~q\;
\dc|ALT_INV_current_state.S_PREPARE_CLEAN~q\ <= NOT \dc|current_state.S_PREPARE_CLEAN~q\;
\dm|ALT_INV_local_ball_p\(14) <= NOT \dm|local_ball_p\(14);
\dm|ALT_INV_LessThan6~0_combout\ <= NOT \dm|LessThan6~0_combout\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_VGA_VS1~0_combout\ <= NOT \VGA|controller|VGA_VS1~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\sd|sc|ALT_INV_p2_score~0_combout\ <= NOT \sd|sc|p2_score~0_combout\;
\bl|ALT_INV_win~2_combout\ <= NOT \bl|win~2_combout\;
\bl|ALT_INV_win~1_combout\ <= NOT \bl|win~1_combout\;
\sd|sc|ALT_INV_p1_score[0]~1_combout\ <= NOT \sd|sc|p1_score[0]~1_combout\;
\sd|sc|ALT_INV_p1_score[0]~0_combout\ <= NOT \sd|sc|p1_score[0]~0_combout\;
\bl|ALT_INV_speed_out[3]~0_combout\ <= NOT \bl|speed_out[3]~0_combout\;
\bl|ALT_INV_Equal1~1_combout\ <= NOT \bl|Equal1~1_combout\;
\bl|ALT_INV_Equal1~0_combout\ <= NOT \bl|Equal1~0_combout\;
\bl|ALT_INV_Equal2~1_combout\ <= NOT \bl|Equal2~1_combout\;
\bl|ALT_INV_win~0_combout\ <= NOT \bl|win~0_combout\;
\bl|ALT_INV_Equal4~1_combout\ <= NOT \bl|Equal4~1_combout\;
\bl|ALT_INV_always0~1_combout\ <= NOT \bl|always0~1_combout\;
\bl|ALT_INV_always0~0_combout\ <= NOT \bl|always0~0_combout\;
\br|ALT_INV_ball_out\(5) <= NOT \br|ball_out\(5);
\bl|ALT_INV_Equal4~0_combout\ <= NOT \bl|Equal4~0_combout\;
\br|ALT_INV_ball_out\(4) <= NOT \br|ball_out\(4);
\br|ALT_INV_ball_out\(3) <= NOT \br|ball_out\(3);
\bl|ALT_INV_Equal3~0_combout\ <= NOT \bl|Equal3~0_combout\;
\bl|ALT_INV_Equal2~0_combout\ <= NOT \bl|Equal2~0_combout\;
\br|ALT_INV_ball_out\(13) <= NOT \br|ball_out\(13);
\br|ALT_INV_ball_out\(11) <= NOT \br|ball_out\(11);
\fr|ALT_INV_Equal0~4_combout\ <= NOT \fr|Equal0~4_combout\;
\fr|ALT_INV_Equal0~3_combout\ <= NOT \fr|Equal0~3_combout\;
\fr|ALT_INV_Equal0~2_combout\ <= NOT \fr|Equal0~2_combout\;
\fr|ALT_INV_rate_counter\(19) <= NOT \fr|rate_counter\(19);
\fr|ALT_INV_rate_counter\(18) <= NOT \fr|rate_counter\(18);
\fr|ALT_INV_rate_counter\(15) <= NOT \fr|rate_counter\(15);
\fr|ALT_INV_Equal0~1_combout\ <= NOT \fr|Equal0~1_combout\;
\fr|ALT_INV_rate_counter\(12) <= NOT \fr|rate_counter\(12);
\fr|ALT_INV_rate_counter\(10) <= NOT \fr|rate_counter\(10);
\fr|ALT_INV_rate_counter\(9) <= NOT \fr|rate_counter\(9);
\fr|ALT_INV_rate_counter\(8) <= NOT \fr|rate_counter\(8);
\fr|ALT_INV_rate_counter\(6) <= NOT \fr|rate_counter\(6);
\fr|ALT_INV_rate_counter\(13) <= NOT \fr|rate_counter\(13);
\fr|ALT_INV_Equal0~0_combout\ <= NOT \fr|Equal0~0_combout\;
\sd|sc|ALT_INV_winner[0]~1_combout\ <= NOT \sd|sc|winner[0]~1_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|address_reg_b\(0);
\VGA|ALT_INV_valid_160x120~0_combout\ <= NOT \VGA|valid_160x120~0_combout\;
\VGA|ALT_INV_LessThan3~0_combout\ <= NOT \VGA|LessThan3~0_combout\;
\dm|ALT_INV_yout\(3) <= NOT \dm|yout\(3);
\dm|ALT_INV_yout\(4) <= NOT \dm|yout\(4);
\dm|ALT_INV_yout\(5) <= NOT \dm|yout\(5);
\dm|ALT_INV_yout\(6) <= NOT \dm|yout\(6);
\VGA|controller|ALT_INV_VGA_BLANK1~q\ <= NOT \VGA|controller|VGA_BLANK1~q\;
\VGA|controller|ALT_INV_VGA_VS1~q\ <= NOT \VGA|controller|VGA_VS1~q\;
\VGA|controller|ALT_INV_VGA_HS1~q\ <= NOT \VGA|controller|VGA_HS1~q\;
\sd|h0|ALT_INV_WideOr0~0_combout\ <= NOT \sd|h0|WideOr0~0_combout\;
\sd|sc|ALT_INV_p2_score\(0) <= NOT \sd|sc|p2_score\(0);
\sd|h1|ALT_INV_ss_out[0]~0_combout\ <= NOT \sd|h1|ss_out[0]~0_combout\;
\sd|sc|ALT_INV_p2_score\(2) <= NOT \sd|sc|p2_score\(2);
\sd|sc|ALT_INV_p2_score\(1) <= NOT \sd|sc|p2_score\(1);
\sd|sc|ALT_INV_p2_score\(3) <= NOT \sd|sc|p2_score\(3);
\sd|h2|ALT_INV_WideOr0~0_combout\ <= NOT \sd|h2|WideOr0~0_combout\;
\sd|sc|ALT_INV_p1_score\(0) <= NOT \sd|sc|p1_score\(0);
\sd|h3|ALT_INV_ss_out[0]~0_combout\ <= NOT \sd|h3|ss_out[0]~0_combout\;
\sd|sc|ALT_INV_p1_score\(2) <= NOT \sd|sc|p1_score\(2);
\sd|sc|ALT_INV_p1_score\(1) <= NOT \sd|sc|p1_score\(1);
\sd|sc|ALT_INV_p1_score\(3) <= NOT \sd|sc|p1_score\(3);
\sd|sc|ALT_INV_winner\(1) <= NOT \sd|sc|winner\(1);
\sd|sc|ALT_INV_winner\(0) <= NOT \sd|sc|winner\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\dm|ALT_INV_xout[5]~9_combout\ <= NOT \dm|xout[5]~9_combout\;
\dm|ALT_INV_Add3~1_combout\ <= NOT \dm|Add3~1_combout\;
\p2|ALT_INV_p_out[0]~9_combout\ <= NOT \p2|p_out[0]~9_combout\;
\dm|ALT_INV_yout[4]~23_combout\ <= NOT \dm|yout[4]~23_combout\;
\dm|ALT_INV_yout[4]~19_combout\ <= NOT \dm|yout[4]~19_combout\;
\dm|ALT_INV_done~4_combout\ <= NOT \dm|done~4_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(2) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(2);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(3) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(3);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(4) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(4);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(5) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(5);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(6) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(6);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(7) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(7);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(8) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(8);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(9) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(9);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(10) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(10);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(11) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(11);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(12) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(12);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(13) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(13);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(14) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(14);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(15) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(15);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(16) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(16);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(17) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(17);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(18) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(18);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(19) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(19);
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_7_DONE~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\;
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(20) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(20);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\sm|sc|ALT_INV_counter\(2) <= NOT \sm|sc|counter\(2);
\sm|sc|ALT_INV_counter\(1) <= NOT \sm|sc|counter\(1);
\sm|sc|ALT_INV_counter\(0) <= NOT \sm|sc|counter\(0);
\sm|sc|ALT_INV_counter\(8) <= NOT \sm|sc|counter\(8);
\sm|sc|ALT_INV_counter\(7) <= NOT \sm|sc|counter\(7);
\sm|sc|ALT_INV_counter\(6) <= NOT \sm|sc|counter\(6);
\sm|sc|ALT_INV_counter\(5) <= NOT \sm|sc|counter\(5);
\sm|sc|ALT_INV_counter\(4) <= NOT \sm|sc|counter\(4);
\sm|sc|ALT_INV_counter\(3) <= NOT \sm|sc|counter\(3);
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_4_WAIT~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q\;
\sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3) <= NOT \sm|cfg|Auto_Initialize|rom_address_counter\(3);
\sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2) <= NOT \sm|cfg|Auto_Initialize|rom_address_counter\(2);
\sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4) <= NOT \sm|cfg|Auto_Initialize|rom_address_counter\(4);
\sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5) <= NOT \sm|cfg|Auto_Initialize|rom_address_counter\(5);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(2) <= NOT \sm|cfg|I2C_Controller|current_byte\(2);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(0) <= NOT \sm|cfg|I2C_Controller|current_byte\(0);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(3) <= NOT \sm|cfg|I2C_Controller|current_byte\(3);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(1) <= NOT \sm|cfg|I2C_Controller|current_byte\(1);
\sm|cfg|ALT_INV_num_bits_to_transfer\(0) <= NOT \sm|cfg|num_bits_to_transfer\(0);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(21) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(21);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(1) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(1);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(2) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(2);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(3) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(3);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(4) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(4);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(6) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(6);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(5) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(5);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(7) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(7);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(8) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(8);
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\;
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\;
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\;
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(9) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(9);
\sm|cfg|I2C_Controller|ALT_INV_current_bit\(0) <= NOT \sm|cfg|I2C_Controller|current_bit\(0);
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_1_PRE_START~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\;
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(6) <= NOT \sm|cfg|I2C_Controller|current_byte\(6);
\sm|cfg|I2C_Controller|ALT_INV_Mux0~4_combout\ <= NOT \sm|cfg|I2C_Controller|Mux0~4_combout\;
\sm|cfg|I2C_Controller|ALT_INV_current_bit\(1) <= NOT \sm|cfg|I2C_Controller|current_bit\(1);
\sm|cfg|I2C_Controller|ALT_INV_current_bit\(2) <= NOT \sm|cfg|I2C_Controller|current_bit\(2);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(4) <= NOT \sm|cfg|I2C_Controller|current_byte\(4);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(7) <= NOT \sm|cfg|I2C_Controller|current_byte\(7);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(22) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(22);
\sm|cfg|I2C_Controller|ALT_INV_current_byte\(5) <= NOT \sm|cfg|I2C_Controller|current_byte\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(3) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(3);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(4) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(4);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(5) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(5);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(6) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(6);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(7) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(7);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(4) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(4);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(5) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(5);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(6) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(6);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(7) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(7);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(0) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(0);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(1) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(1);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(2) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(2);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(3) <= NOT \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(3);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(0) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(0);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(1) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(1);
\sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(2) <= NOT \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\;
\sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\ <= NOT \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\;
\sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~q\ <= NOT \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\;
\sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\ <= NOT \sm|cfg|Auto_Initialize|send_start_bit~q\;
\sm|cfg|Auto_Initialize|ALT_INV_send_stop_bit~q\ <= NOT \sm|cfg|Auto_Initialize|send_stop_bit~q\;
\sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\ <= NOT \sm|cfg|Auto_Initialize|transfer_data~q\;
\bl|ALT_INV_Add8~17_sumout\ <= NOT \bl|Add8~17_sumout\;
\bl|ALT_INV_Add7~17_sumout\ <= NOT \bl|Add7~17_sumout\;
\bl|ALT_INV_Add8~13_sumout\ <= NOT \bl|Add8~13_sumout\;
\bl|ALT_INV_Add7~13_sumout\ <= NOT \bl|Add7~13_sumout\;
\bl|ALT_INV_Add8~9_sumout\ <= NOT \bl|Add8~9_sumout\;
\bl|ALT_INV_Add7~9_sumout\ <= NOT \bl|Add7~9_sumout\;
\bl|ALT_INV_Add8~5_sumout\ <= NOT \bl|Add8~5_sumout\;
\bl|ALT_INV_Add7~5_sumout\ <= NOT \bl|Add7~5_sumout\;
\bl|ALT_INV_Add8~1_sumout\ <= NOT \bl|Add8~1_sumout\;
\bl|ALT_INV_Add6~17_sumout\ <= NOT \bl|Add6~17_sumout\;
\bl|ALT_INV_Add6~13_sumout\ <= NOT \bl|Add6~13_sumout\;
\bl|ALT_INV_Add6~9_sumout\ <= NOT \bl|Add6~9_sumout\;
\bl|ALT_INV_Add6~5_sumout\ <= NOT \bl|Add6~5_sumout\;
\bl|ALT_INV_Add6~1_sumout\ <= NOT \bl|Add6~1_sumout\;
\bl|ALT_INV_Add7~1_sumout\ <= NOT \bl|Add7~1_sumout\;
\bl|ALT_INV_Add0~17_sumout\ <= NOT \bl|Add0~17_sumout\;
\bl|ALT_INV_Add0~13_sumout\ <= NOT \bl|Add0~13_sumout\;
\bl|ALT_INV_Add0~9_sumout\ <= NOT \bl|Add0~9_sumout\;
\bl|ALT_INV_Add0~5_sumout\ <= NOT \bl|Add0~5_sumout\;
\bl|ALT_INV_Add0~1_sumout\ <= NOT \bl|Add0~1_sumout\;
\bl|ALT_INV_Add3~25_sumout\ <= NOT \bl|Add3~25_sumout\;
\bl|ALT_INV_Add1~25_sumout\ <= NOT \bl|Add1~25_sumout\;
\bl|ALT_INV_Add3~21_sumout\ <= NOT \bl|Add3~21_sumout\;
\bl|ALT_INV_Add3~17_sumout\ <= NOT \bl|Add3~17_sumout\;
\dm|ALT_INV_Add6~13_sumout\ <= NOT \dm|Add6~13_sumout\;
\dm|ALT_INV_Add0~25_sumout\ <= NOT \dm|Add0~25_sumout\;
\dm|ALT_INV_local_m_y\(0) <= NOT \dm|local_m_y\(0);
\dm|ALT_INV_local_p1_y\(0) <= NOT \dm|local_p1_y\(0);
\dm|ALT_INV_local_p2_y\(0) <= NOT \dm|local_p2_y\(0);
\dm|ALT_INV_Add0~21_sumout\ <= NOT \dm|Add0~21_sumout\;
\dm|ALT_INV_local_m_y\(1) <= NOT \dm|local_m_y\(1);
\dm|ALT_INV_local_p1_y\(1) <= NOT \dm|local_p1_y\(1);
\dm|ALT_INV_local_p2_y\(1) <= NOT \dm|local_p2_y\(1);
\dm|ALT_INV_local_m_y\(2) <= NOT \dm|local_m_y\(2);
\dm|ALT_INV_local_p1_y\(2) <= NOT \dm|local_p1_y\(2);
\dm|ALT_INV_Add0~17_sumout\ <= NOT \dm|Add0~17_sumout\;
\dm|ALT_INV_local_p2_y\(2) <= NOT \dm|local_p2_y\(2);
\dm|ALT_INV_counter\(0) <= NOT \dm|counter\(0);
\dm|ALT_INV_done~q\ <= NOT \dm|done~q\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\;
\sm|cfg|I2C_Controller|ALT_INV_Mux0~0_combout\ <= NOT \sm|cfg|I2C_Controller|Mux0~0_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(23) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(23);
\sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\ <= NOT \sm|codec|Audio_Out_Serializer|left_channel_was_read~q\;
\sm|codec|ALT_INV_done_dac_channel_sync~q\ <= NOT \sm|codec|done_dac_channel_sync~q\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\;
\bl|ALT_INV_Add3~13_sumout\ <= NOT \bl|Add3~13_sumout\;
\bl|ALT_INV_Add3~9_sumout\ <= NOT \bl|Add3~9_sumout\;
\bl|ALT_INV_Add3~5_sumout\ <= NOT \bl|Add3~5_sumout\;
\bl|ALT_INV_Add3~1_sumout\ <= NOT \bl|Add3~1_sumout\;
\bl|ALT_INV_Add1~21_sumout\ <= NOT \bl|Add1~21_sumout\;
\bl|ALT_INV_Add1~17_sumout\ <= NOT \bl|Add1~17_sumout\;
\bl|ALT_INV_Add1~13_sumout\ <= NOT \bl|Add1~13_sumout\;
\bl|ALT_INV_Add1~9_sumout\ <= NOT \bl|Add1~9_sumout\;
\bl|ALT_INV_Add1~5_sumout\ <= NOT \bl|Add1~5_sumout\;
\bl|ALT_INV_Add1~1_sumout\ <= NOT \bl|Add1~1_sumout\;
\bl|ALT_INV_Add10~29_sumout\ <= NOT \bl|Add10~29_sumout\;
\bl|ALT_INV_Add10~25_sumout\ <= NOT \bl|Add10~25_sumout\;
\bl|ALT_INV_Add10~21_sumout\ <= NOT \bl|Add10~21_sumout\;
\bl|ALT_INV_Add10~17_sumout\ <= NOT \bl|Add10~17_sumout\;
\bl|ALT_INV_Add5~29_sumout\ <= NOT \bl|Add5~29_sumout\;
\bl|ALT_INV_Add5~25_sumout\ <= NOT \bl|Add5~25_sumout\;
\bl|ALT_INV_Add5~21_sumout\ <= NOT \bl|Add5~21_sumout\;
\bl|ALT_INV_Add5~17_sumout\ <= NOT \bl|Add5~17_sumout\;
\bl|ALT_INV_Add5~13_sumout\ <= NOT \bl|Add5~13_sumout\;
\bl|ALT_INV_Add5~9_sumout\ <= NOT \bl|Add5~9_sumout\;
\bl|ALT_INV_Add5~5_sumout\ <= NOT \bl|Add5~5_sumout\;
\bl|ALT_INV_Add5~1_sumout\ <= NOT \bl|Add5~1_sumout\;
\bl|ALT_INV_Add9~29_sumout\ <= NOT \bl|Add9~29_sumout\;
\br|ALT_INV_ball_out\(0) <= NOT \br|ball_out\(0);
\bl|ALT_INV_Add9~25_sumout\ <= NOT \bl|Add9~25_sumout\;
\br|ALT_INV_ball_out\(1) <= NOT \br|ball_out\(1);
\bl|ALT_INV_Add9~21_sumout\ <= NOT \bl|Add9~21_sumout\;
\bl|ALT_INV_Add9~17_sumout\ <= NOT \bl|Add9~17_sumout\;
\bl|ALT_INV_Add9~13_sumout\ <= NOT \bl|Add9~13_sumout\;
\bl|ALT_INV_Add9~9_sumout\ <= NOT \bl|Add9~9_sumout\;
\bl|ALT_INV_Add9~5_sumout\ <= NOT \bl|Add9~5_sumout\;
\bl|ALT_INV_Add9~1_sumout\ <= NOT \bl|Add9~1_sumout\;
\bl|ALT_INV_Add10~13_sumout\ <= NOT \bl|Add10~13_sumout\;
\bl|ALT_INV_Add10~9_sumout\ <= NOT \bl|Add10~9_sumout\;
\bl|ALT_INV_Add10~5_sumout\ <= NOT \bl|Add10~5_sumout\;
\bl|ALT_INV_Add10~1_sumout\ <= NOT \bl|Add10~1_sumout\;
\fr|ALT_INV_Add0~73_sumout\ <= NOT \fr|Add0~73_sumout\;
\fr|ALT_INV_Add0~69_sumout\ <= NOT \fr|Add0~69_sumout\;
\fr|ALT_INV_Add0~65_sumout\ <= NOT \fr|Add0~65_sumout\;
\fr|ALT_INV_Add0~61_sumout\ <= NOT \fr|Add0~61_sumout\;
\fr|ALT_INV_Add0~57_sumout\ <= NOT \fr|Add0~57_sumout\;
\fr|ALT_INV_Add0~53_sumout\ <= NOT \fr|Add0~53_sumout\;
\fr|ALT_INV_Add0~49_sumout\ <= NOT \fr|Add0~49_sumout\;
\fr|ALT_INV_Add0~45_sumout\ <= NOT \fr|Add0~45_sumout\;
\fr|ALT_INV_Add0~33_sumout\ <= NOT \fr|Add0~33_sumout\;
\dm|ALT_INV_Add7~29_sumout\ <= NOT \dm|Add7~29_sumout\;
\dm|ALT_INV_Add7~25_sumout\ <= NOT \dm|Add7~25_sumout\;
\dm|ALT_INV_Add7~21_sumout\ <= NOT \dm|Add7~21_sumout\;
\dm|ALT_INV_Add7~17_sumout\ <= NOT \dm|Add7~17_sumout\;
\dm|ALT_INV_Add7~13_sumout\ <= NOT \dm|Add7~13_sumout\;
\dm|ALT_INV_local_m_y\(3) <= NOT \dm|local_m_y\(3);
\dm|ALT_INV_local_p1_y\(3) <= NOT \dm|local_p1_y\(3);
\dm|ALT_INV_Add0~13_sumout\ <= NOT \dm|Add0~13_sumout\;
\dm|ALT_INV_local_p2_y\(3) <= NOT \dm|local_p2_y\(3);
\dm|ALT_INV_local_m_y\(4) <= NOT \dm|local_m_y\(4);
\dm|ALT_INV_local_p1_y\(4) <= NOT \dm|local_p1_y\(4);
\dm|ALT_INV_Add0~9_sumout\ <= NOT \dm|Add0~9_sumout\;
\dm|ALT_INV_local_p2_y\(4) <= NOT \dm|local_p2_y\(4);
\dm|ALT_INV_local_m_y\(5) <= NOT \dm|local_m_y\(5);
\dm|ALT_INV_local_p1_y\(5) <= NOT \dm|local_p1_y\(5);
\dm|ALT_INV_Add0~5_sumout\ <= NOT \dm|Add0~5_sumout\;
\dm|ALT_INV_local_p2_y\(5) <= NOT \dm|local_p2_y\(5);
\p2|ALT_INV_Add1~25_sumout\ <= NOT \p2|Add1~25_sumout\;
\p2|ALT_INV_Add0~25_sumout\ <= NOT \p2|Add0~25_sumout\;
\p2|ALT_INV_Add1~21_sumout\ <= NOT \p2|Add1~21_sumout\;
\p2|ALT_INV_Add0~21_sumout\ <= NOT \p2|Add0~21_sumout\;
\p2|ALT_INV_Add1~17_sumout\ <= NOT \p2|Add1~17_sumout\;
\p2|ALT_INV_Add0~17_sumout\ <= NOT \p2|Add0~17_sumout\;
\p2|ALT_INV_Add1~13_sumout\ <= NOT \p2|Add1~13_sumout\;
\p2|ALT_INV_Add0~13_sumout\ <= NOT \p2|Add0~13_sumout\;
\p2|ALT_INV_Add1~9_sumout\ <= NOT \p2|Add1~9_sumout\;
\p2|ALT_INV_Add0~9_sumout\ <= NOT \p2|Add0~9_sumout\;
\p2|ALT_INV_Add1~5_sumout\ <= NOT \p2|Add1~5_sumout\;
\p2|ALT_INV_Add0~5_sumout\ <= NOT \p2|Add0~5_sumout\;
\p2|ALT_INV_Add1~1_sumout\ <= NOT \p2|Add1~1_sumout\;
\p2r|ALT_INV_pos_out\(1) <= NOT \p2r|pos_out\(1);
\p2r|ALT_INV_pos_out\(6) <= NOT \p2r|pos_out\(6);
\p2r|ALT_INV_pos_out\(0) <= NOT \p2r|pos_out\(0);
\p2|ALT_INV_Add0~1_sumout\ <= NOT \p2|Add0~1_sumout\;
\p1|ALT_INV_Add1~25_sumout\ <= NOT \p1|Add1~25_sumout\;
\p1|ALT_INV_Add0~25_sumout\ <= NOT \p1|Add0~25_sumout\;
\p1|ALT_INV_Add1~21_sumout\ <= NOT \p1|Add1~21_sumout\;
\p1|ALT_INV_Add0~21_sumout\ <= NOT \p1|Add0~21_sumout\;
\p1|ALT_INV_Add1~17_sumout\ <= NOT \p1|Add1~17_sumout\;
\p1|ALT_INV_Add0~17_sumout\ <= NOT \p1|Add0~17_sumout\;
\p1|ALT_INV_Add1~13_sumout\ <= NOT \p1|Add1~13_sumout\;
\p1|ALT_INV_Add0~13_sumout\ <= NOT \p1|Add0~13_sumout\;
\p1|ALT_INV_Add1~9_sumout\ <= NOT \p1|Add1~9_sumout\;
\p1|ALT_INV_Add0~9_sumout\ <= NOT \p1|Add0~9_sumout\;
\p1|ALT_INV_Add1~5_sumout\ <= NOT \p1|Add1~5_sumout\;
\p1|ALT_INV_Add0~5_sumout\ <= NOT \p1|Add0~5_sumout\;
\p1|ALT_INV_Add1~1_sumout\ <= NOT \p1|Add1~1_sumout\;
\p1r|ALT_INV_pos_out\(6) <= NOT \p1r|pos_out\(6);
\p1r|ALT_INV_pos_out\(0) <= NOT \p1r|pos_out\(0);
\p1r|ALT_INV_pos_out\(1) <= NOT \p1r|pos_out\(1);
\p1|ALT_INV_Add0~1_sumout\ <= NOT \p1|Add0~1_sumout\;
\dm|ALT_INV_local_m_y\(6) <= NOT \dm|local_m_y\(6);
\dm|ALT_INV_local_p1_y\(6) <= NOT \dm|local_p1_y\(6);
\dm|ALT_INV_Add0~1_sumout\ <= NOT \dm|Add0~1_sumout\;
\dm|ALT_INV_local_p2_y\(6) <= NOT \dm|local_p2_y\(6);
\dm|ALT_INV_Add7~9_sumout\ <= NOT \dm|Add7~9_sumout\;
\dm|ALT_INV_Add7~5_sumout\ <= NOT \dm|Add7~5_sumout\;
\dm|ALT_INV_counter\(1) <= NOT \dm|counter\(1);
\dm|ALT_INV_Add7~1_sumout\ <= NOT \dm|Add7~1_sumout\;
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(24) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(24);
\sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(10) <= NOT \sm|cfg|Clock_Generator_400KHz|clk_counter\(10);
\br|ALT_INV_ball_out\(6) <= NOT \br|ball_out\(6);
\br|ALT_INV_ball_out\(12) <= NOT \br|ball_out\(12);
\br|ALT_INV_ball_out\(14) <= NOT \br|ball_out\(14);
\br|ALT_INV_ball_out\(8) <= NOT \br|ball_out\(8);
\br|ALT_INV_ball_out\(9) <= NOT \br|ball_out\(9);
\br|ALT_INV_ball_out\(10) <= NOT \br|ball_out\(10);
\br|ALT_INV_ball_out\(7) <= NOT \br|ball_out\(7);
\fr|ALT_INV_rate_counter\(2) <= NOT \fr|rate_counter\(2);
\fr|ALT_INV_rate_counter\(11) <= NOT \fr|rate_counter\(11);
\fr|ALT_INV_rate_counter\(1) <= NOT \fr|rate_counter\(1);
\fr|ALT_INV_rate_counter\(0) <= NOT \fr|rate_counter\(0);
\fr|ALT_INV_rate_counter\(7) <= NOT \fr|rate_counter\(7);
\fr|ALT_INV_rate_counter\(14) <= NOT \fr|rate_counter\(14);
\fr|ALT_INV_rate_counter\(16) <= NOT \fr|rate_counter\(16);
\fr|ALT_INV_rate_counter\(17) <= NOT \fr|rate_counter\(17);
\fr|ALT_INV_rate_counter\(3) <= NOT \fr|rate_counter\(3);
\fr|ALT_INV_rate_counter\(4) <= NOT \fr|rate_counter\(4);
\fr|ALT_INV_rate_counter\(5) <= NOT \fr|rate_counter\(5);
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\dm|ALT_INV_xout\(4) <= NOT \dm|xout\(4);
\dm|ALT_INV_xout\(3) <= NOT \dm|xout\(3);
\dm|ALT_INV_xout\(2) <= NOT \dm|xout\(2);
\dm|ALT_INV_xout\(1) <= NOT \dm|xout\(1);
\dm|ALT_INV_xout\(0) <= NOT \dm|xout\(0);
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\dm|ALT_INV_xout\(5) <= NOT \dm|xout\(5);
\dm|ALT_INV_xout\(6) <= NOT \dm|xout\(6);
\dm|ALT_INV_xout\(7) <= NOT \dm|xout\(7);
\VGA|user_input_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|user_input_translator|Add1~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|user_input_translator|Add1~1_sumout\;
\sm|cfg|Clock_Generator_400KHz|ALT_INV_new_clk~q\ <= NOT \sm|cfg|Clock_Generator_400KHz|new_clk~q\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
\dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\ <= NOT \dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\ <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[9]~DUPLICATE_q\;
\ALT_INV_AUD_BCLK~input_o\ <= NOT \AUD_BCLK~input_o\;
\ALT_INV_AUD_DACLRCK~input_o\ <= NOT \AUD_DACLRCK~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\dc|ALT_INV_select_op\(2) <= NOT \dc|select_op\(2);
\dc|ALT_INV_select_op\(1) <= NOT \dc|select_op\(1);
\dc|ALT_INV_select_op\(0) <= NOT \dc|select_op\(0);
\dc|ALT_INV_colour\(0) <= NOT \dc|colour\(0);
\dc|ALT_INV_colour\(1) <= NOT \dc|colour\(1);
\dc|ALT_INV_colour\(2) <= NOT \dc|colour\(2);
\br|ALT_INV_speed_out[1]~42_combout\ <= NOT \br|speed_out[1]~42_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~25_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~25_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~24_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~24_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~23_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~23_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_data_out~14_combout\ <= NOT \sm|cfg|Auto_Initialize|data_out~14_combout\;
\br|ALT_INV_speed_out~29_combout\ <= NOT \br|speed_out~29_combout\;
\br|ALT_INV_speed_out~28_combout\ <= NOT \br|speed_out~28_combout\;
\br|ALT_INV_speed_out~27_combout\ <= NOT \br|speed_out~27_combout\;
\sd|sc|ALT_INV_p1_score[0]~8_combout\ <= NOT \sd|sc|p1_score[0]~8_combout\;
\sd|sc|ALT_INV_p1_score[0]~7_combout\ <= NOT \sd|sc|p1_score[0]~7_combout\;
\br|ALT_INV_speed_out~26_combout\ <= NOT \br|speed_out~26_combout\;
\br|ALT_INV_speed_out~25_combout\ <= NOT \br|speed_out~25_combout\;
\br|ALT_INV_speed_out~24_combout\ <= NOT \br|speed_out~24_combout\;
\br|ALT_INV_speed_out~23_combout\ <= NOT \br|speed_out~23_combout\;
\br|ALT_INV_speed_out~22_combout\ <= NOT \br|speed_out~22_combout\;
\sd|sc|ALT_INV_p1_score[0]~6_combout\ <= NOT \sd|sc|p1_score[0]~6_combout\;
\br|ALT_INV_speed_out~21_combout\ <= NOT \br|speed_out~21_combout\;
\br|ALT_INV_speed_out~20_combout\ <= NOT \br|speed_out~20_combout\;
\br|ALT_INV_speed_out~19_combout\ <= NOT \br|speed_out~19_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~26_combout\ <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg~26_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1) <= NOT \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(1);
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~22_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~22_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~21_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~21_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~20_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~20_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~19_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~19_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~18_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~18_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~17_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~17_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~16_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~16_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~15_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~15_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~14_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~14_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~13_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~13_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~12_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~12_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~11_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~11_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~10_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~10_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~9_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~9_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~8_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~8_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~7_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~7_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~6_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~6_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_data_out~8_combout\ <= NOT \sm|cfg|Auto_Initialize|data_out~8_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~5_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~5_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~4_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~4_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~3_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~3_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_data_out~3_combout\ <= NOT \sm|cfg|Auto_Initialize|data_out~3_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~2_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~2_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~2_combout\ <= NOT \sm|cfg|Auto_Initialize|data_out[6]~2_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\ <= NOT \sm|cfg|Auto_Initialize|data_out[6]~1_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\ <= NOT \sm|cfg|Auto_Initialize|data_out[7]~0_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~1_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~1_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init~14_combout\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\;
\sm|sc|ALT_INV_counter[7]~0_combout\ <= NOT \sm|sc|counter[7]~0_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Selector2~1_combout\ <= NOT \sm|cfg|Auto_Initialize|Selector2~1_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Ram0~0_combout\ <= NOT \sm|cfg|Auto_Initialize|Ram0~0_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_Selector2~0_combout\ <= NOT \sm|cfg|Auto_Initialize|Selector2~0_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\;
\sm|cfg|Auto_Initialize|ALT_INV_Equal0~0_combout\ <= NOT \sm|cfg|Auto_Initialize|Equal0~0_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0) <= NOT \sm|cfg|Auto_Initialize|rom_address_counter\(0);
\sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1) <= NOT \sm|cfg|Auto_Initialize|rom_address_counter\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\;
\sm|sc|ALT_INV_Equal0~1_combout\ <= NOT \sm|sc|Equal0~1_combout\;
\sm|sc|ALT_INV_Equal0~0_combout\ <= NOT \sm|sc|Equal0~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\;
\sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~1_combout\ <= NOT \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout\;
\sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~0_combout\ <= NOT \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout\;
\sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\ <= NOT \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\;
\dm|ALT_INV_done~2_combout\ <= NOT \dm|done~2_combout\;
\dm|ALT_INV_LessThan3~9_combout\ <= NOT \dm|LessThan3~9_combout\;
\dm|ALT_INV_LessThan3~8_combout\ <= NOT \dm|LessThan3~8_combout\;
\dm|ALT_INV_done~1_combout\ <= NOT \dm|done~1_combout\;
\dm|ALT_INV_done~0_combout\ <= NOT \dm|done~0_combout\;
\dm|ALT_INV_LessThan2~7_combout\ <= NOT \dm|LessThan2~7_combout\;
\dm|ALT_INV_LessThan2~6_combout\ <= NOT \dm|LessThan2~6_combout\;
\sm|cfg|I2C_Controller|ALT_INV_Selector3~0_combout\ <= NOT \sm|cfg|I2C_Controller|Selector3~0_combout\;
\sm|cfg|I2C_Controller|ALT_INV_Selector2~0_combout\ <= NOT \sm|cfg|I2C_Controller|Selector2~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\ <= NOT \sm|codec|Audio_Out_Serializer|comb~2_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1);
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\;
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0);
\bl|ALT_INV_noise~0_combout\ <= NOT \bl|noise~0_combout\;
\sm|sc|ALT_INV_current_state~q\ <= NOT \sm|sc|current_state~q\;
\sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\ <= NOT \sm|codec|Audio_Out_Serializer|comb~1_combout\;
\sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\ <= NOT \sm|codec|Audio_Out_Serializer|comb~0_combout\;
\sm|codec|ALT_INV_Equal3~0_combout\ <= NOT \sm|codec|Equal3~0_combout\;
\sm|codec|ALT_INV_Equal2~1_combout\ <= NOT \sm|codec|Equal2~1_combout\;
\sm|codec|ALT_INV_Equal2~0_combout\ <= NOT \sm|codec|Equal2~0_combout\;
\sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver~12_combout\ <= NOT \sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\;
\bl|ALT_INV_Add4~2_combout\ <= NOT \bl|Add4~2_combout\;
\br|ALT_INV_speed_out~17_combout\ <= NOT \br|speed_out~17_combout\;
\bl|ALT_INV_Add4~1_combout\ <= NOT \bl|Add4~1_combout\;
\bl|ALT_INV_speed_out~2_combout\ <= NOT \bl|speed_out~2_combout\;
\bl|ALT_INV_Equal0~1_combout\ <= NOT \bl|Equal0~1_combout\;
\br|ALT_INV_speed_out[1]~14_combout\ <= NOT \br|speed_out[1]~14_combout\;
\br|ALT_INV_speed_out~13_combout\ <= NOT \br|speed_out~13_combout\;
\bl|ALT_INV_Add4~0_combout\ <= NOT \bl|Add4~0_combout\;
\br|ALT_INV_speed_out~12_combout\ <= NOT \br|speed_out~12_combout\;
\br|ALT_INV_speed_out[1]~11_combout\ <= NOT \br|speed_out[1]~11_combout\;
\br|ALT_INV_speed_out[1]~10_combout\ <= NOT \br|speed_out[1]~10_combout\;
\br|ALT_INV_speed_out[1]~9_combout\ <= NOT \br|speed_out[1]~9_combout\;
\br|ALT_INV_speed_out[1]~8_combout\ <= NOT \br|speed_out[1]~8_combout\;
\br|ALT_INV_speed_out[1]~7_combout\ <= NOT \br|speed_out[1]~7_combout\;
\br|ALT_INV_speed_out[1]~6_combout\ <= NOT \br|speed_out[1]~6_combout\;
\br|ALT_INV_speed_out[1]~5_combout\ <= NOT \br|speed_out[1]~5_combout\;
\br|ALT_INV_speed_out[1]~4_combout\ <= NOT \br|speed_out[1]~4_combout\;
\br|ALT_INV_speed_out[1]~3_combout\ <= NOT \br|speed_out[1]~3_combout\;
\br|ALT_INV_speed_out[1]~2_combout\ <= NOT \br|speed_out[1]~2_combout\;
\br|ALT_INV_speed_out[1]~1_combout\ <= NOT \br|speed_out[1]~1_combout\;
\bl|ALT_INV_always0~28_combout\ <= NOT \bl|always0~28_combout\;
\bl|ALT_INV_always0~27_combout\ <= NOT \bl|always0~27_combout\;
\bl|ALT_INV_LessThan3~3_combout\ <= NOT \bl|LessThan3~3_combout\;
\br|ALT_INV_speed_out[1]~0_combout\ <= NOT \br|speed_out[1]~0_combout\;
\bl|ALT_INV_always0~26_combout\ <= NOT \bl|always0~26_combout\;
\bl|ALT_INV_always0~25_combout\ <= NOT \bl|always0~25_combout\;
\bl|ALT_INV_always0~24_combout\ <= NOT \bl|always0~24_combout\;
\bl|ALT_INV_LessThan3~2_combout\ <= NOT \bl|LessThan3~2_combout\;

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X40_Y0_N53
\VGA_BLANK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK);

-- Location: IOOBUF_X34_Y0_N76
\VGA_SYNC~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X22_Y0_N36
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X24_Y0_N19
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X6_Y0_N19
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X10_Y0_N76
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X20_Y81_N53
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X40_Y81_N2
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h5|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h5|Decoder0~1_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h5|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|sc|winner\(0),
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h5|Decoder0~2_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|sc|ALT_INV_winner\(1),
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h3|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h3|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h3|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h3|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h2|ss_out[1]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h3|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h2|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h2|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h1|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h1|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h1|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h1|ss_out[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h0|ss_out[1]~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h1|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sd|h0|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sm|cfg|Clock_Generator_400KHz|new_clk~q\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sm|codec|Audio_Out_Serializer|serial_audio_out_data~q\,
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \sm|cfg|I2C_Controller|i2c_sdata~1_combout\,
	oe => \sm|cfg|I2C_Controller|i2c_sdata~2_combout\,
	devoe => ww_devoe,
	o => FPGA_I2C_SDAT);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X29_Y62_N0
\sm|cfg|Clock_Generator_400KHz|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~37_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~38\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(1),
	cin => GND,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~37_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~38\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X29_Y62_N42
\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout\ = ( \sm|cfg|Clock_Generator_400KHz|clk_counter\(6) & ( (\sm|cfg|Clock_Generator_400KHz|clk_counter\(4) & (\sm|cfg|Clock_Generator_400KHz|clk_counter\(3) & 
-- (\sm|cfg|Clock_Generator_400KHz|clk_counter\(2) & \sm|cfg|Clock_Generator_400KHz|clk_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(4),
	datab => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(3),
	datac => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(2),
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(1),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(6),
	combout => \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout\);

-- Location: LABCELL_X29_Y62_N30
\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout\ = ( \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout\ & ( (\sm|cfg|Clock_Generator_400KHz|clk_counter\(7) & (\sm|cfg|Clock_Generator_400KHz|clk_counter\(5) & 
-- (!\sm|cfg|Clock_Generator_400KHz|clk_counter\(9) & \sm|cfg|Clock_Generator_400KHz|clk_counter\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(7),
	datab => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(5),
	datac => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(9),
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(8),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~0_combout\,
	combout => \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout\);

-- Location: LABCELL_X29_Y62_N54
\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout\ = ( \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout\ & ( !\sm|cfg|Clock_Generator_400KHz|clk_counter\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(10),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~1_combout\,
	combout => \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout\);

-- Location: FF_X29_Y62_N56
\sm|cfg|Clock_Generator_400KHz|middle_of_low_level\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\);

-- Location: LABCELL_X33_Y62_N36
\sm|cfg|Auto_Initialize|rom_address_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|rom_address_counter~1_combout\ = ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|cfg|Auto_Initialize|rom_address_counter~1_combout\);

-- Location: LABCELL_X33_Y61_N39
\sm|cfg|Auto_Initialize|rom_address_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|rom_address_counter~0_combout\ = ( \KEY[0]~input_o\ & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|cfg|Auto_Initialize|rom_address_counter~0_combout\);

-- Location: FF_X33_Y61_N41
\sm|cfg|Auto_Initialize|rom_address_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|rom_address_counter~0_combout\,
	ena => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|rom_address_counter\(1));

-- Location: LABCELL_X33_Y61_N45
\sm|cfg|Auto_Initialize|Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Add0~3_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) $ (((!\sm|cfg|Auto_Initialize|rom_address_counter\(2)) # (!\sm|cfg|Auto_Initialize|rom_address_counter\(1)))) 
-- ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Add0~3_combout\);

-- Location: FF_X33_Y61_N47
\sm|cfg|Auto_Initialize|rom_address_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Add0~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|rom_address_counter\(3));

-- Location: LABCELL_X33_Y61_N18
\sm|cfg|Auto_Initialize|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Add0~1_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2)) # 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(1))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & \sm|cfg|Auto_Initialize|rom_address_counter\(1))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000111111111111111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Add0~1_combout\);

-- Location: FF_X33_Y61_N20
\sm|cfg|Auto_Initialize|rom_address_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Add0~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|rom_address_counter\(4));

-- Location: LABCELL_X31_Y61_N12
\sm|cfg|Auto_Initialize|Ram0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~0_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- ((\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Ram0~0_combout\);

-- Location: LABCELL_X33_Y61_N24
\sm|cfg|Auto_Initialize|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Add0~0_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(0)) # ((!\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # (!\sm|cfg|Auto_Initialize|rom_address_counter\(1)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(0) & (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & \sm|cfg|Auto_Initialize|rom_address_counter\(1)))) ) ) ) # ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Add0~0_combout\);

-- Location: FF_X33_Y61_N26
\sm|cfg|Auto_Initialize|rom_address_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Add0~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|rom_address_counter\(5));

-- Location: LABCELL_X31_Y61_N3
\sm|cfg|Auto_Initialize|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector1~0_combout\ = ( \sm|cfg|Auto_Initialize|transfer_data~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ((\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\))) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\)) ) ) # ( !\sm|cfg|Auto_Initialize|transfer_data~q\ & ( 
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	combout => \sm|cfg|Auto_Initialize|Selector1~0_combout\);

-- Location: FF_X31_Y61_N5
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\);

-- Location: LABCELL_X31_Y61_N9
\sm|cfg|Auto_Initialize|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector2~1_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ( (!\sm|cfg|Auto_Initialize|transfer_data~q\ & ((\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\))) # 
-- (\sm|cfg|Auto_Initialize|transfer_data~q\ & (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)) ) ) # ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ( 
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	combout => \sm|cfg|Auto_Initialize|Selector2~1_combout\);

-- Location: LABCELL_X31_Y61_N15
\sm|cfg|Auto_Initialize|Selector2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector2~2_combout\ = ( \sm|cfg|Auto_Initialize|Selector2~1_combout\ ) # ( !\sm|cfg|Auto_Initialize|Selector2~1_combout\ & ( (\sm|cfg|Auto_Initialize|Selector2~0_combout\ & (\sm|cfg|Auto_Initialize|Ram0~0_combout\ & 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_Selector2~0_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~0_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Selector2~1_combout\,
	combout => \sm|cfg|Auto_Initialize|Selector2~2_combout\);

-- Location: FF_X31_Y61_N17
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Selector2~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\);

-- Location: LABCELL_X31_Y61_N51
\sm|cfg|Auto_Initialize|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector3~0_combout\ = (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & (((\sm|cfg|Auto_Initialize|transfer_data~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\)) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011000000010011001100000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	datab => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_4_WAIT~q\,
	combout => \sm|cfg|Auto_Initialize|Selector3~0_combout\);

-- Location: FF_X31_Y61_N52
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q\);

-- Location: LABCELL_X31_Y61_N48
\sm|cfg|Auto_Initialize|s_i2c_auto_init~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init~13_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & \KEY[0]~input_o\) ) ) # ( 
-- !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & (\KEY[0]~input_o\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_4_WAIT~q\,
	combout => \sm|cfg|Auto_Initialize|s_i2c_auto_init~13_combout\);

-- Location: FF_X31_Y61_N50
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|s_i2c_auto_init~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\);

-- Location: LABCELL_X31_Y61_N27
\sm|cfg|Auto_Initialize|s_i2c_auto_init~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init~15_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\ & ( (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\,
	combout => \sm|cfg|Auto_Initialize|s_i2c_auto_init~15_combout\);

-- Location: FF_X31_Y61_N28
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|s_i2c_auto_init~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\);

-- Location: LABCELL_X33_Y61_N3
\sm|cfg|Auto_Initialize|s_i2c_auto_init~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\ = (!\KEY[0]~input_o\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q\,
	combout => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\);

-- Location: FF_X33_Y62_N38
\sm|cfg|Auto_Initialize|rom_address_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|rom_address_counter~1_combout\,
	ena => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|rom_address_counter\(0));

-- Location: LABCELL_X33_Y61_N36
\sm|cfg|Auto_Initialize|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Add0~2_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(2)) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) 
-- & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	combout => \sm|cfg|Auto_Initialize|Add0~2_combout\);

-- Location: FF_X33_Y61_N38
\sm|cfg|Auto_Initialize|rom_address_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Add0~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|rom_address_counter\(2));

-- Location: LABCELL_X33_Y61_N57
\sm|cfg|Auto_Initialize|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Equal0~0_combout\ = ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Equal0~0_combout\);

-- Location: LABCELL_X33_Y61_N0
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout\ = !\sm|cfg|Auto_Initialize|s_i2c_auto_init~14_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init~14_combout\,
	combout => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout\);

-- Location: FF_X33_Y61_N2
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\);

-- Location: LABCELL_X31_Y61_N24
\sm|cfg|Auto_Initialize|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector2~0_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ & ((!\sm|cfg|Auto_Initialize|Equal0~0_combout\) # 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # (!\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_Equal0~0_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	combout => \sm|cfg|Auto_Initialize|Selector2~0_combout\);

-- Location: LABCELL_X31_Y61_N42
\sm|cfg|Auto_Initialize|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector0~0_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ & ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ( (!\sm|cfg|Auto_Initialize|transfer_data~q\) # 
-- ((\sm|cfg|Auto_Initialize|Selector2~0_combout\ & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(5)) # (!\sm|cfg|Auto_Initialize|Ram0~0_combout\)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ & ( 
-- \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ( (\sm|cfg|Auto_Initialize|Selector2~0_combout\ & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(5)) # (!\sm|cfg|Auto_Initialize|Ram0~0_combout\))) ) ) ) # ( 
-- \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ & ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ ) ) # ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ & ( 
-- !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ( (\sm|cfg|Auto_Initialize|Selector2~0_combout\ & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(5)) # (!\sm|cfg|Auto_Initialize|Ram0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101000100111111111111111101010101010001001111010111110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_Selector2~0_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~0_combout\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	combout => \sm|cfg|Auto_Initialize|Selector0~0_combout\);

-- Location: FF_X31_Y61_N44
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Selector0~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\);

-- Location: LABCELL_X31_Y61_N0
\sm|cfg|Auto_Initialize|transfer_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|transfer_data~0_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ & ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ ) ) # ( 
-- !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & (((\sm|cfg|Auto_Initialize|transfer_data~q\) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010001010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\,
	combout => \sm|cfg|Auto_Initialize|transfer_data~0_combout\);

-- Location: FF_X31_Y61_N2
\sm|cfg|Auto_Initialize|transfer_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|transfer_data~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|transfer_data~q\);

-- Location: LABCELL_X31_Y61_N57
\sm|cfg|Auto_Initialize|send_start_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|send_start_bit~0_combout\ = ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & ( (\sm|cfg|Auto_Initialize|send_start_bit~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	combout => \sm|cfg|Auto_Initialize|send_start_bit~0_combout\);

-- Location: FF_X31_Y61_N59
\sm|cfg|Auto_Initialize|send_start_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|send_start_bit~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|send_start_bit~q\);

-- Location: LABCELL_X33_Y62_N15
\sm|cfg|Auto_Initialize|send_stop_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|send_stop_bit~0_combout\ = ( \sm|cfg|Auto_Initialize|send_stop_bit~q\ & ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ ) ) # ( !\sm|cfg|Auto_Initialize|send_stop_bit~q\ & ( 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\ & !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111100001111000000110000001100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_send_stop_bit~q\,
	combout => \sm|cfg|Auto_Initialize|send_stop_bit~0_combout\);

-- Location: FF_X33_Y62_N17
\sm|cfg|Auto_Initialize|send_stop_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|send_stop_bit~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|send_stop_bit~q\);

-- Location: LABCELL_X33_Y62_N54
\sm|cfg|I2C_Controller|s_i2c_transceiver~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\ = ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ & ( !\sm|cfg|Auto_Initialize|send_stop_bit~q\ & ( !\sm|cfg|Auto_Initialize|send_start_bit~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\,
	datae => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_send_stop_bit~q\,
	combout => \sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\);

-- Location: LABCELL_X30_Y62_N9
\sm|cfg|I2C_Controller|s_i2c_transceiver~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|s_i2c_transceiver~13_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\ & ( (\KEY[0]~input_o\ & \sm|cfg|Auto_Initialize|transfer_data~q\) ) ) # ( !\sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\ & ( 
-- (\KEY[0]~input_o\ & ((!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\) # (\sm|cfg|Auto_Initialize|transfer_data~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101010100000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver~12_combout\,
	combout => \sm|cfg|I2C_Controller|s_i2c_transceiver~13_combout\);

-- Location: FF_X30_Y62_N11
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|s_i2c_transceiver~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\);

-- Location: FF_X29_Y62_N59
\sm|cfg|Clock_Generator_400KHz|new_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Clock_Generator_400KHz|clk_counter\(10),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|new_clk~q\);

-- Location: LABCELL_X29_Y62_N36
\sm|cfg|I2C_Controller|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector1~0_combout\ = ( \sm|cfg|Clock_Generator_400KHz|new_clk~q\ & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\) ) ) # ( 
-- !\sm|cfg|Clock_Generator_400KHz|new_clk~q\ & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & (((\sm|cfg|Auto_Initialize|send_start_bit~q\ & !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\)) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\))) # (\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & (\sm|cfg|Auto_Initialize|send_start_bit~q\ & (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000010111010001100001011101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~q\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_1_PRE_START~q\,
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_new_clk~q\,
	combout => \sm|cfg|I2C_Controller|Selector1~0_combout\);

-- Location: FF_X29_Y62_N37
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\);

-- Location: LABCELL_X29_Y62_N39
\sm|cfg|I2C_Controller|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector2~0_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\ & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\) # ((\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & 
-- \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\)) ) ) # ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\ & ( (\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & 
-- \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_1_PRE_START~q\,
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\,
	combout => \sm|cfg|I2C_Controller|Selector2~0_combout\);

-- Location: LABCELL_X29_Y62_N48
\sm|cfg|I2C_Controller|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector2~1_combout\ = ( \sm|cfg|I2C_Controller|Selector2~0_combout\ ) # ( !\sm|cfg|I2C_Controller|Selector2~0_combout\ & ( (\sm|cfg|Auto_Initialize|send_start_bit~q\ & (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ 
-- & \sm|cfg|Clock_Generator_400KHz|new_clk~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\,
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_new_clk~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_Selector2~0_combout\,
	combout => \sm|cfg|I2C_Controller|Selector2~1_combout\);

-- Location: FF_X29_Y62_N50
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|Selector2~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\);

-- Location: LABCELL_X33_Y61_N48
\sm|cfg|Auto_Initialize|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Selector6~0_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ & ( \sm|cfg|Auto_Initialize|Equal0~0_combout\ ) ) # ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ & ( 
-- \sm|cfg|Auto_Initialize|Equal0~0_combout\ & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ & (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(1)))) ) ) ) # ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ & ( !\sm|cfg|Auto_Initialize|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000001001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_7_DONE~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Equal0~0_combout\,
	combout => \sm|cfg|Auto_Initialize|Selector6~0_combout\);

-- Location: FF_X33_Y61_N50
\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\);

-- Location: LABCELL_X30_Y62_N36
\sm|cfg|num_bits_to_transfer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|num_bits_to_transfer~0_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ & ( \sm|cfg|num_bits_to_transfer\(0) ) ) # ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|ALT_INV_num_bits_to_transfer\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_7_DONE~q\,
	combout => \sm|cfg|num_bits_to_transfer~0_combout\);

-- Location: FF_X30_Y62_N38
\sm|cfg|num_bits_to_transfer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|num_bits_to_transfer~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|num_bits_to_transfer\(0));

-- Location: LABCELL_X30_Y62_N42
\sm|cfg|I2C_Controller|current_bit~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|current_bit~3_combout\ = ( \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & (\sm|cfg|num_bits_to_transfer\(0))) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & ((!\sm|cfg|I2C_Controller|current_bit\(0)))) ) ) # ( !\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( \sm|cfg|num_bits_to_transfer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011111000010100101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	datac => \sm|cfg|ALT_INV_num_bits_to_transfer\(0),
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(0),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	combout => \sm|cfg|I2C_Controller|current_bit~3_combout\);

-- Location: LABCELL_X30_Y62_N27
\sm|cfg|I2C_Controller|current_bit[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|current_bit[1]~1_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & ( (!\KEY[0]~input_o\) # (\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\) ) ) # ( 
-- !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	combout => \sm|cfg|I2C_Controller|current_bit[1]~1_combout\);

-- Location: FF_X30_Y62_N44
\sm|cfg|I2C_Controller|current_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|current_bit~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|I2C_Controller|current_bit[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_bit\(0));

-- Location: LABCELL_X30_Y62_N48
\sm|cfg|I2C_Controller|current_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|current_bit~0_combout\ = ( \sm|cfg|I2C_Controller|current_bit\(2) & ( \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & 
-- (((\sm|cfg|num_bits_to_transfer\(0))))) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & (((\sm|cfg|I2C_Controller|current_bit\(0))) # (\sm|cfg|I2C_Controller|current_bit\(1)))) ) ) ) # ( !\sm|cfg|I2C_Controller|current_bit\(2) & 
-- ( \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & (((\sm|cfg|num_bits_to_transfer\(0))))) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & 
-- (!\sm|cfg|I2C_Controller|current_bit\(1) & ((!\sm|cfg|I2C_Controller|current_bit\(0))))) ) ) ) # ( \sm|cfg|I2C_Controller|current_bit\(2) & ( !\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( \sm|cfg|num_bits_to_transfer\(0) ) ) ) # ( 
-- !\sm|cfg|I2C_Controller|current_bit\(2) & ( !\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( \sm|cfg|num_bits_to_transfer\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111010001100000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(1),
	datab => \sm|cfg|ALT_INV_num_bits_to_transfer\(0),
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(0),
	datae => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(2),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	combout => \sm|cfg|I2C_Controller|current_bit~0_combout\);

-- Location: FF_X30_Y62_N50
\sm|cfg|I2C_Controller|current_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|current_bit~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|I2C_Controller|current_bit[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_bit\(2));

-- Location: LABCELL_X30_Y62_N18
\sm|cfg|I2C_Controller|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector3~0_combout\ = ( \sm|cfg|I2C_Controller|current_bit\(2) & ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ ) ) # ( !\sm|cfg|I2C_Controller|current_bit\(2) & ( 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & (((!\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\) # (\sm|cfg|I2C_Controller|current_bit\(1))) # (\sm|cfg|I2C_Controller|current_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010101010100010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	datab => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(0),
	datac => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(1),
	dataf => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(2),
	combout => \sm|cfg|I2C_Controller|Selector3~0_combout\);

-- Location: LABCELL_X30_Y62_N24
\sm|cfg|I2C_Controller|Selector3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector3~1_combout\ = ( \sm|cfg|I2C_Controller|Selector3~0_combout\ ) # ( !\sm|cfg|I2C_Controller|Selector3~0_combout\ & ( (\sm|cfg|Auto_Initialize|transfer_data~q\ & (((\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & 
-- \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\)) # (\sm|cfg|I2C_Controller|s_i2c_transceiver~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000000001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	datab => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver~12_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_Selector3~0_combout\,
	combout => \sm|cfg|I2C_Controller|Selector3~1_combout\);

-- Location: FF_X30_Y62_N26
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|Selector3~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\);

-- Location: LABCELL_X30_Y62_N21
\sm|cfg|I2C_Controller|current_bit~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|current_bit~2_combout\ = ( \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & (((\sm|cfg|num_bits_to_transfer\(0))))) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & (!\sm|cfg|I2C_Controller|current_bit\(0) $ (((\sm|cfg|I2C_Controller|current_bit\(1)))))) ) ) # ( !\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ( 
-- \sm|cfg|num_bits_to_transfer\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101001110000110110100111000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	datab => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(0),
	datac => \sm|cfg|ALT_INV_num_bits_to_transfer\(0),
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(1),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	combout => \sm|cfg|I2C_Controller|current_bit~2_combout\);

-- Location: FF_X30_Y62_N23
\sm|cfg|I2C_Controller|current_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|current_bit~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|I2C_Controller|current_bit[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_bit\(1));

-- Location: LABCELL_X30_Y62_N54
\sm|cfg|I2C_Controller|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector4~0_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\ & ( \sm|cfg|I2C_Controller|current_bit\(2) & ( !\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ ) ) ) # ( 
-- \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\ & ( !\sm|cfg|I2C_Controller|current_bit\(2) & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\) # ((!\sm|cfg|I2C_Controller|current_bit\(1) & 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & !\sm|cfg|I2C_Controller|current_bit\(0)))) ) ) ) # ( !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\ & ( !\sm|cfg|I2C_Controller|current_bit\(2) & ( 
-- (!\sm|cfg|I2C_Controller|current_bit\(1) & (\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\ & !\sm|cfg|I2C_Controller|current_bit\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000110011101100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(1),
	datab => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(0),
	datae => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(2),
	combout => \sm|cfg|I2C_Controller|Selector4~0_combout\);

-- Location: FF_X30_Y62_N55
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\);

-- Location: LABCELL_X30_Y62_N12
\sm|cfg|I2C_Controller|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector6~0_combout\ = ( !\sm|cfg|Auto_Initialize|transfer_data~q\ & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & (\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & 
-- (((\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\))))) # (\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & ((((\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & 
-- \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\)) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\)) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\))) ) ) # ( 
-- \sm|cfg|Auto_Initialize|transfer_data~q\ & ( ((!\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & (\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\))) # 
-- (\sm|cfg|Clock_Generator_400KHz|middle_of_low_level~q\ & (((\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\)) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\)))) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100110111000011110011111101010101011101110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_low_level~q\,
	datab => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_transfer_data~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q\,
	datag => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\,
	combout => \sm|cfg|I2C_Controller|Selector6~0_combout\);

-- Location: FF_X30_Y62_N14
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\);

-- Location: LABCELL_X29_Y62_N45
\sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\ = ( \KEY[0]~input_o\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\ & \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_6_COMPLETE~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\);

-- Location: FF_X29_Y62_N2
\sm|cfg|Clock_Generator_400KHz|clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~37_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(1));

-- Location: LABCELL_X29_Y62_N3
\sm|cfg|Clock_Generator_400KHz|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~33_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(2) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~38\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~34\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(2) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(2),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~38\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~33_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~34\);

-- Location: FF_X29_Y62_N5
\sm|cfg|Clock_Generator_400KHz|clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~33_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(2));

-- Location: LABCELL_X29_Y62_N6
\sm|cfg|Clock_Generator_400KHz|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~29_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(3) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~34\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~30\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(3) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(3),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~34\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~29_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~30\);

-- Location: FF_X29_Y62_N8
\sm|cfg|Clock_Generator_400KHz|clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~29_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(3));

-- Location: LABCELL_X29_Y62_N9
\sm|cfg|Clock_Generator_400KHz|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~25_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(4) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~30\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~26\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(4) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(4),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~30\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~25_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~26\);

-- Location: FF_X29_Y62_N10
\sm|cfg|Clock_Generator_400KHz|clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~25_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(4));

-- Location: LABCELL_X29_Y62_N12
\sm|cfg|Clock_Generator_400KHz|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~17_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(5) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~26\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~18\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(5) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(5),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~26\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~17_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~18\);

-- Location: FF_X29_Y62_N14
\sm|cfg|Clock_Generator_400KHz|clk_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~17_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(5));

-- Location: LABCELL_X29_Y62_N15
\sm|cfg|Clock_Generator_400KHz|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~21_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(6) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~18\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~22\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(6) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(6),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~18\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~21_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~22\);

-- Location: FF_X29_Y62_N17
\sm|cfg|Clock_Generator_400KHz|clk_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~21_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(6));

-- Location: LABCELL_X29_Y62_N18
\sm|cfg|Clock_Generator_400KHz|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~13_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(7) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~22\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~14\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(7) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(7),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~22\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~13_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~14\);

-- Location: FF_X29_Y62_N20
\sm|cfg|Clock_Generator_400KHz|clk_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~13_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(7));

-- Location: LABCELL_X29_Y62_N21
\sm|cfg|Clock_Generator_400KHz|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~9_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(8) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~14\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~10\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(8) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(8),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~14\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~9_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~10\);

-- Location: FF_X29_Y62_N22
\sm|cfg|Clock_Generator_400KHz|clk_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~9_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(8));

-- Location: LABCELL_X29_Y62_N24
\sm|cfg|Clock_Generator_400KHz|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~5_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(9) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~10\ ))
-- \sm|cfg|Clock_Generator_400KHz|Add0~6\ = CARRY(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(9) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(9),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~10\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~5_sumout\,
	cout => \sm|cfg|Clock_Generator_400KHz|Add0~6\);

-- Location: FF_X29_Y62_N26
\sm|cfg|Clock_Generator_400KHz|clk_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~5_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(9));

-- Location: LABCELL_X29_Y62_N27
\sm|cfg|Clock_Generator_400KHz|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|Add0~1_sumout\ = SUM(( \sm|cfg|Clock_Generator_400KHz|clk_counter\(10) ) + ( GND ) + ( \sm|cfg|Clock_Generator_400KHz|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(10),
	cin => \sm|cfg|Clock_Generator_400KHz|Add0~6\,
	sumout => \sm|cfg|Clock_Generator_400KHz|Add0~1_sumout\);

-- Location: FF_X29_Y62_N29
\sm|cfg|Clock_Generator_400KHz|clk_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|Add0~1_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|clk_counter\(10));

-- Location: LABCELL_X29_Y62_N33
\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout\ = ( \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout\ & ( \sm|cfg|Clock_Generator_400KHz|clk_counter\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|cfg|Clock_Generator_400KHz|ALT_INV_clk_counter\(10),
	dataf => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~1_combout\,
	combout => \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout\);

-- Location: FF_X29_Y62_N35
\sm|cfg|Clock_Generator_400KHz|middle_of_high_level\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\);

-- Location: LABCELL_X29_Y62_N51
\sm|cfg|I2C_Controller|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Selector5~0_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\) ) ) # ( 
-- !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ & ( (!\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & (((!\sm|cfg|Auto_Initialize|send_start_bit~q\ & \sm|cfg|Auto_Initialize|send_stop_bit~q\)) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\))) # (\sm|cfg|Clock_Generator_400KHz|middle_of_high_level~q\ & (!\sm|cfg|Auto_Initialize|send_start_bit~q\ & (\sm|cfg|Auto_Initialize|send_stop_bit~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110000011001010111000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Clock_Generator_400KHz|ALT_INV_middle_of_high_level~q\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_send_start_bit~q\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_send_stop_bit~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\,
	combout => \sm|cfg|I2C_Controller|Selector5~0_combout\);

-- Location: FF_X29_Y62_N53
\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|I2C_Controller|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\);

-- Location: LABCELL_X30_Y61_N12
\sm|cfg|Auto_Initialize|data_out[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out[7]~0_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\ & ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	combout => \sm|cfg|Auto_Initialize|data_out[7]~0_combout\);

-- Location: LABCELL_X30_Y61_N24
\sm|cfg|Auto_Initialize|Ram0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~13_combout\ = ( \sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(0))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(0)))))) ) ) # ( !\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (((!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(0))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111100000101000010000000010100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	combout => \sm|cfg|Auto_Initialize|Ram0~13_combout\);

-- Location: LABCELL_X30_Y61_N27
\sm|cfg|Auto_Initialize|Ram0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~14_combout\ = ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	combout => \sm|cfg|Auto_Initialize|Ram0~14_combout\);

-- Location: LABCELL_X30_Y61_N21
\sm|cfg|Auto_Initialize|Ram0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~11_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (((\sm|cfg|Auto_Initialize|data_out[7]~0_combout\)))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\) # ((\sm|cfg|Auto_Initialize|rom_address_counter\(1) & \sm|cfg|Auto_Initialize|rom_address_counter\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011011010110100101101101000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	combout => \sm|cfg|Auto_Initialize|Ram0~11_combout\);

-- Location: LABCELL_X30_Y61_N30
\sm|cfg|Auto_Initialize|Ram0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~12_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) $ 
-- (((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( ((\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1)) ) ) ) # ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000111000001100110111001100100010000000101000100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Ram0~12_combout\);

-- Location: LABCELL_X30_Y61_N36
\sm|cfg|Auto_Initialize|Ram0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~15_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~14_combout\ ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~13_combout\ ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~12_combout\ ) ) ) 
-- # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~13_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~14_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~11_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~12_combout\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	combout => \sm|cfg|Auto_Initialize|Ram0~15_combout\);

-- Location: LABCELL_X31_Y61_N18
\sm|cfg|Auto_Initialize|data_out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~11_combout\ = ( \sm|cfg|Auto_Initialize|Ram0~15_combout\ & ( (\KEY[0]~input_o\ & !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~15_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~11_combout\);

-- Location: LABCELL_X31_Y61_N21
\sm|cfg|Auto_Initialize|data_out[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out[7]~5_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ ) # ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\ & ( (!\KEY[0]~input_o\) # 
-- ((!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011111111111011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q\,
	combout => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\);

-- Location: FF_X31_Y61_N19
\sm|cfg|Auto_Initialize|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~11_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(3));

-- Location: LABCELL_X33_Y62_N21
\sm|cfg|data_to_transfer[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|data_to_transfer[7]~0_combout\ = ( \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ & ( !\KEY[0]~input_o\ ) ) # ( !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_7_DONE~q\,
	combout => \sm|cfg|data_to_transfer[7]~0_combout\);

-- Location: FF_X31_Y62_N5
\sm|cfg|data_to_transfer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(3));

-- Location: LABCELL_X30_Y62_N6
\sm|cfg|I2C_Controller|current_byte[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|current_byte[6]~0_combout\ = ( \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ & ( (!\KEY[0]~input_o\) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\) ) ) # ( 
-- !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_0_IDLE~q\,
	combout => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\);

-- Location: FF_X31_Y62_N11
\sm|cfg|I2C_Controller|current_byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(3),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(3));

-- Location: LABCELL_X31_Y61_N54
\sm|cfg|Auto_Initialize|data_out[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out[6]~1_combout\ = ( \KEY[0]~input_o\ & ( (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|cfg|Auto_Initialize|data_out[6]~1_combout\);

-- Location: LABCELL_X33_Y62_N0
\sm|cfg|Auto_Initialize|data_out[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out[6]~2_combout\ = ( \sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out[6]~2_combout\);

-- Location: LABCELL_X31_Y62_N24
\sm|cfg|Auto_Initialize|Ram0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~21_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(3))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # ((\sm|cfg|Auto_Initialize|rom_address_counter\(2) & \sm|cfg|Auto_Initialize|rom_address_counter\(3))))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ (\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) ) ) ) # ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- ((\sm|cfg|Auto_Initialize|rom_address_counter\(4)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3)))))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001011011010101001010000000000110011010010011001010110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Ram0~21_combout\);

-- Location: LABCELL_X31_Y62_N54
\sm|cfg|Auto_Initialize|Ram0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~22_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & \sm|cfg|Auto_Initialize|rom_address_counter\(4)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|rom_address_counter\(3) 
-- & !\sm|cfg|Auto_Initialize|rom_address_counter\(4)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & \sm|cfg|Auto_Initialize|rom_address_counter\(4))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(4))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & !\sm|cfg|Auto_Initialize|rom_address_counter\(3))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- ((\sm|cfg|Auto_Initialize|rom_address_counter\(3)))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000011001001010000000001000100001000100000000110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Ram0~22_combout\);

-- Location: LABCELL_X31_Y62_N42
\sm|cfg|Auto_Initialize|data_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~3_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & !\sm|cfg|Auto_Initialize|rom_address_counter\(5)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & !\sm|cfg|Auto_Initialize|rom_address_counter\(5)))) ) ) ) # ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & !\sm|cfg|Auto_Initialize|rom_address_counter\(5)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & !\sm|cfg|Auto_Initialize|rom_address_counter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	combout => \sm|cfg|Auto_Initialize|data_out~3_combout\);

-- Location: LABCELL_X31_Y62_N48
\sm|cfg|Auto_Initialize|data_out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~13_combout\ = ( \sm|cfg|Auto_Initialize|data_out~3_combout\ & ( ((\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & \sm|cfg|Auto_Initialize|Ram0~21_combout\)) # (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\) ) ) # ( 
-- !\sm|cfg|Auto_Initialize|data_out~3_combout\ & ( (!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & ((\sm|cfg|Auto_Initialize|Ram0~22_combout\)))) # (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & 
-- (!\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & (\sm|cfg|Auto_Initialize|Ram0~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~2_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~21_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~22_combout\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_data_out~3_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~13_combout\);

-- Location: FF_X31_Y62_N49
\sm|cfg|Auto_Initialize|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~13_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(2));

-- Location: FF_X31_Y62_N16
\sm|cfg|data_to_transfer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(2));

-- Location: FF_X30_Y62_N1
\sm|cfg|I2C_Controller|current_byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(2),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(2));

-- Location: LABCELL_X30_Y61_N48
\sm|cfg|Auto_Initialize|Ram0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~6_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # 
-- ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # 
-- ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000111111111010111101010101010001011010101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Ram0~6_combout\);

-- Location: LABCELL_X30_Y61_N15
\sm|cfg|Auto_Initialize|Ram0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~7_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) $ (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ $ 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(0))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\))) ) ) # ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(0))))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (((\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & \sm|cfg|Auto_Initialize|rom_address_counter\(1))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100101010101100010010101010110010100011001001001010001100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Ram0~7_combout\);

-- Location: LABCELL_X30_Y61_N18
\sm|cfg|Auto_Initialize|Ram0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~9_combout\ = ( \sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) ) # ( !\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & \sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	combout => \sm|cfg|Auto_Initialize|Ram0~9_combout\);

-- Location: LABCELL_X30_Y61_N42
\sm|cfg|Auto_Initialize|Ram0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~8_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) $ 
-- (((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & \sm|cfg|Auto_Initialize|rom_address_counter\(1)) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- (((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000010110111011000110100010001000100010001000101100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Ram0~8_combout\);

-- Location: LABCELL_X30_Y61_N0
\sm|cfg|Auto_Initialize|Ram0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~10_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|Ram0~8_combout\ & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (\sm|cfg|Auto_Initialize|Ram0~7_combout\)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ((\sm|cfg|Auto_Initialize|Ram0~9_combout\))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|Ram0~8_combout\ & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(5)) # 
-- (\sm|cfg|Auto_Initialize|Ram0~6_combout\) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|Ram0~8_combout\ & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (\sm|cfg|Auto_Initialize|Ram0~7_combout\)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ((\sm|cfg|Auto_Initialize|Ram0~9_combout\))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|Ram0~8_combout\ & ( (\sm|cfg|Auto_Initialize|Ram0~6_combout\ & 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~6_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~7_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~9_combout\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~8_combout\,
	combout => \sm|cfg|Auto_Initialize|Ram0~10_combout\);

-- Location: LABCELL_X31_Y61_N39
\sm|cfg|Auto_Initialize|data_out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~10_combout\ = ( \sm|cfg|Auto_Initialize|Ram0~10_combout\ & ( (\KEY[0]~input_o\ & !\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~10_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~10_combout\);

-- Location: FF_X31_Y61_N40
\sm|cfg|Auto_Initialize|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~10_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(1));

-- Location: FF_X31_Y61_N35
\sm|cfg|data_to_transfer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(1));

-- Location: FF_X31_Y62_N40
\sm|cfg|I2C_Controller|current_byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(1),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(1));

-- Location: LABCELL_X30_Y61_N6
\sm|cfg|Auto_Initialize|Ram0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~16_combout\ = ( \sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) $ (((!\sm|cfg|Auto_Initialize|rom_address_counter\(2)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(0)))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(0)))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & !\sm|cfg|Auto_Initialize|rom_address_counter\(0))))) ) ) # ( !\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2)) # (!\sm|cfg|Auto_Initialize|rom_address_counter\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000010000000110000001001100001001110100110000100111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	combout => \sm|cfg|Auto_Initialize|Ram0~16_combout\);

-- Location: LABCELL_X33_Y61_N30
\sm|cfg|Auto_Initialize|Ram0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~19_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Ram0~19_combout\);

-- Location: LABCELL_X30_Y61_N54
\sm|cfg|Auto_Initialize|Ram0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~17_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # ((!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & !\sm|cfg|Auto_Initialize|rom_address_counter\(1)))) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\ & \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\) # 
-- (\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000100010001000011010011111111100011110001000111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	combout => \sm|cfg|Auto_Initialize|Ram0~17_combout\);

-- Location: LABCELL_X30_Y61_N9
\sm|cfg|Auto_Initialize|Ram0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~18_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(1))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(0)))))) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(0) $ (((!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & \sm|cfg|Auto_Initialize|data_out[7]~0_combout\))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (!\sm|cfg|Auto_Initialize|data_out[7]~0_combout\ & !\sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001000001000111000100000100000100000011100000010000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	combout => \sm|cfg|Auto_Initialize|Ram0~18_combout\);

-- Location: LABCELL_X31_Y61_N30
\sm|cfg|Auto_Initialize|Ram0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~20_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~19_combout\ ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~18_combout\ ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~17_combout\ ) ) ) 
-- # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|Ram0~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~16_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~19_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~17_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~18_combout\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	combout => \sm|cfg|Auto_Initialize|Ram0~20_combout\);

-- Location: LABCELL_X31_Y61_N6
\sm|cfg|Auto_Initialize|data_out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~12_combout\ = ( \sm|cfg|Auto_Initialize|Ram0~20_combout\ & ( (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~20_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~12_combout\);

-- Location: FF_X31_Y61_N7
\sm|cfg|Auto_Initialize|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~12_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(0));

-- Location: FF_X31_Y62_N59
\sm|cfg|data_to_transfer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(0));

-- Location: FF_X31_Y62_N28
\sm|cfg|I2C_Controller|current_byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(0),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(0));

-- Location: LABCELL_X30_Y62_N0
\sm|cfg|I2C_Controller|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Mux0~4_combout\ = ( !\sm|cfg|I2C_Controller|current_bit\(1) & ( ((!\sm|cfg|I2C_Controller|current_bit\(0) & (\sm|cfg|I2C_Controller|current_byte\(0) & (!\sm|cfg|I2C_Controller|current_bit\(2)))) # 
-- (\sm|cfg|I2C_Controller|current_bit\(0) & (((\sm|cfg|I2C_Controller|current_byte\(1)) # (\sm|cfg|I2C_Controller|current_bit\(2)))))) ) ) # ( \sm|cfg|I2C_Controller|current_bit\(1) & ( (!\sm|cfg|I2C_Controller|current_bit\(0) & 
-- (((\sm|cfg|I2C_Controller|current_byte\(2) & (!\sm|cfg|I2C_Controller|current_bit\(2)))))) # (\sm|cfg|I2C_Controller|current_bit\(0) & ((((\sm|cfg|I2C_Controller|current_bit\(2)))) # (\sm|cfg|I2C_Controller|current_byte\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000110011000111010011001100111111001100110001110100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(3),
	datab => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(0),
	datac => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(2),
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(2),
	datae => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(1),
	dataf => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(1),
	datag => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(0),
	combout => \sm|cfg|I2C_Controller|Mux0~4_combout\);

-- Location: LABCELL_X33_Y61_N6
\sm|cfg|Auto_Initialize|Ram0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~24_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- \sm|cfg|Auto_Initialize|data_out[7]~0_combout\)) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & !\sm|cfg|Auto_Initialize|data_out[7]~0_combout\)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & \sm|cfg|Auto_Initialize|data_out[7]~0_combout\)))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & \sm|cfg|Auto_Initialize|data_out[7]~0_combout\)) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- \sm|cfg|Auto_Initialize|data_out[7]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101000000000000101000010000000000100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Ram0~24_combout\);

-- Location: LABCELL_X33_Y61_N12
\sm|cfg|Auto_Initialize|Ram0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~23_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) $ 
-- (\sm|cfg|Auto_Initialize|data_out[7]~0_combout\)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & !\sm|cfg|Auto_Initialize|data_out[7]~0_combout\)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) $ (\sm|cfg|Auto_Initialize|data_out[7]~0_combout\))))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(3))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- ((\sm|cfg|Auto_Initialize|data_out[7]~0_combout\))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((\sm|cfg|Auto_Initialize|data_out[7]~0_combout\) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((\sm|cfg|Auto_Initialize|data_out[7]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001001110000000100000011100010010000000010001011000011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_data_out[7]~0_combout\,
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	combout => \sm|cfg|Auto_Initialize|Ram0~23_combout\);

-- Location: LABCELL_X33_Y61_N42
\sm|cfg|Auto_Initialize|Ram0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~25_combout\ = ( \sm|cfg|Auto_Initialize|Ram0~23_combout\ & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5)) # (\sm|cfg|Auto_Initialize|Ram0~24_combout\) ) ) # ( !\sm|cfg|Auto_Initialize|Ram0~23_combout\ & ( 
-- (\sm|cfg|Auto_Initialize|Ram0~24_combout\ & \sm|cfg|Auto_Initialize|rom_address_counter\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~24_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~23_combout\,
	combout => \sm|cfg|Auto_Initialize|Ram0~25_combout\);

-- Location: LABCELL_X31_Y61_N36
\sm|cfg|Auto_Initialize|data_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~6_combout\ = (\KEY[0]~input_o\ & (!\sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\ & \sm|cfg|Auto_Initialize|Ram0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~25_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~6_combout\);

-- Location: FF_X31_Y61_N38
\sm|cfg|Auto_Initialize|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~6_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(7));

-- Location: FF_X30_Y61_N40
\sm|cfg|data_to_transfer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(7));

-- Location: FF_X30_Y61_N59
\sm|cfg|I2C_Controller|current_byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(7),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(7));

-- Location: LABCELL_X31_Y62_N30
\sm|cfg|Auto_Initialize|data_out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~14_combout\ = ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (((\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(0)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1))))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2)) # ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & !\sm|cfg|Auto_Initialize|rom_address_counter\(0))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (((\sm|cfg|Auto_Initialize|rom_address_counter\(0)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111111010100000000000010101101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	combout => \sm|cfg|Auto_Initialize|data_out~14_combout\);

-- Location: LABCELL_X31_Y62_N12
\sm|cfg|Auto_Initialize|Ram0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~5_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ 
-- (((\sm|cfg|Auto_Initialize|rom_address_counter\(0)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1)))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(0) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) ) # ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(0) & \sm|cfg|Auto_Initialize|rom_address_counter\(4))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(0) & 
-- !\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(0) & \sm|cfg|Auto_Initialize|rom_address_counter\(4)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- (((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & !\sm|cfg|Auto_Initialize|rom_address_counter\(4))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001101000011000001001000000000000010000010001001010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	combout => \sm|cfg|Auto_Initialize|Ram0~5_combout\);

-- Location: LABCELL_X33_Y61_N33
\sm|cfg|Auto_Initialize|data_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~8_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (((\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1))) 
-- # (\sm|cfg|Auto_Initialize|rom_address_counter\(2)))) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & !\sm|cfg|Auto_Initialize|rom_address_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010000000111100001000000000000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	combout => \sm|cfg|Auto_Initialize|data_out~8_combout\);

-- Location: LABCELL_X31_Y62_N51
\sm|cfg|Auto_Initialize|data_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~9_combout\ = ( \sm|cfg|Auto_Initialize|data_out~8_combout\ & ( (!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & ((\sm|cfg|Auto_Initialize|Ram0~5_combout\)))) # 
-- (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & (!\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & (\sm|cfg|Auto_Initialize|data_out~14_combout\))) ) ) # ( !\sm|cfg|Auto_Initialize|data_out~8_combout\ & ( (!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ 
-- & (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & ((\sm|cfg|Auto_Initialize|Ram0~5_combout\)))) # (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & (((\sm|cfg|Auto_Initialize|data_out~14_combout\)) # (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100110111000101010011011100000100001001100000010000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~2_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out~14_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~5_combout\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_data_out~8_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~9_combout\);

-- Location: FF_X31_Y62_N53
\sm|cfg|Auto_Initialize|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~9_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(6));

-- Location: FF_X31_Y62_N35
\sm|cfg|data_to_transfer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(6));

-- Location: FF_X30_Y62_N31
\sm|cfg|I2C_Controller|current_byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(6),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(6));

-- Location: LABCELL_X31_Y62_N0
\sm|cfg|Auto_Initialize|Ram0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~2_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ 
-- (((\sm|cfg|Auto_Initialize|rom_address_counter\(0) & \sm|cfg|Auto_Initialize|rom_address_counter\(1)))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ (((\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(0)))))) ) ) ) # ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(0))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(1))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(0) & !\sm|cfg|Auto_Initialize|rom_address_counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001000000010000000100000100001000100011000100010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	combout => \sm|cfg|Auto_Initialize|Ram0~2_combout\);

-- Location: LABCELL_X31_Y62_N6
\sm|cfg|Auto_Initialize|Ram0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~1_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) $ 
-- (((\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2)))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|rom_address_counter\(2))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- ((\sm|cfg|Auto_Initialize|rom_address_counter\(3)))))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # (!\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (((\sm|cfg|Auto_Initialize|rom_address_counter\(3) & !\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & (\sm|cfg|Auto_Initialize|rom_address_counter\(2))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010111101001011000000000000000010001111000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Ram0~1_combout\);

-- Location: LABCELL_X31_Y62_N21
\sm|cfg|Auto_Initialize|data_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~4_combout\ = ( \sm|cfg|Auto_Initialize|Ram0~1_combout\ & ( (!\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\)) # (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & 
-- (((!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & \sm|cfg|Auto_Initialize|Ram0~2_combout\)) # (\sm|cfg|Auto_Initialize|data_out~3_combout\))) ) ) # ( !\sm|cfg|Auto_Initialize|Ram0~1_combout\ & ( (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & 
-- (((!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & \sm|cfg|Auto_Initialize|Ram0~2_combout\)) # (\sm|cfg|Auto_Initialize|data_out~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001011000000110000101101010011010110110101001101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_data_out~3_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~2_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~2_combout\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~1_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~4_combout\);

-- Location: FF_X31_Y62_N22
\sm|cfg|Auto_Initialize|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~4_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(5));

-- Location: FF_X30_Y61_N47
\sm|cfg|data_to_transfer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(5));

-- Location: FF_X30_Y61_N52
\sm|cfg|I2C_Controller|current_byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(5),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(5));

-- Location: LABCELL_X31_Y62_N36
\sm|cfg|Auto_Initialize|Ram0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~4_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & \sm|cfg|Auto_Initialize|rom_address_counter\(3))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(1)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3)))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) ) # ( \sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & 
-- ((!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & \sm|cfg|Auto_Initialize|rom_address_counter\(4))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1) & !\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(4) & 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(1))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ((!\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110010000100110000100001000000010100000010000000100110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	combout => \sm|cfg|Auto_Initialize|Ram0~4_combout\);

-- Location: LABCELL_X33_Y62_N33
\sm|cfg|Auto_Initialize|Ram0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|Ram0~3_combout\ = ( \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) $ 
-- (((!\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2)))))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & !\sm|cfg|Auto_Initialize|rom_address_counter\(4)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( \sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) $ (((!\sm|cfg|Auto_Initialize|rom_address_counter\(3)) # (\sm|cfg|Auto_Initialize|rom_address_counter\(2)))))) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(4) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(3))))) ) ) ) # ( 
-- \sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & ((\sm|cfg|Auto_Initialize|rom_address_counter\(4)) # 
-- (\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) ) ) ) # ( !\sm|cfg|Auto_Initialize|rom_address_counter\(0) & ( !\sm|cfg|Auto_Initialize|rom_address_counter\(1) & ( (!\sm|cfg|Auto_Initialize|rom_address_counter\(5) & 
-- (((\sm|cfg|Auto_Initialize|rom_address_counter\(2) & \sm|cfg|Auto_Initialize|rom_address_counter\(4))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(3)))) # (\sm|cfg|Auto_Initialize|rom_address_counter\(5) & 
-- (!\sm|cfg|Auto_Initialize|rom_address_counter\(3) & (!\sm|cfg|Auto_Initialize|rom_address_counter\(2) $ (!\sm|cfg|Auto_Initialize|rom_address_counter\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110001101100000011001100110000011010110001000010100011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(2),
	datab => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(5),
	datac => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(3),
	datad => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(4),
	datae => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(0),
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_rom_address_counter\(1),
	combout => \sm|cfg|Auto_Initialize|Ram0~3_combout\);

-- Location: LABCELL_X31_Y62_N18
\sm|cfg|Auto_Initialize|data_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|Auto_Initialize|data_out~7_combout\ = ( \sm|cfg|Auto_Initialize|Ram0~3_combout\ & ( (!\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & (\sm|cfg|Auto_Initialize|data_out[6]~1_combout\)) # (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & 
-- (((!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & \sm|cfg|Auto_Initialize|Ram0~4_combout\)) # (\sm|cfg|Auto_Initialize|data_out~3_combout\))) ) ) # ( !\sm|cfg|Auto_Initialize|Ram0~3_combout\ & ( (\sm|cfg|Auto_Initialize|data_out[6]~2_combout\ & 
-- (((!\sm|cfg|Auto_Initialize|data_out[6]~1_combout\ & \sm|cfg|Auto_Initialize|Ram0~4_combout\)) # (\sm|cfg|Auto_Initialize|data_out~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111011000000000011101101010101001110110101010100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~1_combout\,
	datab => \sm|cfg|Auto_Initialize|ALT_INV_data_out~3_combout\,
	datac => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~4_combout\,
	datad => \sm|cfg|Auto_Initialize|ALT_INV_data_out[6]~2_combout\,
	dataf => \sm|cfg|Auto_Initialize|ALT_INV_Ram0~3_combout\,
	combout => \sm|cfg|Auto_Initialize|data_out~7_combout\);

-- Location: FF_X31_Y62_N19
\sm|cfg|Auto_Initialize|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|cfg|Auto_Initialize|data_out~7_combout\,
	ena => \sm|cfg|Auto_Initialize|data_out[7]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|Auto_Initialize|data_out\(4));

-- Location: FF_X30_Y61_N34
\sm|cfg|data_to_transfer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|Auto_Initialize|data_out\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|data_to_transfer[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|data_to_transfer\(4));

-- Location: FF_X30_Y61_N5
\sm|cfg|I2C_Controller|current_byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|cfg|data_to_transfer\(4),
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \sm|cfg|I2C_Controller|current_byte[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|cfg|I2C_Controller|current_byte\(4));

-- Location: LABCELL_X30_Y62_N30
\sm|cfg|I2C_Controller|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|Mux0~0_combout\ = ( !\sm|cfg|I2C_Controller|current_bit\(1) & ( (!\sm|cfg|I2C_Controller|Mux0~4_combout\ & (((\sm|cfg|I2C_Controller|current_byte\(4) & ((\sm|cfg|I2C_Controller|current_bit\(2))))))) # 
-- (\sm|cfg|I2C_Controller|Mux0~4_combout\ & ((((!\sm|cfg|I2C_Controller|current_bit\(2)) # (\sm|cfg|I2C_Controller|current_byte\(5)))))) ) ) # ( \sm|cfg|I2C_Controller|current_bit\(1) & ( (!\sm|cfg|I2C_Controller|Mux0~4_combout\ & 
-- (((\sm|cfg|I2C_Controller|current_byte\(6) & ((\sm|cfg|I2C_Controller|current_bit\(2))))))) # (\sm|cfg|I2C_Controller|Mux0~4_combout\ & ((((!\sm|cfg|I2C_Controller|current_bit\(2)))) # (\sm|cfg|I2C_Controller|current_byte\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101010101010101010100001010010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_Mux0~4_combout\,
	datab => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(7),
	datac => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(6),
	datad => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(5),
	datae => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(1),
	dataf => \sm|cfg|I2C_Controller|ALT_INV_current_bit\(2),
	datag => \sm|cfg|I2C_Controller|ALT_INV_current_byte\(4),
	combout => \sm|cfg|I2C_Controller|Mux0~0_combout\);

-- Location: LABCELL_X30_Y62_N39
\sm|cfg|I2C_Controller|i2c_sdata~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|i2c_sdata~1_combout\ = ( \sm|cfg|I2C_Controller|Mux0~0_combout\ & ( (!\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\ & !\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\,
	dataf => \sm|cfg|I2C_Controller|ALT_INV_Mux0~0_combout\,
	combout => \sm|cfg|I2C_Controller|i2c_sdata~1_combout\);

-- Location: LABCELL_X30_Y62_N45
\sm|cfg|I2C_Controller|i2c_sdata~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|cfg|I2C_Controller|i2c_sdata~2_combout\ = ((\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q\) # (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\)) # 
-- (\sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q\,
	datac => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q\,
	datad => \sm|cfg|I2C_Controller|ALT_INV_s_i2c_transceiver.I2C_STATE_2_START_BIT~q\,
	combout => \sm|cfg|I2C_Controller|i2c_sdata~2_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G5
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X39_Y29_N30
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: MLABCELL_X39_Y29_N9
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( \VGA|controller|xCounter\(1) & ( (!\VGA|controller|xCounter\(6) & (\VGA|controller|xCounter\(0) & !\VGA|controller|xCounter\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(6),
	datac => \VGA|controller|ALT_INV_xCounter\(0),
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	dataf => \VGA|controller|ALT_INV_xCounter\(1),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y29_N48
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: MLABCELL_X39_Y29_N51
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X39_Y29_N52
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: MLABCELL_X39_Y29_N54
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))
-- \VGA|controller|Add0~26\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\,
	cout => \VGA|controller|Add0~26\);

-- Location: FF_X39_Y29_N55
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: MLABCELL_X39_Y29_N0
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(4) & ( (!\VGA|controller|xCounter\(7) & (\VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter\(7),
	datac => \VGA|controller|ALT_INV_xCounter\(3),
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	datae => \VGA|controller|ALT_INV_xCounter\(2),
	dataf => \VGA|controller|ALT_INV_xCounter\(4),
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y29_N57
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~26\,
	sumout => \VGA|controller|Add0~21_sumout\);

-- Location: FF_X39_Y29_N59
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: MLABCELL_X39_Y29_N6
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( \VGA|controller|xCounter\(9) & ( (\VGA|controller|Equal0~1_combout\ & \VGA|controller|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	dataf => \VGA|controller|ALT_INV_xCounter\(9),
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X39_Y29_N32
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: MLABCELL_X39_Y29_N33
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: FF_X39_Y29_N35
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: MLABCELL_X39_Y29_N36
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: FF_X39_Y29_N37
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: MLABCELL_X39_Y29_N39
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X39_Y29_N40
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: MLABCELL_X39_Y29_N42
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: FF_X39_Y29_N43
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: MLABCELL_X39_Y29_N45
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: FF_X39_Y29_N46
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: FF_X39_Y29_N49
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: MLABCELL_X39_Y29_N21
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) ) # ( !\VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) ) # ( 
-- \VGA|controller|xCounter\(2) & ( !\VGA|controller|xCounter\(3) & ( \VGA|controller|xCounter\(4) ) ) ) # ( !\VGA|controller|xCounter\(2) & ( !\VGA|controller|xCounter\(3) & ( (\VGA|controller|xCounter\(1) & (\VGA|controller|xCounter\(0) & 
-- \VGA|controller|xCounter\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(1),
	datac => \VGA|controller|ALT_INV_xCounter\(0),
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	datae => \VGA|controller|ALT_INV_xCounter\(2),
	dataf => \VGA|controller|ALT_INV_xCounter\(3),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: MLABCELL_X39_Y29_N12
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) & ( ((!\VGA|controller|xCounter\(6) & (!\VGA|controller|xCounter\(5) & !\VGA|controller|VGA_HS1~0_combout\)) # (\VGA|controller|xCounter\(6) & 
-- (\VGA|controller|xCounter\(5) & \VGA|controller|VGA_HS1~0_combout\))) # (\VGA|controller|xCounter\(8)) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) ) ) # ( \VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) ) # ( 
-- !\VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(6),
	datab => \VGA|controller|ALT_INV_xCounter\(8),
	datac => \VGA|controller|ALT_INV_xCounter\(5),
	datad => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_xCounter\(9),
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X39_Y29_N13
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: LABCELL_X36_Y77_N0
\VGA|controller|VGA_HS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS~feeder_combout\ = ( \VGA|controller|VGA_HS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_HS1~q\,
	combout => \VGA|controller|VGA_HS~feeder_combout\);

-- Location: FF_X36_Y77_N2
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: MLABCELL_X39_Y28_N0
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~6\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~5_sumout\,
	cout => \VGA|controller|Add1~6\);

-- Location: LABCELL_X40_Y28_N9
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( !\VGA|controller|yCounter\(4) & ( !\VGA|controller|yCounter\(0) & ( (\VGA|controller|yCounter\(2) & (\VGA|controller|yCounter\(3) & !\VGA|controller|yCounter\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(2),
	datab => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_yCounter\(1),
	datae => \VGA|controller|ALT_INV_yCounter\(4),
	dataf => \VGA|controller|ALT_INV_yCounter\(0),
	combout => \VGA|controller|always1~2_combout\);

-- Location: FF_X39_Y29_N58
\VGA|controller|xCounter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[9]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y28_N24
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( \VGA|controller|yCounter\(9) & ( !\VGA|controller|yCounter\(8) & ( (!\VGA|controller|yCounter\(5) & (!\VGA|controller|yCounter\(7) & !\VGA|controller|yCounter\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(5),
	datac => \VGA|controller|ALT_INV_yCounter\(7),
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	datae => \VGA|controller|ALT_INV_yCounter\(9),
	dataf => \VGA|controller|ALT_INV_yCounter\(8),
	combout => \VGA|controller|always1~1_combout\);

-- Location: LABCELL_X40_Y28_N3
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|xCounter[9]~DUPLICATE_q\ & ( \VGA|controller|always1~1_combout\ & ( (\VGA|controller|Equal0~1_combout\ & (\VGA|controller|always1~2_combout\ & \VGA|controller|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datab => \VGA|controller|ALT_INV_always1~2_combout\,
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datae => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	dataf => \VGA|controller|ALT_INV_always1~1_combout\,
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X39_Y28_N1
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: MLABCELL_X39_Y28_N3
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~6\,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: FF_X39_Y28_N4
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: MLABCELL_X39_Y28_N6
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X39_Y28_N7
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: MLABCELL_X39_Y28_N9
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X39_Y28_N10
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: MLABCELL_X39_Y28_N12
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: FF_X39_Y28_N13
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: MLABCELL_X39_Y28_N15
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X39_Y28_N16
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: MLABCELL_X39_Y28_N18
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X39_Y28_N19
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: MLABCELL_X39_Y28_N21
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: FF_X39_Y28_N22
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: MLABCELL_X39_Y28_N24
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X39_Y28_N25
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: MLABCELL_X39_Y28_N27
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~1_sumout\);

-- Location: FF_X39_Y28_N28
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: LABCELL_X40_Y28_N21
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|yCounter\(8) & ( (\VGA|controller|yCounter\(7) & (\VGA|controller|yCounter\(5) & \VGA|controller|yCounter\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	datab => \VGA|controller|ALT_INV_yCounter\(5),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	dataf => \VGA|controller|ALT_INV_yCounter\(8),
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: LABCELL_X40_Y28_N18
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter\(3) & ( (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~0_combout\);

-- Location: LABCELL_X40_Y28_N12
\VGA|controller|VGA_VS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~1_combout\ = ( \VGA|controller|yCounter\(0) & ( ((!\VGA|controller|VGA_VS1~0_combout\) # ((!\VGA|controller|always1~0_combout\) # (\VGA|controller|yCounter\(1)))) # (\VGA|controller|yCounter\(9)) ) ) # ( 
-- !\VGA|controller|yCounter\(0) & ( ((!\VGA|controller|VGA_VS1~0_combout\) # ((!\VGA|controller|always1~0_combout\) # (!\VGA|controller|yCounter\(1)))) # (\VGA|controller|yCounter\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(9),
	datab => \VGA|controller|ALT_INV_VGA_VS1~0_combout\,
	datac => \VGA|controller|ALT_INV_always1~0_combout\,
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	dataf => \VGA|controller|ALT_INV_yCounter\(0),
	combout => \VGA|controller|VGA_VS1~1_combout\);

-- Location: FF_X40_Y28_N13
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: LABCELL_X36_Y33_N12
\VGA|controller|VGA_VS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS~feeder_combout\ = ( \VGA|controller|VGA_VS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_VS1~q\,
	combout => \VGA|controller|VGA_VS~feeder_combout\);

-- Location: FF_X36_Y33_N13
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: LABCELL_X40_Y28_N15
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( \VGA|controller|xCounter\(7) & ( (!\VGA|controller|yCounter\(9) & (!\VGA|controller|VGA_VS1~0_combout\ & !\VGA|controller|xCounter[9]~DUPLICATE_q\)) ) ) # ( !\VGA|controller|xCounter\(7) & ( 
-- (!\VGA|controller|yCounter\(9) & (!\VGA|controller|VGA_VS1~0_combout\ & ((!\VGA|controller|xCounter\(8)) # (!\VGA|controller|xCounter[9]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(9),
	datab => \VGA|controller|ALT_INV_VGA_VS1~0_combout\,
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	datad => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	dataf => \VGA|controller|ALT_INV_xCounter\(7),
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X40_Y28_N16
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: LABCELL_X40_Y26_N24
\VGA|controller|VGA_BLANK~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK~feeder_combout\ = ( \VGA|controller|VGA_BLANK1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_BLANK1~q\,
	combout => \VGA|controller|VGA_BLANK~feeder_combout\);

-- Location: FF_X40_Y26_N25
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: LABCELL_X40_Y28_N30
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|xCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(7),
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: LABCELL_X40_Y28_N33
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|xCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: LABCELL_X40_Y28_N36
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|xCounter[9]~DUPLICATE_q\ $ (\VGA|controller|yCounter\(2))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|xCounter[9]~DUPLICATE_q\ $ (\VGA|controller|yCounter\(2))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((!\VGA|controller|yCounter\(4) & (\VGA|controller|xCounter[9]~DUPLICATE_q\ & \VGA|controller|yCounter\(2))) # (\VGA|controller|yCounter\(4) & ((\VGA|controller|yCounter\(2)) # 
-- (\VGA|controller|xCounter[9]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_xCounter[9]~DUPLICATE_q\,
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: LABCELL_X40_Y28_N39
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: LABCELL_X40_Y28_N42
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter\(6) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((\VGA|controller|yCounter\(6) & \VGA|controller|yCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: LABCELL_X40_Y28_N45
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(7) & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: LABCELL_X40_Y28_N48
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(8),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: LABCELL_X40_Y28_N51
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: LABCELL_X40_Y28_N54
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: LABCELL_X40_Y28_N57
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: FF_X39_Y28_N59
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: FF_X39_Y28_N56
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X36_Y28_N30
\dm|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~25_sumout\ = SUM(( \dm|local_p2_y\(0) ) + ( VCC ) + ( !VCC ))
-- \dm|Add4~26\ = CARRY(( \dm|local_p2_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(0),
	cin => GND,
	sumout => \dm|Add4~25_sumout\,
	cout => \dm|Add4~26\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X31_Y26_N0
\fr|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~29_sumout\ = SUM(( \fr|rate_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \fr|Add0~30\ = CARRY(( \fr|rate_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(0),
	cin => GND,
	sumout => \fr|Add0~29_sumout\,
	cout => \fr|Add0~30\);

-- Location: LABCELL_X33_Y26_N48
\fr|rate_counter[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[6]~1_combout\ = ( \fr|Equal0~4_combout\ ) # ( !\fr|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # (!\SW[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \ALT_INV_SW[5]~input_o\,
	dataf => \fr|ALT_INV_Equal0~4_combout\,
	combout => \fr|rate_counter[6]~1_combout\);

-- Location: FF_X31_Y26_N1
\fr|rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~29_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(0));

-- Location: LABCELL_X31_Y26_N3
\fr|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~37_sumout\ = SUM(( \fr|rate_counter\(1) ) + ( VCC ) + ( \fr|Add0~30\ ))
-- \fr|Add0~38\ = CARRY(( \fr|rate_counter\(1) ) + ( VCC ) + ( \fr|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(1),
	cin => \fr|Add0~30\,
	sumout => \fr|Add0~37_sumout\,
	cout => \fr|Add0~38\);

-- Location: FF_X31_Y26_N4
\fr|rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~37_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(1));

-- Location: LABCELL_X31_Y26_N6
\fr|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~77_sumout\ = SUM(( \fr|rate_counter\(2) ) + ( VCC ) + ( \fr|Add0~38\ ))
-- \fr|Add0~78\ = CARRY(( \fr|rate_counter\(2) ) + ( VCC ) + ( \fr|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(2),
	cin => \fr|Add0~38\,
	sumout => \fr|Add0~77_sumout\,
	cout => \fr|Add0~78\);

-- Location: FF_X31_Y26_N7
\fr|rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~77_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(2));

-- Location: LABCELL_X31_Y26_N9
\fr|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~9_sumout\ = SUM(( \fr|rate_counter\(3) ) + ( VCC ) + ( \fr|Add0~78\ ))
-- \fr|Add0~10\ = CARRY(( \fr|rate_counter\(3) ) + ( VCC ) + ( \fr|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(3),
	cin => \fr|Add0~78\,
	sumout => \fr|Add0~9_sumout\,
	cout => \fr|Add0~10\);

-- Location: FF_X31_Y26_N10
\fr|rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~9_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(3));

-- Location: LABCELL_X31_Y26_N12
\fr|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~5_sumout\ = SUM(( \fr|rate_counter\(4) ) + ( VCC ) + ( \fr|Add0~10\ ))
-- \fr|Add0~6\ = CARRY(( \fr|rate_counter\(4) ) + ( VCC ) + ( \fr|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(4),
	cin => \fr|Add0~10\,
	sumout => \fr|Add0~5_sumout\,
	cout => \fr|Add0~6\);

-- Location: FF_X31_Y26_N13
\fr|rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~5_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(4));

-- Location: LABCELL_X31_Y26_N15
\fr|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~1_sumout\ = SUM(( \fr|rate_counter\(5) ) + ( VCC ) + ( \fr|Add0~6\ ))
-- \fr|Add0~2\ = CARRY(( \fr|rate_counter\(5) ) + ( VCC ) + ( \fr|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(5),
	cin => \fr|Add0~6\,
	sumout => \fr|Add0~1_sumout\,
	cout => \fr|Add0~2\);

-- Location: FF_X31_Y26_N16
\fr|rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~1_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(5));

-- Location: LABCELL_X31_Y26_N18
\fr|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~45_sumout\ = SUM(( \fr|rate_counter\(6) ) + ( VCC ) + ( \fr|Add0~2\ ))
-- \fr|Add0~46\ = CARRY(( \fr|rate_counter\(6) ) + ( VCC ) + ( \fr|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fr|ALT_INV_rate_counter\(6),
	cin => \fr|Add0~2\,
	sumout => \fr|Add0~45_sumout\,
	cout => \fr|Add0~46\);

-- Location: LABCELL_X33_Y26_N3
\fr|rate_counter[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[6]~3_combout\ = ((!\SW[5]~input_o\ & (\fr|Add0~45_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(6))))) # (\fr|rate_counter[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter[2]~0_combout\,
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~45_sumout\,
	datad => \fr|ALT_INV_rate_counter\(6),
	combout => \fr|rate_counter[6]~3_combout\);

-- Location: FF_X33_Y26_N5
\fr|rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(6));

-- Location: LABCELL_X31_Y26_N21
\fr|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~25_sumout\ = SUM(( \fr|rate_counter\(7) ) + ( VCC ) + ( \fr|Add0~46\ ))
-- \fr|Add0~26\ = CARRY(( \fr|rate_counter\(7) ) + ( VCC ) + ( \fr|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(7),
	cin => \fr|Add0~46\,
	sumout => \fr|Add0~25_sumout\,
	cout => \fr|Add0~26\);

-- Location: FF_X31_Y26_N22
\fr|rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~25_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(7));

-- Location: LABCELL_X31_Y26_N24
\fr|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~49_sumout\ = SUM(( \fr|rate_counter\(8) ) + ( VCC ) + ( \fr|Add0~26\ ))
-- \fr|Add0~50\ = CARRY(( \fr|rate_counter\(8) ) + ( VCC ) + ( \fr|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fr|ALT_INV_rate_counter\(8),
	cin => \fr|Add0~26\,
	sumout => \fr|Add0~49_sumout\,
	cout => \fr|Add0~50\);

-- Location: LABCELL_X33_Y26_N0
\fr|rate_counter[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[8]~4_combout\ = ((!\SW[5]~input_o\ & (\fr|Add0~49_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(8))))) # (\fr|rate_counter[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter[2]~0_combout\,
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~49_sumout\,
	datad => \fr|ALT_INV_rate_counter\(8),
	combout => \fr|rate_counter[8]~4_combout\);

-- Location: FF_X33_Y26_N2
\fr|rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(8));

-- Location: LABCELL_X31_Y26_N27
\fr|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~53_sumout\ = SUM(( \fr|rate_counter\(9) ) + ( VCC ) + ( \fr|Add0~50\ ))
-- \fr|Add0~54\ = CARRY(( \fr|rate_counter\(9) ) + ( VCC ) + ( \fr|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fr|ALT_INV_rate_counter\(9),
	cin => \fr|Add0~50\,
	sumout => \fr|Add0~53_sumout\,
	cout => \fr|Add0~54\);

-- Location: LABCELL_X33_Y26_N42
\fr|rate_counter[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[9]~5_combout\ = ((!\SW[5]~input_o\ & (\fr|Add0~53_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(9))))) # (\fr|rate_counter[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter[2]~0_combout\,
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~53_sumout\,
	datad => \fr|ALT_INV_rate_counter\(9),
	combout => \fr|rate_counter[9]~5_combout\);

-- Location: FF_X33_Y26_N44
\fr|rate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[9]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(9));

-- Location: LABCELL_X31_Y26_N30
\fr|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~57_sumout\ = SUM(( \fr|rate_counter\(10) ) + ( VCC ) + ( \fr|Add0~54\ ))
-- \fr|Add0~58\ = CARRY(( \fr|rate_counter\(10) ) + ( VCC ) + ( \fr|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fr|ALT_INV_rate_counter\(10),
	cin => \fr|Add0~54\,
	sumout => \fr|Add0~57_sumout\,
	cout => \fr|Add0~58\);

-- Location: LABCELL_X33_Y26_N39
\fr|rate_counter[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[10]~6_combout\ = ( \fr|rate_counter[2]~0_combout\ ) # ( !\fr|rate_counter[2]~0_combout\ & ( (!\SW[5]~input_o\ & ((\fr|Add0~57_sumout\))) # (\SW[5]~input_o\ & (\fr|rate_counter\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \fr|ALT_INV_rate_counter\(10),
	datac => \ALT_INV_SW[5]~input_o\,
	datad => \fr|ALT_INV_Add0~57_sumout\,
	dataf => \fr|ALT_INV_rate_counter[2]~0_combout\,
	combout => \fr|rate_counter[10]~6_combout\);

-- Location: FF_X33_Y26_N41
\fr|rate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[10]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(10));

-- Location: LABCELL_X31_Y26_N33
\fr|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~41_sumout\ = SUM(( \fr|rate_counter\(11) ) + ( VCC ) + ( \fr|Add0~58\ ))
-- \fr|Add0~42\ = CARRY(( \fr|rate_counter\(11) ) + ( VCC ) + ( \fr|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(11),
	cin => \fr|Add0~58\,
	sumout => \fr|Add0~41_sumout\,
	cout => \fr|Add0~42\);

-- Location: FF_X31_Y26_N34
\fr|rate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~41_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(11));

-- Location: LABCELL_X31_Y26_N36
\fr|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~61_sumout\ = SUM(( \fr|rate_counter\(12) ) + ( VCC ) + ( \fr|Add0~42\ ))
-- \fr|Add0~62\ = CARRY(( \fr|rate_counter\(12) ) + ( VCC ) + ( \fr|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fr|ALT_INV_rate_counter\(12),
	cin => \fr|Add0~42\,
	sumout => \fr|Add0~61_sumout\,
	cout => \fr|Add0~62\);

-- Location: LABCELL_X33_Y26_N45
\fr|rate_counter[12]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[12]~7_combout\ = ((!\SW[5]~input_o\ & (\fr|Add0~61_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(12))))) # (\fr|rate_counter[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter[2]~0_combout\,
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~61_sumout\,
	datad => \fr|ALT_INV_rate_counter\(12),
	combout => \fr|rate_counter[12]~7_combout\);

-- Location: FF_X33_Y26_N47
\fr|rate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[12]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(12));

-- Location: LABCELL_X33_Y26_N36
\fr|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Equal0~1_combout\ = ( !\fr|rate_counter\(9) & ( (!\fr|rate_counter\(6) & (!\fr|rate_counter\(10) & (!\fr|rate_counter\(8) & !\fr|rate_counter\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter\(6),
	datab => \fr|ALT_INV_rate_counter\(10),
	datac => \fr|ALT_INV_rate_counter\(8),
	datad => \fr|ALT_INV_rate_counter\(12),
	dataf => \fr|ALT_INV_rate_counter\(9),
	combout => \fr|Equal0~1_combout\);

-- Location: LABCELL_X31_Y26_N39
\fr|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~33_sumout\ = SUM(( \fr|rate_counter\(13) ) + ( VCC ) + ( \fr|Add0~62\ ))
-- \fr|Add0~34\ = CARRY(( \fr|rate_counter\(13) ) + ( VCC ) + ( \fr|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter\(13),
	cin => \fr|Add0~62\,
	sumout => \fr|Add0~33_sumout\,
	cout => \fr|Add0~34\);

-- Location: LABCELL_X33_Y26_N6
\fr|rate_counter[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[13]~2_combout\ = ( \fr|rate_counter\(13) & ( \fr|rate_counter[2]~0_combout\ ) ) # ( !\fr|rate_counter\(13) & ( \fr|rate_counter[2]~0_combout\ ) ) # ( \fr|rate_counter\(13) & ( !\fr|rate_counter[2]~0_combout\ & ( (\fr|Add0~33_sumout\) # 
-- (\SW[5]~input_o\) ) ) ) # ( !\fr|rate_counter\(13) & ( !\fr|rate_counter[2]~0_combout\ & ( (!\SW[5]~input_o\ & \fr|Add0~33_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~33_sumout\,
	datae => \fr|ALT_INV_rate_counter\(13),
	dataf => \fr|ALT_INV_rate_counter[2]~0_combout\,
	combout => \fr|rate_counter[13]~2_combout\);

-- Location: FF_X33_Y26_N8
\fr|rate_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[13]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(13));

-- Location: LABCELL_X31_Y26_N42
\fr|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~21_sumout\ = SUM(( \fr|rate_counter\(14) ) + ( VCC ) + ( \fr|Add0~34\ ))
-- \fr|Add0~22\ = CARRY(( \fr|rate_counter\(14) ) + ( VCC ) + ( \fr|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(14),
	cin => \fr|Add0~34\,
	sumout => \fr|Add0~21_sumout\,
	cout => \fr|Add0~22\);

-- Location: FF_X31_Y26_N43
\fr|rate_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~21_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(14));

-- Location: LABCELL_X31_Y26_N45
\fr|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~65_sumout\ = SUM(( \fr|rate_counter\(15) ) + ( VCC ) + ( \fr|Add0~22\ ))
-- \fr|Add0~66\ = CARRY(( \fr|rate_counter\(15) ) + ( VCC ) + ( \fr|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter\(15),
	cin => \fr|Add0~22\,
	sumout => \fr|Add0~65_sumout\,
	cout => \fr|Add0~66\);

-- Location: LABCELL_X33_Y26_N54
\fr|rate_counter[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[15]~8_combout\ = ((!\SW[5]~input_o\ & (\fr|Add0~65_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(15))))) # (\fr|rate_counter[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter[2]~0_combout\,
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~65_sumout\,
	datad => \fr|ALT_INV_rate_counter\(15),
	combout => \fr|rate_counter[15]~8_combout\);

-- Location: FF_X33_Y26_N56
\fr|rate_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[15]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(15));

-- Location: LABCELL_X31_Y26_N48
\fr|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~17_sumout\ = SUM(( \fr|rate_counter\(16) ) + ( VCC ) + ( \fr|Add0~66\ ))
-- \fr|Add0~18\ = CARRY(( \fr|rate_counter\(16) ) + ( VCC ) + ( \fr|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(16),
	cin => \fr|Add0~66\,
	sumout => \fr|Add0~17_sumout\,
	cout => \fr|Add0~18\);

-- Location: FF_X31_Y26_N49
\fr|rate_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~17_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(16));

-- Location: LABCELL_X31_Y26_N51
\fr|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~13_sumout\ = SUM(( \fr|rate_counter\(17) ) + ( VCC ) + ( \fr|Add0~18\ ))
-- \fr|Add0~14\ = CARRY(( \fr|rate_counter\(17) ) + ( VCC ) + ( \fr|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \fr|ALT_INV_rate_counter\(17),
	cin => \fr|Add0~18\,
	sumout => \fr|Add0~13_sumout\,
	cout => \fr|Add0~14\);

-- Location: FF_X31_Y26_N52
\fr|rate_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|Add0~13_sumout\,
	sclr => \fr|rate_counter[2]~0_combout\,
	ena => \fr|rate_counter[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(17));

-- Location: LABCELL_X31_Y26_N54
\fr|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~69_sumout\ = SUM(( \fr|rate_counter\(18) ) + ( VCC ) + ( \fr|Add0~14\ ))
-- \fr|Add0~70\ = CARRY(( \fr|rate_counter\(18) ) + ( VCC ) + ( \fr|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fr|ALT_INV_rate_counter\(18),
	cin => \fr|Add0~14\,
	sumout => \fr|Add0~69_sumout\,
	cout => \fr|Add0~70\);

-- Location: LABCELL_X33_Y26_N57
\fr|rate_counter[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[18]~9_combout\ = ((!\SW[5]~input_o\ & (\fr|Add0~69_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(18))))) # (\fr|rate_counter[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter[2]~0_combout\,
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~69_sumout\,
	datad => \fr|ALT_INV_rate_counter\(18),
	combout => \fr|rate_counter[18]~9_combout\);

-- Location: FF_X33_Y26_N59
\fr|rate_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[18]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(18));

-- Location: LABCELL_X31_Y26_N57
\fr|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Add0~73_sumout\ = SUM(( \fr|rate_counter\(19) ) + ( VCC ) + ( \fr|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \fr|ALT_INV_rate_counter\(19),
	cin => \fr|Add0~70\,
	sumout => \fr|Add0~73_sumout\);

-- Location: LABCELL_X33_Y26_N27
\fr|rate_counter[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[19]~10_combout\ = ( \fr|rate_counter[2]~0_combout\ ) # ( !\fr|rate_counter[2]~0_combout\ & ( (!\SW[5]~input_o\ & (\fr|Add0~73_sumout\)) # (\SW[5]~input_o\ & ((\fr|rate_counter\(19)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[5]~input_o\,
	datac => \fr|ALT_INV_Add0~73_sumout\,
	datad => \fr|ALT_INV_rate_counter\(19),
	dataf => \fr|ALT_INV_rate_counter[2]~0_combout\,
	combout => \fr|rate_counter[19]~10_combout\);

-- Location: FF_X33_Y26_N29
\fr|rate_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \fr|rate_counter[19]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fr|rate_counter\(19));

-- Location: LABCELL_X33_Y26_N24
\fr|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Equal0~2_combout\ = ( !\fr|rate_counter\(19) & ( (!\fr|rate_counter\(2) & (!\fr|rate_counter\(15) & !\fr|rate_counter\(18))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter\(2),
	datac => \fr|ALT_INV_rate_counter\(15),
	datad => \fr|ALT_INV_rate_counter\(18),
	dataf => \fr|ALT_INV_rate_counter\(19),
	combout => \fr|Equal0~2_combout\);

-- Location: LABCELL_X33_Y26_N21
\fr|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Equal0~3_combout\ = ( !\fr|rate_counter\(11) & ( !\fr|rate_counter\(13) & ( (\fr|Equal0~1_combout\ & (!\fr|rate_counter\(1) & \fr|Equal0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_Equal0~1_combout\,
	datac => \fr|ALT_INV_rate_counter\(1),
	datad => \fr|ALT_INV_Equal0~2_combout\,
	datae => \fr|ALT_INV_rate_counter\(11),
	dataf => \fr|ALT_INV_rate_counter\(13),
	combout => \fr|Equal0~3_combout\);

-- Location: LABCELL_X33_Y26_N12
\fr|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Equal0~0_combout\ = ( !\fr|rate_counter\(14) & ( !\fr|rate_counter\(7) & ( (!\fr|rate_counter\(0) & (!\fr|rate_counter\(17) & !\fr|rate_counter\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_rate_counter\(0),
	datab => \fr|ALT_INV_rate_counter\(17),
	datac => \fr|ALT_INV_rate_counter\(16),
	datae => \fr|ALT_INV_rate_counter\(14),
	dataf => \fr|ALT_INV_rate_counter\(7),
	combout => \fr|Equal0~0_combout\);

-- Location: LABCELL_X33_Y26_N51
\fr|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|Equal0~4_combout\ = ( \fr|Equal0~0_combout\ & ( (\fr|Equal0~3_combout\ & (!\fr|rate_counter\(4) & (!\fr|rate_counter\(3) & !\fr|rate_counter\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_Equal0~3_combout\,
	datab => \fr|ALT_INV_rate_counter\(4),
	datac => \fr|ALT_INV_rate_counter\(3),
	datad => \fr|ALT_INV_rate_counter\(5),
	dataf => \fr|ALT_INV_Equal0~0_combout\,
	combout => \fr|Equal0~4_combout\);

-- Location: LABCELL_X33_Y26_N33
\fr|rate_counter[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \fr|rate_counter[2]~0_combout\ = ( \fr|Equal0~4_combout\ ) # ( !\fr|Equal0~4_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \fr|ALT_INV_Equal0~4_combout\,
	combout => \fr|rate_counter[2]~0_combout\);

-- Location: FF_X34_Y26_N14
\p2r|pos_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p2|p_out[0]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(0));

-- Location: MLABCELL_X34_Y26_N30
\p2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~25_sumout\ = SUM(( \p2r|pos_out\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add1~26\ = CARRY(( \p2r|pos_out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2r|ALT_INV_pos_out\(0),
	cin => GND,
	sumout => \p2|Add1~25_sumout\,
	cout => \p2|Add1~26\);

-- Location: MLABCELL_X34_Y26_N33
\p2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~5_sumout\ = SUM(( \p2r|pos_out\(1) ) + ( GND ) + ( \p2|Add1~26\ ))
-- \p2|Add1~6\ = CARRY(( \p2r|pos_out\(1) ) + ( GND ) + ( \p2|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2r|ALT_INV_pos_out\(1),
	cin => \p2|Add1~26\,
	sumout => \p2|Add1~5_sumout\,
	cout => \p2|Add1~6\);

-- Location: LABCELL_X36_Y26_N30
\p2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~25_sumout\ = SUM(( \p2r|pos_out\(0) ) + ( VCC ) + ( !VCC ))
-- \p2|Add0~26\ = CARRY(( \p2r|pos_out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(0),
	cin => GND,
	sumout => \p2|Add0~25_sumout\,
	cout => \p2|Add0~26\);

-- Location: LABCELL_X36_Y26_N33
\p2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~5_sumout\ = SUM(( \p2r|pos_out\(1) ) + ( VCC ) + ( \p2|Add0~26\ ))
-- \p2|Add0~6\ = CARRY(( \p2r|pos_out\(1) ) + ( VCC ) + ( \p2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(1),
	cin => \p2|Add0~26\,
	sumout => \p2|Add0~5_sumout\,
	cout => \p2|Add0~6\);

-- Location: LABCELL_X33_Y27_N48
\p2|p_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[1]~3_combout\ = ( \p2|Add0~5_sumout\ & ( (!\SW[0]~input_o\ & (\p2|Add1~5_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) # (\SW[0]~input_o\ & ((!\p2|p_out[1]~0_combout\) # ((!\p2|p_out[1]~1_combout\)))) ) ) # ( 
-- !\p2|Add0~5_sumout\ & ( (!\SW[0]~input_o\ & (\p2|Add1~5_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101000000000001010100001010100111111000101010011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \p2|ALT_INV_p_out[1]~0_combout\,
	datac => \p2|ALT_INV_p_out[1]~1_combout\,
	datad => \p2|ALT_INV_Add1~5_sumout\,
	dataf => \p2|ALT_INV_Add0~5_sumout\,
	combout => \p2|p_out[1]~3_combout\);

-- Location: FF_X33_Y27_N35
\p2r|pos_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \p2|p_out[1]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(1));

-- Location: MLABCELL_X34_Y26_N36
\p2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~1_sumout\ = SUM(( \p2r|pos_out\(2) ) + ( GND ) + ( \p2|Add1~6\ ))
-- \p2|Add1~2\ = CARRY(( \p2r|pos_out\(2) ) + ( GND ) + ( \p2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(2),
	cin => \p2|Add1~6\,
	sumout => \p2|Add1~1_sumout\,
	cout => \p2|Add1~2\);

-- Location: LABCELL_X36_Y26_N36
\p2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~1_sumout\ = SUM(( \p2r|pos_out\(2) ) + ( VCC ) + ( \p2|Add0~6\ ))
-- \p2|Add0~2\ = CARRY(( \p2r|pos_out\(2) ) + ( VCC ) + ( \p2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(2),
	cin => \p2|Add0~6\,
	sumout => \p2|Add0~1_sumout\,
	cout => \p2|Add0~2\);

-- Location: MLABCELL_X34_Y26_N6
\p2|p_out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[2]~2_combout\ = ( \p2|Add0~1_sumout\ & ( (!\SW[0]~input_o\ & (((\p2|p_out[1]~0_combout\ & \p2|p_out[1]~1_combout\)) # (\p2|Add1~1_sumout\))) # (\SW[0]~input_o\ & ((!\p2|p_out[1]~0_combout\) # ((!\p2|p_out[1]~1_combout\)))) ) ) # ( 
-- !\p2|Add0~1_sumout\ & ( (!\SW[0]~input_o\ & (((\p2|p_out[1]~0_combout\ & \p2|p_out[1]~1_combout\)) # (\p2|Add1~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100000000000111110000000000011111111011100001111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~0_combout\,
	datab => \p2|ALT_INV_p_out[1]~1_combout\,
	datac => \p2|ALT_INV_Add1~1_sumout\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \p2|ALT_INV_Add0~1_sumout\,
	combout => \p2|p_out[2]~2_combout\);

-- Location: LABCELL_X33_Y27_N45
\p2r|pos_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2r|pos_out~0_combout\ = ( \KEY[0]~input_o\ & ( \p2|p_out[2]~2_combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[2]~2_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \p2r|pos_out~0_combout\);

-- Location: FF_X33_Y27_N47
\p2r|pos_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p2r|pos_out~0_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(2));

-- Location: MLABCELL_X34_Y26_N39
\p2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~9_sumout\ = SUM(( \p2r|pos_out\(3) ) + ( GND ) + ( \p2|Add1~2\ ))
-- \p2|Add1~10\ = CARRY(( \p2r|pos_out\(3) ) + ( GND ) + ( \p2|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(3),
	cin => \p2|Add1~2\,
	sumout => \p2|Add1~9_sumout\,
	cout => \p2|Add1~10\);

-- Location: MLABCELL_X34_Y26_N42
\p2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~13_sumout\ = SUM(( \p2r|pos_out\(4) ) + ( GND ) + ( \p2|Add1~10\ ))
-- \p2|Add1~14\ = CARRY(( \p2r|pos_out\(4) ) + ( GND ) + ( \p2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(4),
	cin => \p2|Add1~10\,
	sumout => \p2|Add1~13_sumout\,
	cout => \p2|Add1~14\);

-- Location: MLABCELL_X34_Y26_N45
\p2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~17_sumout\ = SUM(( \p2r|pos_out\(5) ) + ( GND ) + ( \p2|Add1~14\ ))
-- \p2|Add1~18\ = CARRY(( \p2r|pos_out\(5) ) + ( GND ) + ( \p2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(5),
	cin => \p2|Add1~14\,
	sumout => \p2|Add1~17_sumout\,
	cout => \p2|Add1~18\);

-- Location: LABCELL_X36_Y26_N39
\p2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~9_sumout\ = SUM(( \p2r|pos_out\(3) ) + ( VCC ) + ( \p2|Add0~2\ ))
-- \p2|Add0~10\ = CARRY(( \p2r|pos_out\(3) ) + ( VCC ) + ( \p2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(3),
	cin => \p2|Add0~2\,
	sumout => \p2|Add0~9_sumout\,
	cout => \p2|Add0~10\);

-- Location: LABCELL_X36_Y26_N42
\p2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~13_sumout\ = SUM(( \p2r|pos_out\(4) ) + ( VCC ) + ( \p2|Add0~10\ ))
-- \p2|Add0~14\ = CARRY(( \p2r|pos_out\(4) ) + ( VCC ) + ( \p2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(4),
	cin => \p2|Add0~10\,
	sumout => \p2|Add0~13_sumout\,
	cout => \p2|Add0~14\);

-- Location: LABCELL_X36_Y26_N45
\p2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~17_sumout\ = SUM(( \p2r|pos_out\(5) ) + ( VCC ) + ( \p2|Add0~14\ ))
-- \p2|Add0~18\ = CARRY(( \p2r|pos_out\(5) ) + ( VCC ) + ( \p2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(5),
	cin => \p2|Add0~14\,
	sumout => \p2|Add0~17_sumout\,
	cout => \p2|Add0~18\);

-- Location: LABCELL_X35_Y26_N27
\p2|p_out[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[5]~6_combout\ = ( \p2|Add0~17_sumout\ & ( (!\SW[0]~input_o\ & (((\p2|p_out[1]~1_combout\ & \p2|p_out[1]~0_combout\)) # (\p2|Add1~17_sumout\))) # (\SW[0]~input_o\ & ((!\p2|p_out[1]~1_combout\) # ((!\p2|p_out[1]~0_combout\)))) ) ) # ( 
-- !\p2|Add0~17_sumout\ & ( (!\SW[0]~input_o\ & (((\p2|p_out[1]~1_combout\ & \p2|p_out[1]~0_combout\)) # (\p2|Add1~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100000001001100110000110110111111100011011011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~1_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \p2|ALT_INV_p_out[1]~0_combout\,
	datad => \p2|ALT_INV_Add1~17_sumout\,
	dataf => \p2|ALT_INV_Add0~17_sumout\,
	combout => \p2|p_out[5]~6_combout\);

-- Location: LABCELL_X36_Y26_N57
\p2r|pos_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2r|pos_out~1_combout\ = ( \p2|p_out[5]~6_combout\ ) # ( !\p2|p_out[5]~6_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \p2|ALT_INV_p_out[5]~6_combout\,
	combout => \p2r|pos_out~1_combout\);

-- Location: FF_X36_Y26_N59
\p2r|pos_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p2r|pos_out~1_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(5));

-- Location: LABCELL_X36_Y26_N48
\p2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add0~21_sumout\ = SUM(( \p2r|pos_out\(6) ) + ( VCC ) + ( \p2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(6),
	cin => \p2|Add0~18\,
	sumout => \p2|Add0~21_sumout\);

-- Location: MLABCELL_X34_Y26_N48
\p2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|Add1~21_sumout\ = SUM(( \p2r|pos_out\(6) ) + ( GND ) + ( \p2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2r|ALT_INV_pos_out\(6),
	cin => \p2|Add1~18\,
	sumout => \p2|Add1~21_sumout\);

-- Location: MLABCELL_X34_Y26_N9
\p2|p_out[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[6]~7_combout\ = ( \p2|Add1~21_sumout\ & ( (!\SW[0]~input_o\) # ((\p2|Add0~21_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) ) # ( !\p2|Add1~21_sumout\ & ( (!\SW[0]~input_o\ & (\p2|p_out[1]~0_combout\ & 
-- (\p2|p_out[1]~1_combout\))) # (\SW[0]~input_o\ & (\p2|Add0~21_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001110000100010000111011111111000011101111111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~0_combout\,
	datab => \p2|ALT_INV_p_out[1]~1_combout\,
	datac => \p2|ALT_INV_Add0~21_sumout\,
	datad => \ALT_INV_SW[0]~input_o\,
	dataf => \p2|ALT_INV_Add1~21_sumout\,
	combout => \p2|p_out[6]~7_combout\);

-- Location: FF_X34_Y26_N59
\p2r|pos_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \p2|p_out[6]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(6));

-- Location: MLABCELL_X34_Y26_N24
\p2|p_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[1]~0_combout\ = ( \p2r|pos_out\(0) & ( (!\SW[0]~input_o\ & (\p2r|pos_out\(5) & (\p2r|pos_out\(2) & \p2r|pos_out\(6)))) ) ) # ( !\p2r|pos_out\(0) & ( (\SW[0]~input_o\ & (!\p2r|pos_out\(5) & (!\p2r|pos_out\(2) & !\p2r|pos_out\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \p2r|ALT_INV_pos_out\(5),
	datac => \p2r|ALT_INV_pos_out\(2),
	datad => \p2r|ALT_INV_pos_out\(6),
	dataf => \p2r|ALT_INV_pos_out\(0),
	combout => \p2|p_out[1]~0_combout\);

-- Location: LABCELL_X33_Y27_N51
\p2|p_out[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[3]~4_combout\ = ( \p2|Add1~9_sumout\ & ( (!\SW[0]~input_o\ & ((!\p2|p_out[1]~0_combout\) # ((!\p2|p_out[1]~1_combout\)))) # (\SW[0]~input_o\ & (\p2|Add0~9_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) ) # ( 
-- !\p2|Add1~9_sumout\ & ( (\SW[0]~input_o\ & (\p2|Add0~9_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010000010010101111100011001010111110001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \p2|ALT_INV_p_out[1]~0_combout\,
	datac => \p2|ALT_INV_Add0~9_sumout\,
	datad => \p2|ALT_INV_p_out[1]~1_combout\,
	dataf => \p2|ALT_INV_Add1~9_sumout\,
	combout => \p2|p_out[3]~4_combout\);

-- Location: LABCELL_X37_Y28_N24
\p2r|pos_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2r|pos_out~2_combout\ = ( \p2|p_out[3]~4_combout\ ) # ( !\p2|p_out[3]~4_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \p2|ALT_INV_p_out[3]~4_combout\,
	combout => \p2r|pos_out~2_combout\);

-- Location: FF_X37_Y28_N26
\p2r|pos_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p2r|pos_out~2_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(3));

-- Location: MLABCELL_X34_Y26_N27
\p2|p_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[1]~1_combout\ = ( !\p2r|pos_out\(1) & ( (!\p2r|pos_out\(3) & !\p2r|pos_out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2r|ALT_INV_pos_out\(3),
	datad => \p2r|ALT_INV_pos_out\(4),
	dataf => \p2r|ALT_INV_pos_out\(1),
	combout => \p2|p_out[1]~1_combout\);

-- Location: LABCELL_X35_Y26_N24
\p2|p_out[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[4]~5_combout\ = ( \p2|p_out[1]~0_combout\ & ( (!\p2|p_out[1]~1_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)))) ) ) # ( !\p2|p_out[1]~0_combout\ & ( (!\SW[0]~input_o\ & 
-- ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000010100010100000001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~1_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \p2|ALT_INV_Add0~13_sumout\,
	datad => \p2|ALT_INV_Add1~13_sumout\,
	dataf => \p2|ALT_INV_p_out[1]~0_combout\,
	combout => \p2|p_out[4]~5_combout\);

-- Location: LABCELL_X33_Y28_N3
\p2r|pos_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2r|pos_out~3_combout\ = ( \p2|p_out[4]~5_combout\ ) # ( !\p2|p_out[4]~5_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \p2|ALT_INV_p_out[4]~5_combout\,
	combout => \p2r|pos_out~3_combout\);

-- Location: FF_X33_Y28_N5
\p2r|pos_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p2r|pos_out~3_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p2r|pos_out\(4));

-- Location: MLABCELL_X34_Y26_N12
\p2|p_out[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[0]~9_combout\ = ( !\SW[0]~input_o\ & ( ((!\p2r|pos_out\(4) & (\p2|p_out[1]~0_combout\ & (!\p2r|pos_out\(3) & !\p2r|pos_out\(1))))) # (\p2|Add1~25_sumout\) ) ) # ( \SW[0]~input_o\ & ( (\p2|Add0~25_sumout\ & (((!\p2|p_out[1]~0_combout\) # 
-- ((\p2r|pos_out\(1)) # (\p2r|pos_out\(3)))) # (\p2r|pos_out\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010111100001111000011010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2r|ALT_INV_pos_out\(4),
	datab => \p2|ALT_INV_p_out[1]~0_combout\,
	datac => \p2|ALT_INV_Add0~25_sumout\,
	datad => \p2r|ALT_INV_pos_out\(3),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \p2r|ALT_INV_pos_out\(1),
	datag => \p2|ALT_INV_Add1~25_sumout\,
	combout => \p2|p_out[0]~9_combout\);

-- Location: MLABCELL_X34_Y28_N24
\dc|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|Selector7~0_combout\ = ( \dc|current_state.S_DRAW_BOTTOM_BAR~q\ & ( (!\dm|done~q\) # (\dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\) ) ) # ( !\dc|current_state.S_DRAW_BOTTOM_BAR~q\ & ( \dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\,
	datad => \dm|ALT_INV_done~q\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_BOTTOM_BAR~q\,
	combout => \dc|Selector7~0_combout\);

-- Location: FF_X36_Y28_N8
\dc|current_state.S_DRAW_BOTTOM_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \dc|Selector7~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_DRAW_BOTTOM_BAR~q\);

-- Location: LABCELL_X35_Y27_N15
\dc|next_state.S_PREPARE_DRAW_BALL~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|next_state.S_PREPARE_DRAW_BALL~0_combout\ = ( \dc|current_state.S_DRAW_BOTTOM_BAR~q\ & ( \dm|done~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_BOTTOM_BAR~q\,
	combout => \dc|next_state.S_PREPARE_DRAW_BALL~0_combout\);

-- Location: FF_X35_Y27_N17
\dc|current_state.S_PREPARE_DRAW_BALL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|next_state.S_PREPARE_DRAW_BALL~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_PREPARE_DRAW_BALL~q\);

-- Location: LABCELL_X36_Y28_N0
\dc|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|Selector5~0_combout\ = ((\dc|current_state.S_DRAW_BALL~q\ & !\fr|Equal0~4_combout\)) # (\dc|current_state.S_PREPARE_DRAW_BALL~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010101110101011101010111010101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_current_state.S_PREPARE_DRAW_BALL~q\,
	datab => \dc|ALT_INV_current_state.S_DRAW_BALL~q\,
	datac => \fr|ALT_INV_Equal0~4_combout\,
	combout => \dc|Selector5~0_combout\);

-- Location: FF_X36_Y28_N59
\dc|current_state.S_DRAW_BALL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \dc|Selector5~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_DRAW_BALL~q\);

-- Location: LABCELL_X35_Y27_N48
\dc|next_state.S_PREPARE_CLEAN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|next_state.S_PREPARE_CLEAN~0_combout\ = (!\dc|current_state.S_DRAW_BALL~q\) # (!\fr|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111100111111001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dc|ALT_INV_current_state.S_DRAW_BALL~q\,
	datac => \fr|ALT_INV_Equal0~4_combout\,
	combout => \dc|next_state.S_PREPARE_CLEAN~0_combout\);

-- Location: FF_X35_Y27_N50
\dc|current_state.S_PREPARE_CLEAN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|next_state.S_PREPARE_CLEAN~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_PREPARE_CLEAN~q\);

-- Location: LABCELL_X35_Y27_N12
\dc|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|Selector0~0_combout\ = ( \dc|current_state.S_PREPARE_CLEAN~q\ & ( (!\dm|done~q\ & \dc|current_state.S_CLEAN~q\) ) ) # ( !\dc|current_state.S_PREPARE_CLEAN~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	datad => \dc|ALT_INV_current_state.S_CLEAN~q\,
	dataf => \dc|ALT_INV_current_state.S_PREPARE_CLEAN~q\,
	combout => \dc|Selector0~0_combout\);

-- Location: FF_X35_Y27_N13
\dc|current_state.S_CLEAN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|Selector0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_CLEAN~q\);

-- Location: LABCELL_X35_Y27_N9
\dc|next_state.S_PREPARE_DRAW_P1_BAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|next_state.S_PREPARE_DRAW_P1_BAR~0_combout\ = ( \dc|current_state.S_CLEAN~q\ & ( \dm|done~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	dataf => \dc|ALT_INV_current_state.S_CLEAN~q\,
	combout => \dc|next_state.S_PREPARE_DRAW_P1_BAR~0_combout\);

-- Location: FF_X35_Y27_N11
\dc|current_state.S_PREPARE_DRAW_P1_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|next_state.S_PREPARE_DRAW_P1_BAR~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_PREPARE_DRAW_P1_BAR~q\);

-- Location: LABCELL_X36_Y28_N57
\dc|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|Selector2~0_combout\ = ( \dm|done~q\ & ( \dc|current_state.S_PREPARE_DRAW_P1_BAR~q\ ) ) # ( !\dm|done~q\ & ( (\dc|current_state.S_PREPARE_DRAW_P1_BAR~q\) # (\dc|current_state.S_DRAW_P1_BAR~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_current_state.S_DRAW_P1_BAR~q\,
	datac => \dc|ALT_INV_current_state.S_PREPARE_DRAW_P1_BAR~q\,
	dataf => \dm|ALT_INV_done~q\,
	combout => \dc|Selector2~0_combout\);

-- Location: FF_X36_Y28_N2
\dc|current_state.S_DRAW_P1_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \dc|Selector2~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_DRAW_P1_BAR~q\);

-- Location: LABCELL_X35_Y27_N18
\dc|next_state.S_PREPARE_DRAW_P2_BAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|next_state.S_PREPARE_DRAW_P2_BAR~0_combout\ = ( \dm|done~q\ & ( \dc|current_state.S_DRAW_P1_BAR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_current_state.S_DRAW_P1_BAR~q\,
	dataf => \dm|ALT_INV_done~q\,
	combout => \dc|next_state.S_PREPARE_DRAW_P2_BAR~0_combout\);

-- Location: FF_X35_Y27_N20
\dc|current_state.S_PREPARE_DRAW_P2_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|next_state.S_PREPARE_DRAW_P2_BAR~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_PREPARE_DRAW_P2_BAR~q\);

-- Location: LABCELL_X35_Y27_N42
\dc|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|Selector3~0_combout\ = ( \dc|current_state.S_PREPARE_DRAW_P2_BAR~q\ ) # ( !\dc|current_state.S_PREPARE_DRAW_P2_BAR~q\ & ( (!\dm|done~q\ & \dc|current_state.S_DRAW_P2_BAR~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	datac => \dc|ALT_INV_current_state.S_DRAW_P2_BAR~q\,
	dataf => \dc|ALT_INV_current_state.S_PREPARE_DRAW_P2_BAR~q\,
	combout => \dc|Selector3~0_combout\);

-- Location: FF_X36_Y27_N47
\dc|current_state.S_DRAW_P2_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \dc|Selector3~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_DRAW_P2_BAR~q\);

-- Location: LABCELL_X36_Y27_N30
\dc|select_op~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|select_op~1_combout\ = ( \dc|current_state.S_DRAW_BALL~q\ ) # ( !\dc|current_state.S_DRAW_BALL~q\ & ( \dc|current_state.S_DRAW_P2_BAR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dc|ALT_INV_current_state.S_DRAW_P2_BAR~q\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_BALL~q\,
	combout => \dc|select_op~1_combout\);

-- Location: LABCELL_X36_Y27_N51
\dc|select_op[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|select_op\(1) = ( \dc|WideOr10~combout\ & ( \dc|select_op\(1) ) ) # ( !\dc|WideOr10~combout\ & ( \dc|select_op~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_select_op~1_combout\,
	datad => \dc|ALT_INV_select_op\(1),
	dataf => \dc|ALT_INV_WideOr10~combout\,
	combout => \dc|select_op\(1));

-- Location: LABCELL_X36_Y28_N24
\dc|colour~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|colour~0_combout\ = ( !\dc|current_state.S_DRAW_BOTTOM_BAR~q\ & ( !\dc|current_state.S_DRAW_BALL~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dc|ALT_INV_current_state.S_DRAW_BALL~q\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_BOTTOM_BAR~q\,
	combout => \dc|colour~0_combout\);

-- Location: LABCELL_X36_Y28_N3
\dc|WideOr9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|WideOr9~0_combout\ = ( \dc|colour~0_combout\ & ( !\dc|current_state.S_DRAW_P1_BAR~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dc|ALT_INV_current_state.S_DRAW_P1_BAR~q\,
	dataf => \dc|ALT_INV_colour~0_combout\,
	combout => \dc|WideOr9~0_combout\);

-- Location: LABCELL_X36_Y28_N54
\dc|select_op[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|select_op\(0) = ( \dc|WideOr10~combout\ & ( \dc|select_op\(0) ) ) # ( !\dc|WideOr10~combout\ & ( !\dc|WideOr9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_WideOr9~0_combout\,
	datad => \dc|ALT_INV_select_op\(0),
	dataf => \dc|ALT_INV_WideOr10~combout\,
	combout => \dc|select_op\(0));

-- Location: LABCELL_X35_Y27_N6
\dc|select_op~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|select_op~0_combout\ = ( !\dc|current_state.S_DRAW_BOTTOM_BAR~q\ & ( !\dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_BOTTOM_BAR~q\,
	combout => \dc|select_op~0_combout\);

-- Location: LABCELL_X35_Y27_N39
\dc|select_op[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|select_op\(2) = ( \dc|WideOr10~combout\ & ( \dc|select_op\(2) ) ) # ( !\dc|WideOr10~combout\ & ( !\dc|select_op~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_select_op\(2),
	datad => \dc|ALT_INV_select_op~0_combout\,
	dataf => \dc|ALT_INV_WideOr10~combout\,
	combout => \dc|select_op\(2));

-- Location: MLABCELL_X34_Y28_N51
\dm|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|counter~1_combout\ = ( \dc|select_op\(2) & ( \dm|counter\(0) ) ) # ( !\dc|select_op\(2) & ( !\dm|counter\(0) $ (((!\dc|select_op\(1)) # ((!\dc|select_op\(0)) # (\dm|counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011101111000100001110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(1),
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_counter\(1),
	datad => \dm|ALT_INV_counter\(0),
	dataf => \dc|ALT_INV_select_op\(2),
	combout => \dm|counter~1_combout\);

-- Location: MLABCELL_X34_Y27_N36
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X34_Y28_N53
\dm|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|counter~1_combout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|counter\(0));

-- Location: MLABCELL_X34_Y28_N48
\dm|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|counter~0_combout\ = ( \dc|select_op\(2) & ( \dm|counter\(1) ) ) # ( !\dc|select_op\(2) & ( ((\dc|select_op\(1) & (\dc|select_op\(0) & \dm|counter\(0)))) # (\dm|counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(1),
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_counter\(0),
	datad => \dm|ALT_INV_counter\(1),
	dataf => \dc|ALT_INV_select_op\(2),
	combout => \dm|counter~0_combout\);

-- Location: FF_X34_Y28_N50
\dm|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|counter~0_combout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|counter\(1));

-- Location: LABCELL_X33_Y27_N0
\dm|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add3~1_combout\ = ( !\SW[0]~input_o\ & ( (\p2|Add1~1_sumout\ & (\p2|Add1~5_sumout\ & ((!\p2|p_out[1]~1_combout\) # ((!\p2|p_out[1]~0_combout\))))) ) ) # ( \SW[0]~input_o\ & ( ((\p2|Add0~1_sumout\ & (\p2|Add0~5_sumout\ & ((!\p2|p_out[1]~1_combout\) # 
-- (!\p2|p_out[1]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000010000000000000000000000011000000100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~1_combout\,
	datab => \p2|ALT_INV_Add1~1_sumout\,
	datac => \p2|ALT_INV_Add0~1_sumout\,
	datad => \p2|ALT_INV_p_out[1]~0_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \p2|ALT_INV_Add0~5_sumout\,
	datag => \p2|ALT_INV_Add1~5_sumout\,
	combout => \dm|Add3~1_combout\);

-- Location: MLABCELL_X34_Y27_N57
\dm|LessThan3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~8_combout\ = ( \p2|p_out[6]~7_combout\ & ( !\dm|yout\(6) & ( (!\p2|p_out[5]~6_combout\) # ((!\p2|p_out[4]~5_combout\ & ((!\p2|p_out[3]~4_combout\) # (!\dm|Add3~1_combout\)))) ) ) ) # ( !\p2|p_out[6]~7_combout\ & ( !\dm|yout\(6) & ( 
-- (\p2|p_out[5]~6_combout\ & (((\p2|p_out[3]~4_combout\ & \dm|Add3~1_combout\)) # (\p2|p_out[4]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110011111111101100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[3]~4_combout\,
	datab => \p2|ALT_INV_p_out[5]~6_combout\,
	datac => \dm|ALT_INV_Add3~1_combout\,
	datad => \p2|ALT_INV_p_out[4]~5_combout\,
	datae => \p2|ALT_INV_p_out[6]~7_combout\,
	dataf => \dm|ALT_INV_yout\(6),
	combout => \dm|LessThan3~8_combout\);

-- Location: LABCELL_X35_Y26_N6
\p2|p_out[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p2|p_out[1]~8_combout\ = ( !\SW[0]~input_o\ & ( \p2r|pos_out\(2) & ( (\p2r|pos_out\(6) & (\p2r|pos_out\(5) & (\p2|p_out[1]~1_combout\ & \p2r|pos_out\(0)))) ) ) ) # ( \SW[0]~input_o\ & ( !\p2r|pos_out\(2) & ( (!\p2r|pos_out\(6) & (!\p2r|pos_out\(5) & 
-- (\p2|p_out[1]~1_combout\ & !\p2r|pos_out\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2r|ALT_INV_pos_out\(6),
	datab => \p2r|ALT_INV_pos_out\(5),
	datac => \p2|ALT_INV_p_out[1]~1_combout\,
	datad => \p2r|ALT_INV_pos_out\(0),
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \p2r|ALT_INV_pos_out\(2),
	combout => \p2|p_out[1]~8_combout\);

-- Location: LABCELL_X35_Y28_N33
\dm|yout[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~2_combout\ = ( \dc|select_op\(1) & ( (!\dc|WideOr10~combout\ & !\dc|select_op\(0)) ) ) # ( !\dc|select_op\(1) & ( !\dc|WideOr10~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_WideOr10~combout\,
	datad => \dc|ALT_INV_select_op\(0),
	dataf => \dc|ALT_INV_select_op\(1),
	combout => \dm|yout[4]~2_combout\);

-- Location: LABCELL_X35_Y28_N0
\dm|yout[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~1_combout\ = ( \dc|select_op\(0) & ( !\dc|WideOr10~combout\ ) ) # ( !\dc|select_op\(0) & ( (!\dc|select_op\(1) & !\dc|WideOr10~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_select_op\(1),
	datad => \dc|ALT_INV_WideOr10~combout\,
	dataf => \dc|ALT_INV_select_op\(0),
	combout => \dm|yout[4]~1_combout\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X43_Y29_N0
\p1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~25_sumout\ = SUM(( \p1r|pos_out\(0) ) + ( VCC ) + ( !VCC ))
-- \p1|Add0~26\ = CARRY(( \p1r|pos_out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(0),
	cin => GND,
	sumout => \p1|Add0~25_sumout\,
	cout => \p1|Add0~26\);

-- Location: LABCELL_X43_Y29_N30
\p1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~25_sumout\ = SUM(( \p1r|pos_out\(0) ) + ( VCC ) + ( !VCC ))
-- \p1|Add1~26\ = CARRY(( \p1r|pos_out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(0),
	cin => GND,
	sumout => \p1|Add1~25_sumout\,
	cout => \p1|Add1~26\);

-- Location: LABCELL_X42_Y29_N57
\p1|p_out[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[0]~9_combout\ = ( \p1|Add0~25_sumout\ & ( \p1|Add1~25_sumout\ & ( (!\p1|p_out[1]~0_combout\) # ((!\SW[9]~input_o\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\))) ) ) ) # ( !\p1|Add0~25_sumout\ & ( \p1|Add1~25_sumout\ & ( 
-- !\SW[9]~input_o\ ) ) ) # ( \p1|Add0~25_sumout\ & ( !\p1|Add1~25_sumout\ & ( !\SW[9]~input_o\ $ (((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) ) # ( !\p1|Add0~25_sumout\ & ( !\p1|Add1~25_sumout\ & ( 
-- (\p1|p_out[1]~0_combout\ & (!\SW[9]~input_o\ & ((\p1|p_out[1]~1_combout\) # (\p1|p_out[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000000000001111111100011111111000000001111111111111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~2_combout\,
	datab => \p1|ALT_INV_p_out[1]~1_combout\,
	datac => \p1|ALT_INV_p_out[1]~0_combout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \p1|ALT_INV_Add0~25_sumout\,
	dataf => \p1|ALT_INV_Add1~25_sumout\,
	combout => \p1|p_out[0]~9_combout\);

-- Location: FF_X42_Y29_N59
\p1r|pos_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p1|p_out[0]~9_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(0));

-- Location: LABCELL_X43_Y29_N3
\p1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~1_sumout\ = SUM(( \p1r|pos_out\(1) ) + ( VCC ) + ( \p1|Add0~26\ ))
-- \p1|Add0~2\ = CARRY(( \p1r|pos_out\(1) ) + ( VCC ) + ( \p1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(1),
	cin => \p1|Add0~26\,
	sumout => \p1|Add0~1_sumout\,
	cout => \p1|Add0~2\);

-- Location: LABCELL_X43_Y29_N33
\p1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~1_sumout\ = SUM(( \p1r|pos_out\(1) ) + ( GND ) + ( \p1|Add1~26\ ))
-- \p1|Add1~2\ = CARRY(( \p1r|pos_out\(1) ) + ( GND ) + ( \p1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(1),
	cin => \p1|Add1~26\,
	sumout => \p1|Add1~1_sumout\,
	cout => \p1|Add1~2\);

-- Location: LABCELL_X42_Y29_N9
\p1|p_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[1]~3_combout\ = ( \p1|Add0~1_sumout\ & ( \p1|Add1~1_sumout\ & ( (!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)) ) ) ) # ( !\p1|Add0~1_sumout\ & ( \p1|Add1~1_sumout\ & ( (!\SW[9]~input_o\ & 
-- ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) ) # ( \p1|Add0~1_sumout\ & ( !\p1|Add1~1_sumout\ & ( (\SW[9]~input_o\ & ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111100011111000000000001111100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~2_combout\,
	datab => \p1|ALT_INV_p_out[1]~1_combout\,
	datac => \p1|ALT_INV_p_out[1]~0_combout\,
	datad => \ALT_INV_SW[9]~input_o\,
	datae => \p1|ALT_INV_Add0~1_sumout\,
	dataf => \p1|ALT_INV_Add1~1_sumout\,
	combout => \p1|p_out[1]~3_combout\);

-- Location: FF_X42_Y29_N29
\p1r|pos_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \p1|p_out[1]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(1));

-- Location: LABCELL_X43_Y29_N6
\p1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~5_sumout\ = SUM(( \p1r|pos_out\(2) ) + ( VCC ) + ( \p1|Add0~2\ ))
-- \p1|Add0~6\ = CARRY(( \p1r|pos_out\(2) ) + ( VCC ) + ( \p1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(2),
	cin => \p1|Add0~2\,
	sumout => \p1|Add0~5_sumout\,
	cout => \p1|Add0~6\);

-- Location: LABCELL_X43_Y29_N36
\p1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~5_sumout\ = SUM(( \p1r|pos_out\(2) ) + ( GND ) + ( \p1|Add1~2\ ))
-- \p1|Add1~6\ = CARRY(( \p1r|pos_out\(2) ) + ( GND ) + ( \p1|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(2),
	cin => \p1|Add1~2\,
	sumout => \p1|Add1~5_sumout\,
	cout => \p1|Add1~6\);

-- Location: LABCELL_X42_Y29_N0
\p1|p_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[2]~4_combout\ = ( \p1|Add0~5_sumout\ & ( \p1|Add1~5_sumout\ & ( (!\SW[9]~input_o\) # ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\))) ) ) ) # ( !\p1|Add0~5_sumout\ & ( \p1|Add1~5_sumout\ & ( !\SW[9]~input_o\ 
-- ) ) ) # ( \p1|Add0~5_sumout\ & ( !\p1|Add1~5_sumout\ & ( !\SW[9]~input_o\ $ (((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) ) # ( !\p1|Add0~5_sumout\ & ( !\p1|Add1~5_sumout\ & ( (!\SW[9]~input_o\ & 
-- (\p1|p_out[1]~0_combout\ & ((\p1|p_out[1]~1_combout\) # (\p1|p_out[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010010101100110011010101010101010101111111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~0_combout\,
	datac => \p1|ALT_INV_p_out[1]~2_combout\,
	datad => \p1|ALT_INV_p_out[1]~1_combout\,
	datae => \p1|ALT_INV_Add0~5_sumout\,
	dataf => \p1|ALT_INV_Add1~5_sumout\,
	combout => \p1|p_out[2]~4_combout\);

-- Location: LABCELL_X40_Y29_N51
\p1r|pos_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1r|pos_out~2_combout\ = ( \p1|p_out[2]~4_combout\ ) # ( !\p1|p_out[2]~4_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datae => \p1|ALT_INV_p_out[2]~4_combout\,
	combout => \p1r|pos_out~2_combout\);

-- Location: FF_X40_Y29_N53
\p1r|pos_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p1r|pos_out~2_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(2));

-- Location: LABCELL_X43_Y29_N24
\p1|p_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[1]~1_combout\ = ( !\p1r|pos_out\(2) & ( (\SW[9]~input_o\ & (!\p1r|pos_out\(6) & (!\p1r|pos_out\(0) & !\p1r|pos_out\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1r|ALT_INV_pos_out\(6),
	datac => \p1r|ALT_INV_pos_out\(0),
	datad => \p1r|ALT_INV_pos_out\(5),
	dataf => \p1r|ALT_INV_pos_out\(2),
	combout => \p1|p_out[1]~1_combout\);

-- Location: LABCELL_X43_Y29_N9
\p1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~9_sumout\ = SUM(( \p1r|pos_out\(3) ) + ( VCC ) + ( \p1|Add0~6\ ))
-- \p1|Add0~10\ = CARRY(( \p1r|pos_out\(3) ) + ( VCC ) + ( \p1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(3),
	cin => \p1|Add0~6\,
	sumout => \p1|Add0~9_sumout\,
	cout => \p1|Add0~10\);

-- Location: LABCELL_X43_Y29_N39
\p1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~9_sumout\ = SUM(( \p1r|pos_out\(3) ) + ( GND ) + ( \p1|Add1~6\ ))
-- \p1|Add1~10\ = CARRY(( \p1r|pos_out\(3) ) + ( GND ) + ( \p1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(3),
	cin => \p1|Add1~6\,
	sumout => \p1|Add1~9_sumout\,
	cout => \p1|Add1~10\);

-- Location: LABCELL_X42_Y29_N24
\p1|p_out[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[3]~5_combout\ = ( \p1|Add0~9_sumout\ & ( \p1|Add1~9_sumout\ & ( (!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)) ) ) ) # ( !\p1|Add0~9_sumout\ & ( \p1|Add1~9_sumout\ & ( (!\SW[9]~input_o\ & 
-- ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) ) # ( \p1|Add0~9_sumout\ & ( !\p1|Add1~9_sumout\ & ( (\SW[9]~input_o\ & ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100000110011100000110000001110111011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~2_combout\,
	datab => \p1|ALT_INV_p_out[1]~0_combout\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \p1|ALT_INV_p_out[1]~1_combout\,
	datae => \p1|ALT_INV_Add0~9_sumout\,
	dataf => \p1|ALT_INV_Add1~9_sumout\,
	combout => \p1|p_out[3]~5_combout\);

-- Location: LABCELL_X40_Y29_N15
\p1r|pos_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1r|pos_out~0_combout\ = ( \p1|p_out[3]~5_combout\ ) # ( !\p1|p_out[3]~5_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \p1|ALT_INV_p_out[3]~5_combout\,
	combout => \p1r|pos_out~0_combout\);

-- Location: FF_X40_Y29_N17
\p1r|pos_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p1r|pos_out~0_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(3));

-- Location: LABCELL_X43_Y29_N12
\p1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~13_sumout\ = SUM(( \p1r|pos_out\(4) ) + ( VCC ) + ( \p1|Add0~10\ ))
-- \p1|Add0~14\ = CARRY(( \p1r|pos_out\(4) ) + ( VCC ) + ( \p1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(4),
	cin => \p1|Add0~10\,
	sumout => \p1|Add0~13_sumout\,
	cout => \p1|Add0~14\);

-- Location: LABCELL_X43_Y29_N42
\p1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~13_sumout\ = SUM(( \p1r|pos_out\(4) ) + ( GND ) + ( \p1|Add1~10\ ))
-- \p1|Add1~14\ = CARRY(( \p1r|pos_out\(4) ) + ( GND ) + ( \p1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(4),
	cin => \p1|Add1~10\,
	sumout => \p1|Add1~13_sumout\,
	cout => \p1|Add1~14\);

-- Location: LABCELL_X42_Y29_N6
\p1|p_out[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[4]~6_combout\ = ( \p1|Add0~13_sumout\ & ( \p1|Add1~13_sumout\ & ( (!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)) ) ) ) # ( !\p1|Add0~13_sumout\ & ( \p1|Add1~13_sumout\ & ( (!\SW[9]~input_o\ & 
-- ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) ) # ( \p1|Add0~13_sumout\ & ( !\p1|Add1~13_sumout\ & ( (\SW[9]~input_o\ & ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000100011110000100000001111111110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~2_combout\,
	datab => \p1|ALT_INV_p_out[1]~1_combout\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \p1|ALT_INV_p_out[1]~0_combout\,
	datae => \p1|ALT_INV_Add0~13_sumout\,
	dataf => \p1|ALT_INV_Add1~13_sumout\,
	combout => \p1|p_out[4]~6_combout\);

-- Location: LABCELL_X40_Y29_N12
\p1r|pos_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1r|pos_out~1_combout\ = ( \p1|p_out[4]~6_combout\ ) # ( !\p1|p_out[4]~6_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \p1|ALT_INV_p_out[4]~6_combout\,
	combout => \p1r|pos_out~1_combout\);

-- Location: FF_X40_Y29_N14
\p1r|pos_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p1r|pos_out~1_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(4));

-- Location: LABCELL_X40_Y29_N6
\p1|p_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[1]~0_combout\ = ( !\p1r|pos_out\(1) & ( !\p1r|pos_out\(3) & ( !\p1r|pos_out\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1r|ALT_INV_pos_out\(4),
	datae => \p1r|ALT_INV_pos_out\(1),
	dataf => \p1r|ALT_INV_pos_out\(3),
	combout => \p1|p_out[1]~0_combout\);

-- Location: LABCELL_X43_Y29_N15
\p1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~17_sumout\ = SUM(( \p1r|pos_out\(5) ) + ( VCC ) + ( \p1|Add0~14\ ))
-- \p1|Add0~18\ = CARRY(( \p1r|pos_out\(5) ) + ( VCC ) + ( \p1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(5),
	cin => \p1|Add0~14\,
	sumout => \p1|Add0~17_sumout\,
	cout => \p1|Add0~18\);

-- Location: LABCELL_X43_Y29_N45
\p1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~17_sumout\ = SUM(( \p1r|pos_out\(5) ) + ( GND ) + ( \p1|Add1~14\ ))
-- \p1|Add1~18\ = CARRY(( \p1r|pos_out\(5) ) + ( GND ) + ( \p1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(5),
	cin => \p1|Add1~14\,
	sumout => \p1|Add1~17_sumout\,
	cout => \p1|Add1~18\);

-- Location: LABCELL_X42_Y29_N3
\p1|p_out[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[5]~7_combout\ = ( \p1|Add0~17_sumout\ & ( \p1|Add1~17_sumout\ & ( (!\SW[9]~input_o\) # ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~1_combout\ & !\p1|p_out[1]~2_combout\))) ) ) ) # ( !\p1|Add0~17_sumout\ & ( \p1|Add1~17_sumout\ & ( 
-- !\SW[9]~input_o\ ) ) ) # ( \p1|Add0~17_sumout\ & ( !\p1|Add1~17_sumout\ & ( !\SW[9]~input_o\ $ (((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~1_combout\ & !\p1|p_out[1]~2_combout\)))) ) ) ) # ( !\p1|Add0~17_sumout\ & ( !\p1|Add1~17_sumout\ & ( 
-- (!\SW[9]~input_o\ & (\p1|p_out[1]~0_combout\ & ((\p1|p_out[1]~2_combout\) # (\p1|p_out[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100010010101100110011010101010101010101111111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~0_combout\,
	datac => \p1|ALT_INV_p_out[1]~1_combout\,
	datad => \p1|ALT_INV_p_out[1]~2_combout\,
	datae => \p1|ALT_INV_Add0~17_sumout\,
	dataf => \p1|ALT_INV_Add1~17_sumout\,
	combout => \p1|p_out[5]~7_combout\);

-- Location: LABCELL_X40_Y29_N42
\p1r|pos_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1r|pos_out~3_combout\ = ( \p1|p_out[5]~7_combout\ ) # ( !\p1|p_out[5]~7_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datae => \p1|ALT_INV_p_out[5]~7_combout\,
	combout => \p1r|pos_out~3_combout\);

-- Location: FF_X40_Y29_N44
\p1r|pos_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \p1r|pos_out~3_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(5));

-- Location: LABCELL_X43_Y29_N27
\p1|p_out[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[1]~2_combout\ = ( \p1r|pos_out\(2) & ( (!\SW[9]~input_o\ & (\p1r|pos_out\(6) & (\p1r|pos_out\(5) & \p1r|pos_out\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1r|ALT_INV_pos_out\(6),
	datac => \p1r|ALT_INV_pos_out\(5),
	datad => \p1r|ALT_INV_pos_out\(0),
	dataf => \p1r|ALT_INV_pos_out\(2),
	combout => \p1|p_out[1]~2_combout\);

-- Location: LABCELL_X43_Y29_N18
\p1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add0~21_sumout\ = SUM(( \p1r|pos_out\(6) ) + ( VCC ) + ( \p1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(6),
	cin => \p1|Add0~18\,
	sumout => \p1|Add0~21_sumout\);

-- Location: LABCELL_X43_Y29_N48
\p1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|Add1~21_sumout\ = SUM(( \p1r|pos_out\(6) ) + ( GND ) + ( \p1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1r|ALT_INV_pos_out\(6),
	cin => \p1|Add1~18\,
	sumout => \p1|Add1~21_sumout\);

-- Location: LABCELL_X42_Y29_N54
\p1|p_out[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[6]~8_combout\ = ( \p1|Add0~21_sumout\ & ( \p1|Add1~21_sumout\ & ( (!\SW[9]~input_o\) # ((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\))) ) ) ) # ( !\p1|Add0~21_sumout\ & ( \p1|Add1~21_sumout\ & ( 
-- !\SW[9]~input_o\ ) ) ) # ( \p1|Add0~21_sumout\ & ( !\p1|Add1~21_sumout\ & ( !\SW[9]~input_o\ $ (((!\p1|p_out[1]~0_combout\) # ((!\p1|p_out[1]~2_combout\ & !\p1|p_out[1]~1_combout\)))) ) ) ) # ( !\p1|Add0~21_sumout\ & ( !\p1|Add1~21_sumout\ & ( 
-- (!\SW[9]~input_o\ & (\p1|p_out[1]~0_combout\ & ((\p1|p_out[1]~1_combout\) # (\p1|p_out[1]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110000000011110111100011110000111100001111111111111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~2_combout\,
	datab => \p1|ALT_INV_p_out[1]~1_combout\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \p1|ALT_INV_p_out[1]~0_combout\,
	datae => \p1|ALT_INV_Add0~21_sumout\,
	dataf => \p1|ALT_INV_Add1~21_sumout\,
	combout => \p1|p_out[6]~8_combout\);

-- Location: FF_X42_Y29_N17
\p1r|pos_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \p1|p_out[6]~8_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p1r|pos_out\(6));

-- Location: LABCELL_X43_Y29_N54
\p1|p_out[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \p1|p_out[1]~10_combout\ = ( \p1r|pos_out\(0) & ( \p1r|pos_out\(2) & ( (\p1r|pos_out\(6) & (\p1|p_out[1]~0_combout\ & (!\SW[9]~input_o\ & \p1r|pos_out\(5)))) ) ) ) # ( !\p1r|pos_out\(0) & ( !\p1r|pos_out\(2) & ( (!\p1r|pos_out\(6) & 
-- (\p1|p_out[1]~0_combout\ & (\SW[9]~input_o\ & !\p1r|pos_out\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1r|ALT_INV_pos_out\(6),
	datab => \p1|ALT_INV_p_out[1]~0_combout\,
	datac => \ALT_INV_SW[9]~input_o\,
	datad => \p1r|ALT_INV_pos_out\(5),
	datae => \p1r|ALT_INV_pos_out\(0),
	dataf => \p1r|ALT_INV_pos_out\(2),
	combout => \p1|p_out[1]~10_combout\);

-- Location: LABCELL_X42_Y29_N30
\bl|Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~29_sumout\ = SUM(( \p1|p_out[0]~9_combout\ ) + ( VCC ) + ( !VCC ))
-- \bl|Add5~30\ = CARRY(( \p1|p_out[0]~9_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p1|ALT_INV_p_out[0]~9_combout\,
	cin => GND,
	sumout => \bl|Add5~29_sumout\,
	cout => \bl|Add5~30\);

-- Location: LABCELL_X42_Y29_N33
\bl|Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~25_sumout\ = SUM(( VCC ) + ( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & ((\p1|Add1~1_sumout\))) # (\SW[9]~input_o\ & (\p1|Add0~1_sumout\)))) ) + ( \bl|Add5~30\ ))
-- \bl|Add5~26\ = CARRY(( VCC ) + ( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & ((\p1|Add1~1_sumout\))) # (\SW[9]~input_o\ & (\p1|Add0~1_sumout\)))) ) + ( \bl|Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110111001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~10_combout\,
	datac => \p1|ALT_INV_Add0~1_sumout\,
	dataf => \p1|ALT_INV_Add1~1_sumout\,
	cin => \bl|Add5~30\,
	sumout => \bl|Add5~25_sumout\,
	cout => \bl|Add5~26\);

-- Location: LABCELL_X42_Y29_N36
\bl|Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~21_sumout\ = SUM(( \p1|p_out[2]~4_combout\ ) + ( VCC ) + ( \bl|Add5~26\ ))
-- \bl|Add5~22\ = CARRY(( \p1|p_out[2]~4_combout\ ) + ( VCC ) + ( \bl|Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_p_out[2]~4_combout\,
	cin => \bl|Add5~26\,
	sumout => \bl|Add5~21_sumout\,
	cout => \bl|Add5~22\);

-- Location: LABCELL_X42_Y29_N39
\bl|Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~17_sumout\ = SUM(( VCC ) + ( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & ((\p1|Add1~9_sumout\))) # (\SW[9]~input_o\ & (\p1|Add0~9_sumout\)))) ) + ( \bl|Add5~22\ ))
-- \bl|Add5~18\ = CARRY(( VCC ) + ( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & ((\p1|Add1~9_sumout\))) # (\SW[9]~input_o\ & (\p1|Add0~9_sumout\)))) ) + ( \bl|Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110111001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~10_combout\,
	datac => \p1|ALT_INV_Add0~9_sumout\,
	dataf => \p1|ALT_INV_Add1~9_sumout\,
	cin => \bl|Add5~22\,
	sumout => \bl|Add5~17_sumout\,
	cout => \bl|Add5~18\);

-- Location: LABCELL_X37_Y29_N3
\br|ball_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|ball_out~2_combout\ = ( \bl|ball_out[3]~10_combout\ ) # ( !\bl|ball_out[3]~10_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \bl|ALT_INV_ball_out[3]~10_combout\,
	combout => \br|ball_out~2_combout\);

-- Location: FF_X37_Y29_N5
\br|ball_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|ball_out~2_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(3));

-- Location: LABCELL_X40_Y27_N30
\bl|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~25_sumout\ = SUM(( !\br|ball_out\(0) $ (!\br|speed_out\(3)) ) + ( !VCC ) + ( !VCC ))
-- \bl|Add3~26\ = CARRY(( !\br|ball_out\(0) $ (!\br|speed_out\(3)) ) + ( !VCC ) + ( !VCC ))
-- \bl|Add3~27\ = SHARE((!\br|speed_out\(3)) # (\br|ball_out\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_ball_out\(0),
	datac => \br|ALT_INV_speed_out\(3),
	cin => GND,
	sharein => GND,
	sumout => \bl|Add3~25_sumout\,
	cout => \bl|Add3~26\,
	shareout => \bl|Add3~27\);

-- Location: MLABCELL_X39_Y27_N30
\bl|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~25_sumout\ = SUM(( \br|speed_out\(3) ) + ( \br|ball_out\(0) ) + ( !VCC ))
-- \bl|Add1~26\ = CARRY(( \br|speed_out\(3) ) + ( \br|ball_out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(0),
	datad => \br|ALT_INV_speed_out\(3),
	cin => GND,
	sumout => \bl|Add1~25_sumout\,
	cout => \bl|Add1~26\);

-- Location: MLABCELL_X39_Y27_N6
\bl|ball_out[0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[0]~16_combout\ = ( \bl|win~2_combout\ & ( \br|ball_out\(0) & ( (!\bl|ball_out[6]~9_combout\ & (!\bl|ball_out[6]~8_combout\ & (\bl|Add3~25_sumout\))) # (\bl|ball_out[6]~9_combout\ & (((\bl|Add1~25_sumout\)) # (\bl|ball_out[6]~8_combout\))) ) ) 
-- ) # ( \bl|win~2_combout\ & ( !\br|ball_out\(0) & ( (!\bl|ball_out[6]~8_combout\ & ((!\bl|ball_out[6]~9_combout\ & (\bl|Add3~25_sumout\)) # (\bl|ball_out[6]~9_combout\ & ((\bl|Add1~25_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000100110000000000000000000001100101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_ball_out[6]~9_combout\,
	datab => \bl|ALT_INV_ball_out[6]~8_combout\,
	datac => \bl|ALT_INV_Add3~25_sumout\,
	datad => \bl|ALT_INV_Add1~25_sumout\,
	datae => \bl|ALT_INV_win~2_combout\,
	dataf => \br|ALT_INV_ball_out\(0),
	combout => \bl|ball_out[0]~16_combout\);

-- Location: FF_X40_Y27_N41
\br|ball_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[0]~16_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(0));

-- Location: MLABCELL_X39_Y27_N33
\bl|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~17_sumout\ = SUM(( \br|ball_out\(1) ) + ( \br|speed_out\(4) ) + ( \bl|Add1~26\ ))
-- \bl|Add1~18\ = CARRY(( \br|ball_out\(1) ) + ( \br|speed_out\(4) ) + ( \bl|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(1),
	datac => \br|ALT_INV_speed_out\(4),
	cin => \bl|Add1~26\,
	sumout => \bl|Add1~17_sumout\,
	cout => \bl|Add1~18\);

-- Location: LABCELL_X40_Y27_N33
\bl|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~21_sumout\ = SUM(( !\br|ball_out\(1) $ (\br|speed_out\(4)) ) + ( \bl|Add3~27\ ) + ( \bl|Add3~26\ ))
-- \bl|Add3~22\ = CARRY(( !\br|ball_out\(1) $ (\br|speed_out\(4)) ) + ( \bl|Add3~27\ ) + ( \bl|Add3~26\ ))
-- \bl|Add3~23\ = SHARE((\br|ball_out\(1) & !\br|speed_out\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(1),
	datac => \br|ALT_INV_speed_out\(4),
	cin => \bl|Add3~26\,
	sharein => \bl|Add3~27\,
	sumout => \bl|Add3~21_sumout\,
	cout => \bl|Add3~22\,
	shareout => \bl|Add3~23\);

-- Location: LABCELL_X40_Y27_N12
\bl|ball_out[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[1]~15_combout\ = ( \bl|win~2_combout\ & ( \bl|Add3~21_sumout\ & ( (!\bl|ball_out[6]~9_combout\) # ((!\bl|ball_out[6]~8_combout\ & ((\bl|Add1~17_sumout\))) # (\bl|ball_out[6]~8_combout\ & (\br|ball_out\(1)))) ) ) ) # ( !\bl|win~2_combout\ & ( 
-- \bl|Add3~21_sumout\ ) ) # ( \bl|win~2_combout\ & ( !\bl|Add3~21_sumout\ & ( (!\bl|ball_out[6]~8_combout\ & (\bl|ball_out[6]~9_combout\ & ((\bl|Add1~17_sumout\)))) # (\bl|ball_out[6]~8_combout\ & ((!\bl|ball_out[6]~9_combout\) # ((\br|ball_out\(1))))) ) ) 
-- ) # ( !\bl|win~2_combout\ & ( !\bl|Add3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010001010110011111111111111111111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_ball_out[6]~8_combout\,
	datab => \bl|ALT_INV_ball_out[6]~9_combout\,
	datac => \br|ALT_INV_ball_out\(1),
	datad => \bl|ALT_INV_Add1~17_sumout\,
	datae => \bl|ALT_INV_win~2_combout\,
	dataf => \bl|ALT_INV_Add3~21_sumout\,
	combout => \bl|ball_out[1]~15_combout\);

-- Location: FF_X40_Y27_N53
\br|ball_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[1]~15_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(1));

-- Location: MLABCELL_X39_Y27_N36
\bl|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~21_sumout\ = SUM(( \br|ball_out\(2) ) + ( GND ) + ( \bl|Add1~18\ ))
-- \bl|Add1~22\ = CARRY(( \br|ball_out\(2) ) + ( GND ) + ( \bl|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(2),
	cin => \bl|Add1~18\,
	sumout => \bl|Add1~21_sumout\,
	cout => \bl|Add1~22\);

-- Location: LABCELL_X40_Y27_N36
\bl|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~17_sumout\ = SUM(( !\br|ball_out\(2) ) + ( \bl|Add3~23\ ) + ( \bl|Add3~22\ ))
-- \bl|Add3~18\ = CARRY(( !\br|ball_out\(2) ) + ( \bl|Add3~23\ ) + ( \bl|Add3~22\ ))
-- \bl|Add3~19\ = SHARE(\br|ball_out\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(2),
	cin => \bl|Add3~22\,
	sharein => \bl|Add3~23\,
	sumout => \bl|Add3~17_sumout\,
	cout => \bl|Add3~18\,
	shareout => \bl|Add3~19\);

-- Location: MLABCELL_X39_Y27_N0
\bl|ball_out[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[2]~14_combout\ = ( \br|ball_out\(2) & ( \bl|ball_out[6]~8_combout\ & ( \bl|win~2_combout\ ) ) ) # ( !\br|ball_out\(2) & ( \bl|ball_out[6]~8_combout\ & ( (\bl|win~2_combout\ & !\bl|ball_out[6]~9_combout\) ) ) ) # ( \br|ball_out\(2) & ( 
-- !\bl|ball_out[6]~8_combout\ & ( (\bl|win~2_combout\ & ((!\bl|ball_out[6]~9_combout\ & ((\bl|Add3~17_sumout\))) # (\bl|ball_out[6]~9_combout\ & (\bl|Add1~21_sumout\)))) ) ) ) # ( !\br|ball_out\(2) & ( !\bl|ball_out[6]~8_combout\ & ( (\bl|win~2_combout\ & 
-- ((!\bl|ball_out[6]~9_combout\ & ((\bl|Add3~17_sumout\))) # (\bl|ball_out[6]~9_combout\ & (\bl|Add1~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000000010011000100110000001100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add1~21_sumout\,
	datab => \bl|ALT_INV_win~2_combout\,
	datac => \bl|ALT_INV_ball_out[6]~9_combout\,
	datad => \bl|ALT_INV_Add3~17_sumout\,
	datae => \br|ALT_INV_ball_out\(2),
	dataf => \bl|ALT_INV_ball_out[6]~8_combout\,
	combout => \bl|ball_out[2]~14_combout\);

-- Location: LABCELL_X37_Y29_N9
\br|ball_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|ball_out~5_combout\ = ( \bl|ball_out[2]~14_combout\ ) # ( !\bl|ball_out[2]~14_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datae => \bl|ALT_INV_ball_out[2]~14_combout\,
	combout => \br|ball_out~5_combout\);

-- Location: FF_X37_Y29_N11
\br|ball_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|ball_out~5_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(2));

-- Location: LABCELL_X43_Y27_N30
\bl|Add0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add0~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \bl|Add0~22_cout\);

-- Location: LABCELL_X43_Y27_N33
\bl|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add0~17_sumout\ = SUM(( \bl|Add5~29_sumout\ ) + ( !\br|ball_out\(0) ) + ( \bl|Add0~22_cout\ ))
-- \bl|Add0~18\ = CARRY(( \bl|Add5~29_sumout\ ) + ( !\br|ball_out\(0) ) + ( \bl|Add0~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add5~29_sumout\,
	dataf => \br|ALT_INV_ball_out\(0),
	cin => \bl|Add0~22_cout\,
	sumout => \bl|Add0~17_sumout\,
	cout => \bl|Add0~18\);

-- Location: LABCELL_X43_Y27_N36
\bl|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add0~13_sumout\ = SUM(( !\br|ball_out\(1) ) + ( \bl|Add5~25_sumout\ ) + ( \bl|Add0~18\ ))
-- \bl|Add0~14\ = CARRY(( !\br|ball_out\(1) ) + ( \bl|Add5~25_sumout\ ) + ( \bl|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(1),
	datac => \bl|ALT_INV_Add5~25_sumout\,
	cin => \bl|Add0~18\,
	sumout => \bl|Add0~13_sumout\,
	cout => \bl|Add0~14\);

-- Location: LABCELL_X43_Y27_N39
\bl|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add0~9_sumout\ = SUM(( !\br|ball_out\(2) ) + ( \bl|Add5~21_sumout\ ) + ( \bl|Add0~14\ ))
-- \bl|Add0~10\ = CARRY(( !\br|ball_out\(2) ) + ( \bl|Add5~21_sumout\ ) + ( \bl|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_Add5~21_sumout\,
	datad => \br|ALT_INV_ball_out\(2),
	cin => \bl|Add0~14\,
	sumout => \bl|Add0~9_sumout\,
	cout => \bl|Add0~10\);

-- Location: LABCELL_X43_Y27_N42
\bl|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add0~5_sumout\ = SUM(( !\br|ball_out\(3) ) + ( \bl|Add5~17_sumout\ ) + ( \bl|Add0~10\ ))
-- \bl|Add0~6\ = CARRY(( !\br|ball_out\(3) ) + ( \bl|Add5~17_sumout\ ) + ( \bl|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Add5~17_sumout\,
	datac => \br|ALT_INV_ball_out\(3),
	cin => \bl|Add0~10\,
	sumout => \bl|Add0~5_sumout\,
	cout => \bl|Add0~6\);

-- Location: LABCELL_X42_Y29_N42
\bl|Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~1_sumout\ = SUM(( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & ((\p1|Add1~13_sumout\))) # (\SW[9]~input_o\ & (\p1|Add0~13_sumout\)))) ) + ( GND ) + ( \bl|Add5~18\ ))
-- \bl|Add5~2\ = CARRY(( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & ((\p1|Add1~13_sumout\))) # (\SW[9]~input_o\ & (\p1|Add0~13_sumout\)))) ) + ( GND ) + ( \bl|Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~10_combout\,
	datac => \p1|ALT_INV_Add0~13_sumout\,
	datad => \p1|ALT_INV_Add1~13_sumout\,
	cin => \bl|Add5~18\,
	sumout => \bl|Add5~1_sumout\,
	cout => \bl|Add5~2\);

-- Location: LABCELL_X43_Y27_N45
\bl|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add0~1_sumout\ = SUM(( !\br|ball_out\(4) ) + ( \bl|Add5~1_sumout\ ) + ( \bl|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add5~1_sumout\,
	datac => \br|ALT_INV_ball_out\(4),
	cin => \bl|Add0~6\,
	sumout => \bl|Add0~1_sumout\);

-- Location: LABCELL_X43_Y28_N18
\bl|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan5~0_combout\ = ( \bl|Add0~1_sumout\ & ( (\br|speed_out\(4) & (!\br|speed_out\(3) $ (\bl|Add0~5_sumout\))) ) ) # ( !\bl|Add0~1_sumout\ & ( (!\br|speed_out\(4) & (!\br|speed_out\(3) $ (\bl|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_speed_out\(3),
	datac => \br|ALT_INV_speed_out\(4),
	datad => \bl|ALT_INV_Add0~5_sumout\,
	dataf => \bl|ALT_INV_Add0~1_sumout\,
	combout => \bl|LessThan5~0_combout\);

-- Location: LABCELL_X42_Y28_N27
\br|speed_out~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~26_combout\ = ( \bl|LessThan5~0_combout\ & ( \bl|LessThan5~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_LessThan5~1_combout\,
	dataf => \bl|ALT_INV_LessThan5~0_combout\,
	combout => \br|speed_out~26_combout\);

-- Location: LABCELL_X42_Y29_N18
\bl|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan2~1_combout\ = ( \br|ball_out\(3) & ( ((!\SW[9]~input_o\ & (!\p1|Add1~9_sumout\)) # (\SW[9]~input_o\ & ((!\p1|Add0~9_sumout\)))) # (\p1|p_out[1]~10_combout\) ) ) # ( !\br|ball_out\(3) & ( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & 
-- (\p1|Add1~9_sumout\)) # (\SW[9]~input_o\ & ((\p1|Add0~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110011110111101100111111011110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~10_combout\,
	datac => \p1|ALT_INV_Add1~9_sumout\,
	datad => \p1|ALT_INV_Add0~9_sumout\,
	dataf => \br|ALT_INV_ball_out\(3),
	combout => \bl|LessThan2~1_combout\);

-- Location: LABCELL_X37_Y28_N54
\bl|always0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~14_combout\ = ( \br|ball_out\(2) & ( \br|ball_out\(1) & ( (\p1|p_out[1]~3_combout\ & (\p1|p_out[0]~9_combout\ & (!\br|ball_out\(0) & \p1|p_out[2]~4_combout\))) ) ) ) # ( !\br|ball_out\(2) & ( \br|ball_out\(1) & ( (\p1|p_out[1]~3_combout\ & 
-- (\p1|p_out[0]~9_combout\ & (!\br|ball_out\(0) & !\p1|p_out[2]~4_combout\))) ) ) ) # ( \br|ball_out\(2) & ( !\br|ball_out\(1) & ( (\p1|p_out[2]~4_combout\ & (((\p1|p_out[0]~9_combout\ & !\br|ball_out\(0))) # (\p1|p_out[1]~3_combout\))) ) ) ) # ( 
-- !\br|ball_out\(2) & ( !\br|ball_out\(1) & ( (!\p1|p_out[2]~4_combout\ & (((\p1|p_out[0]~9_combout\ & !\br|ball_out\(0))) # (\p1|p_out[1]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010100000000000000000111010100010000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~3_combout\,
	datab => \p1|ALT_INV_p_out[0]~9_combout\,
	datac => \br|ALT_INV_ball_out\(0),
	datad => \p1|ALT_INV_p_out[2]~4_combout\,
	datae => \br|ALT_INV_ball_out\(2),
	dataf => \br|ALT_INV_ball_out\(1),
	combout => \bl|always0~14_combout\);

-- Location: LABCELL_X37_Y29_N51
\bl|always0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~15_combout\ = ( \br|ball_out\(3) & ( \p1|p_out[2]~4_combout\ & ( (\p1|p_out[3]~5_combout\ & !\br|ball_out\(2)) ) ) ) # ( !\br|ball_out\(3) & ( \p1|p_out[2]~4_combout\ & ( (!\br|ball_out\(2)) # (\p1|p_out[3]~5_combout\) ) ) ) # ( 
-- !\br|ball_out\(3) & ( !\p1|p_out[2]~4_combout\ & ( \p1|p_out[3]~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000011110011111100110011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p1|ALT_INV_p_out[3]~5_combout\,
	datac => \br|ALT_INV_ball_out\(2),
	datae => \br|ALT_INV_ball_out\(3),
	dataf => \p1|ALT_INV_p_out[2]~4_combout\,
	combout => \bl|always0~15_combout\);

-- Location: MLABCELL_X39_Y27_N45
\bl|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~9_sumout\ = SUM(( \br|ball_out\(5) ) + ( GND ) + ( \bl|Add1~6\ ))
-- \bl|Add1~10\ = CARRY(( \br|ball_out\(5) ) + ( GND ) + ( \bl|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(5),
	cin => \bl|Add1~6\,
	sumout => \bl|Add1~9_sumout\,
	cout => \bl|Add1~10\);

-- Location: MLABCELL_X39_Y27_N48
\bl|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~13_sumout\ = SUM(( \br|ball_out\(6) ) + ( GND ) + ( \bl|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(6),
	cin => \bl|Add1~10\,
	sumout => \bl|Add1~13_sumout\);

-- Location: LABCELL_X40_Y27_N39
\bl|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~1_sumout\ = SUM(( !\br|ball_out\(3) ) + ( \bl|Add3~19\ ) + ( \bl|Add3~18\ ))
-- \bl|Add3~2\ = CARRY(( !\br|ball_out\(3) ) + ( \bl|Add3~19\ ) + ( \bl|Add3~18\ ))
-- \bl|Add3~3\ = SHARE(\br|ball_out\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(3),
	cin => \bl|Add3~18\,
	sharein => \bl|Add3~19\,
	sumout => \bl|Add3~1_sumout\,
	cout => \bl|Add3~2\,
	shareout => \bl|Add3~3\);

-- Location: LABCELL_X40_Y27_N42
\bl|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~5_sumout\ = SUM(( !\br|ball_out\(4) ) + ( \bl|Add3~3\ ) + ( \bl|Add3~2\ ))
-- \bl|Add3~6\ = CARRY(( !\br|ball_out\(4) ) + ( \bl|Add3~3\ ) + ( \bl|Add3~2\ ))
-- \bl|Add3~7\ = SHARE(\br|ball_out\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(4),
	cin => \bl|Add3~2\,
	sharein => \bl|Add3~3\,
	sumout => \bl|Add3~5_sumout\,
	cout => \bl|Add3~6\,
	shareout => \bl|Add3~7\);

-- Location: LABCELL_X40_Y27_N45
\bl|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~9_sumout\ = SUM(( !\br|ball_out\(5) ) + ( \bl|Add3~7\ ) + ( \bl|Add3~6\ ))
-- \bl|Add3~10\ = CARRY(( !\br|ball_out\(5) ) + ( \bl|Add3~7\ ) + ( \bl|Add3~6\ ))
-- \bl|Add3~11\ = SHARE(\br|ball_out\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(5),
	cin => \bl|Add3~6\,
	sharein => \bl|Add3~7\,
	sumout => \bl|Add3~9_sumout\,
	cout => \bl|Add3~10\,
	shareout => \bl|Add3~11\);

-- Location: LABCELL_X40_Y27_N48
\bl|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add3~13_sumout\ = SUM(( !\br|ball_out\(6) ) + ( \bl|Add3~11\ ) + ( \bl|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_ball_out\(6),
	cin => \bl|Add3~10\,
	sharein => \bl|Add3~11\,
	sumout => \bl|Add3~13_sumout\);

-- Location: MLABCELL_X39_Y27_N12
\bl|ball_out[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[6]~13_combout\ = ( \bl|Add3~13_sumout\ & ( \bl|ball_out[6]~9_combout\ & ( (\bl|win~2_combout\ & ((!\bl|ball_out[6]~8_combout\ & ((\bl|Add1~13_sumout\))) # (\bl|ball_out[6]~8_combout\ & (\br|ball_out\(6))))) ) ) ) # ( !\bl|Add3~13_sumout\ & ( 
-- \bl|ball_out[6]~9_combout\ & ( (\bl|win~2_combout\ & ((!\bl|ball_out[6]~8_combout\ & ((\bl|Add1~13_sumout\))) # (\bl|ball_out[6]~8_combout\ & (\br|ball_out\(6))))) ) ) ) # ( \bl|Add3~13_sumout\ & ( !\bl|ball_out[6]~9_combout\ & ( \bl|win~2_combout\ ) ) ) 
-- # ( !\bl|Add3~13_sumout\ & ( !\bl|ball_out[6]~9_combout\ & ( (\bl|win~2_combout\ & \bl|ball_out[6]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100110011001100000011000100010000001100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(6),
	datab => \bl|ALT_INV_win~2_combout\,
	datac => \bl|ALT_INV_Add1~13_sumout\,
	datad => \bl|ALT_INV_ball_out[6]~8_combout\,
	datae => \bl|ALT_INV_Add3~13_sumout\,
	dataf => \bl|ALT_INV_ball_out[6]~9_combout\,
	combout => \bl|ball_out[6]~13_combout\);

-- Location: FF_X33_Y27_N17
\br|ball_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[6]~13_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(6));

-- Location: LABCELL_X42_Y29_N21
\bl|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan2~0_combout\ = ( \p1|Add1~21_sumout\ & ( !\br|ball_out\(6) $ (((\SW[9]~input_o\ & ((!\p1|Add0~21_sumout\) # (\p1|p_out[1]~10_combout\))))) ) ) # ( !\p1|Add1~21_sumout\ & ( !\br|ball_out\(6) $ (((!\SW[9]~input_o\ & (!\p1|p_out[1]~10_combout\)) 
-- # (\SW[9]~input_o\ & ((!\p1|Add0~21_sumout\) # (\p1|p_out[1]~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110101101001001011010110100110100101111000011010010111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~10_combout\,
	datac => \br|ALT_INV_ball_out\(6),
	datad => \p1|ALT_INV_Add0~21_sumout\,
	dataf => \p1|ALT_INV_Add1~21_sumout\,
	combout => \bl|LessThan2~0_combout\);

-- Location: LABCELL_X40_Y27_N27
\bl|always0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~17_combout\ = ( \p1|p_out[4]~6_combout\ & ( (!\p1|p_out[5]~7_combout\ & (!\br|ball_out\(5) & !\br|ball_out\(4))) # (\p1|p_out[5]~7_combout\ & ((!\br|ball_out\(5)) # (!\br|ball_out\(4)))) ) ) # ( !\p1|p_out[4]~6_combout\ & ( 
-- (\p1|p_out[5]~7_combout\ & !\br|ball_out\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011110101010100001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[5]~7_combout\,
	datac => \br|ALT_INV_ball_out\(5),
	datad => \br|ALT_INV_ball_out\(4),
	dataf => \p1|ALT_INV_p_out[4]~6_combout\,
	combout => \bl|always0~17_combout\);

-- Location: LABCELL_X40_Y27_N24
\bl|always0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~16_combout\ = ( \p1|p_out[4]~6_combout\ & ( (\br|ball_out\(4) & (!\p1|p_out[5]~7_combout\ $ (\br|ball_out\(5)))) ) ) # ( !\p1|p_out[4]~6_combout\ & ( (!\br|ball_out\(4) & (!\p1|p_out[5]~7_combout\ $ (\br|ball_out\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[5]~7_combout\,
	datab => \br|ALT_INV_ball_out\(5),
	datac => \br|ALT_INV_ball_out\(4),
	dataf => \p1|ALT_INV_p_out[4]~6_combout\,
	combout => \bl|always0~16_combout\);

-- Location: LABCELL_X40_Y27_N54
\bl|always0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~18_combout\ = ( \bl|always0~17_combout\ & ( \bl|always0~16_combout\ & ( !\bl|LessThan2~0_combout\ ) ) ) # ( !\bl|always0~17_combout\ & ( \bl|always0~16_combout\ & ( (!\bl|LessThan2~0_combout\ & (((!\bl|LessThan2~1_combout\ & 
-- \bl|always0~14_combout\)) # (\bl|always0~15_combout\))) ) ) ) # ( \bl|always0~17_combout\ & ( !\bl|always0~16_combout\ & ( !\bl|LessThan2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000101111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_LessThan2~1_combout\,
	datab => \bl|ALT_INV_always0~14_combout\,
	datac => \bl|ALT_INV_always0~15_combout\,
	datad => \bl|ALT_INV_LessThan2~0_combout\,
	datae => \bl|ALT_INV_always0~17_combout\,
	dataf => \bl|ALT_INV_always0~16_combout\,
	combout => \bl|always0~18_combout\);

-- Location: LABCELL_X43_Y27_N24
\bl|always0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~20_combout\ = ( \bl|Add5~29_sumout\ & ( (\br|ball_out\(1) & !\bl|Add5~25_sumout\) ) ) # ( !\bl|Add5~29_sumout\ & ( (!\br|ball_out\(0) & (\br|ball_out\(1) & !\bl|Add5~25_sumout\)) # (\br|ball_out\(0) & ((!\bl|Add5~25_sumout\) # 
-- (\br|ball_out\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000101010111110000010100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(0),
	datac => \br|ALT_INV_ball_out\(1),
	datad => \bl|ALT_INV_Add5~25_sumout\,
	dataf => \bl|ALT_INV_Add5~29_sumout\,
	combout => \bl|always0~20_combout\);

-- Location: LABCELL_X43_Y27_N6
\bl|always0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~21_combout\ = ( \bl|always0~20_combout\ & ( (!\br|ball_out\(3) & (!\bl|Add5~17_sumout\ & ((!\bl|Add5~21_sumout\) # (\br|ball_out\(2))))) # (\br|ball_out\(3) & (((!\bl|Add5~21_sumout\) # (!\bl|Add5~17_sumout\)) # (\br|ball_out\(2)))) ) ) # ( 
-- !\bl|always0~20_combout\ & ( (!\br|ball_out\(3) & (\br|ball_out\(2) & (!\bl|Add5~21_sumout\ & !\bl|Add5~17_sumout\))) # (\br|ball_out\(3) & ((!\bl|Add5~17_sumout\) # ((\br|ball_out\(2) & !\bl|Add5~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100000100010011110000010011011111000011011101111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(2),
	datab => \bl|ALT_INV_Add5~21_sumout\,
	datac => \br|ALT_INV_ball_out\(3),
	datad => \bl|ALT_INV_Add5~17_sumout\,
	dataf => \bl|ALT_INV_always0~20_combout\,
	combout => \bl|always0~21_combout\);

-- Location: LABCELL_X42_Y29_N45
\bl|Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~13_sumout\ = SUM(( \p1|p_out[5]~7_combout\ ) + ( GND ) + ( \bl|Add5~2\ ))
-- \bl|Add5~14\ = CARRY(( \p1|p_out[5]~7_combout\ ) + ( GND ) + ( \bl|Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p1|ALT_INV_p_out[5]~7_combout\,
	cin => \bl|Add5~2\,
	sumout => \bl|Add5~13_sumout\,
	cout => \bl|Add5~14\);

-- Location: LABCELL_X42_Y29_N48
\bl|Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~5_sumout\ = SUM(( \p1|p_out[6]~8_combout\ ) + ( GND ) + ( \bl|Add5~14\ ))
-- \bl|Add5~6\ = CARRY(( \p1|p_out[6]~8_combout\ ) + ( GND ) + ( \bl|Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p1|ALT_INV_p_out[6]~8_combout\,
	cin => \bl|Add5~14\,
	sumout => \bl|Add5~5_sumout\,
	cout => \bl|Add5~6\);

-- Location: LABCELL_X42_Y29_N51
\bl|Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add5~9_sumout\ = SUM(( GND ) + ( GND ) + ( \bl|Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bl|Add5~6\,
	sumout => \bl|Add5~9_sumout\);

-- Location: LABCELL_X45_Y29_N24
\bl|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan3~0_combout\ = ( \br|ball_out\(6) & ( \bl|Add5~13_sumout\ & ( (!\bl|Add5~9_sumout\ & (\bl|Add5~5_sumout\ & \br|ball_out\(5))) ) ) ) # ( !\br|ball_out\(6) & ( \bl|Add5~13_sumout\ & ( (!\bl|Add5~9_sumout\ & (!\bl|Add5~5_sumout\ & 
-- \br|ball_out\(5))) ) ) ) # ( \br|ball_out\(6) & ( !\bl|Add5~13_sumout\ & ( (!\bl|Add5~9_sumout\ & (\bl|Add5~5_sumout\ & !\br|ball_out\(5))) ) ) ) # ( !\br|ball_out\(6) & ( !\bl|Add5~13_sumout\ & ( (!\bl|Add5~9_sumout\ & (!\bl|Add5~5_sumout\ & 
-- !\br|ball_out\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000001000000010000000001000000010000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add5~9_sumout\,
	datab => \bl|ALT_INV_Add5~5_sumout\,
	datac => \br|ALT_INV_ball_out\(5),
	datae => \br|ALT_INV_ball_out\(6),
	dataf => \bl|ALT_INV_Add5~13_sumout\,
	combout => \bl|LessThan3~0_combout\);

-- Location: LABCELL_X45_Y29_N54
\bl|always0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~19_combout\ = ( \br|ball_out\(5) & ( \p1|p_out[6]~8_combout\ & ( (!\br|ball_out\(6)) # ((!\bl|Add5~9_sumout\ & ((!\bl|Add5~5_sumout\) # (!\bl|Add5~13_sumout\)))) ) ) ) # ( !\br|ball_out\(5) & ( \p1|p_out[6]~8_combout\ & ( (!\br|ball_out\(6)) # 
-- ((!\bl|Add5~9_sumout\ & !\bl|Add5~5_sumout\)) ) ) ) # ( \br|ball_out\(5) & ( !\p1|p_out[6]~8_combout\ & ( (!\bl|Add5~9_sumout\ & ((!\bl|Add5~5_sumout\ & ((!\bl|Add5~13_sumout\) # (\br|ball_out\(6)))) # (\bl|Add5~5_sumout\ & (!\bl|Add5~13_sumout\ & 
-- \br|ball_out\(6))))) ) ) ) # ( !\br|ball_out\(5) & ( !\p1|p_out[6]~8_combout\ & ( (!\bl|Add5~9_sumout\ & (!\bl|Add5~5_sumout\ & \br|ball_out\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100000001010100011111111100010001111111110101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add5~9_sumout\,
	datab => \bl|ALT_INV_Add5~5_sumout\,
	datac => \bl|ALT_INV_Add5~13_sumout\,
	datad => \br|ALT_INV_ball_out\(6),
	datae => \br|ALT_INV_ball_out\(5),
	dataf => \p1|ALT_INV_p_out[6]~8_combout\,
	combout => \bl|always0~19_combout\);

-- Location: LABCELL_X43_Y27_N12
\bl|always0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~22_combout\ = ( \bl|LessThan3~0_combout\ & ( !\bl|always0~19_combout\ & ( (!\bl|always0~18_combout\ & ((!\br|ball_out\(4) & ((!\bl|always0~21_combout\) # (\bl|Add5~1_sumout\))) # (\br|ball_out\(4) & (\bl|Add5~1_sumout\ & 
-- !\bl|always0~21_combout\)))) ) ) ) # ( !\bl|LessThan3~0_combout\ & ( !\bl|always0~19_combout\ & ( !\bl|always0~18_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010100010100000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~18_combout\,
	datab => \br|ALT_INV_ball_out\(4),
	datac => \bl|ALT_INV_Add5~1_sumout\,
	datad => \bl|ALT_INV_always0~21_combout\,
	datae => \bl|ALT_INV_LessThan3~0_combout\,
	dataf => \bl|ALT_INV_always0~19_combout\,
	combout => \bl|always0~22_combout\);

-- Location: LABCELL_X42_Y27_N3
\bl|speed_out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|speed_out[3]~0_combout\ = ( !\bl|Equal1~1_combout\ & ( !\bl|Equal2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \bl|ALT_INV_Equal1~1_combout\,
	dataf => \bl|ALT_INV_Equal2~1_combout\,
	combout => \bl|speed_out[3]~0_combout\);

-- Location: LABCELL_X42_Y27_N24
\br|direction_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|direction_out~0_combout\ = ( \bl|speed_out[3]~0_combout\ & ( \KEY[0]~input_o\ & ( (!\bl|win~2_combout\ & ((!\br|ball_out\(3)))) # (\bl|win~2_combout\ & (\bl|ball_out[6]~9_combout\)) ) ) ) # ( !\bl|speed_out[3]~0_combout\ & ( \KEY[0]~input_o\ & ( 
-- \bl|ball_out[6]~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100111011000110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_win~2_combout\,
	datab => \bl|ALT_INV_ball_out[6]~9_combout\,
	datac => \br|ALT_INV_ball_out\(3),
	datae => \bl|ALT_INV_speed_out[3]~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \br|direction_out~0_combout\);

-- Location: LABCELL_X43_Y28_N48
\bl|LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan5~2_combout\ = ( \bl|Add0~9_sumout\ & ( \br|speed_out\(3) & ( (!\bl|Add0~5_sumout\ & ((!\bl|Add0~1_sumout\) # (\br|speed_out\(4)))) # (\bl|Add0~5_sumout\ & (\br|speed_out\(4) & !\bl|Add0~1_sumout\)) ) ) ) # ( !\bl|Add0~9_sumout\ & ( 
-- \br|speed_out\(3) & ( (!\br|speed_out\(4) & (!\bl|Add0~1_sumout\ & ((!\bl|Add0~5_sumout\) # (\br|speed_out\(2))))) # (\br|speed_out\(4) & (((!\bl|Add0~5_sumout\) # (!\bl|Add0~1_sumout\)) # (\br|speed_out\(2)))) ) ) ) # ( \bl|Add0~9_sumout\ & ( 
-- !\br|speed_out\(3) & ( (\br|speed_out\(4) & !\bl|Add0~1_sumout\) ) ) ) # ( !\bl|Add0~9_sumout\ & ( !\br|speed_out\(3) & ( (!\br|speed_out\(4) & (\br|speed_out\(2) & (!\bl|Add0~5_sumout\ & !\bl|Add0~1_sumout\))) # (\br|speed_out\(4) & 
-- ((!\bl|Add0~1_sumout\) # ((\br|speed_out\(2) & !\bl|Add0~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100000100000011110000000011011111000011011100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(2),
	datab => \bl|ALT_INV_Add0~5_sumout\,
	datac => \br|ALT_INV_speed_out\(4),
	datad => \bl|ALT_INV_Add0~1_sumout\,
	datae => \bl|ALT_INV_Add0~9_sumout\,
	dataf => \br|ALT_INV_speed_out\(3),
	combout => \bl|LessThan5~2_combout\);

-- Location: LABCELL_X42_Y28_N12
\br|direction_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|direction_out~1_combout\ = ( \bl|LessThan5~2_combout\ & ( \bl|LessThan5~1_combout\ & ( !\br|direction_out~0_combout\ ) ) ) # ( !\bl|LessThan5~2_combout\ & ( \bl|LessThan5~1_combout\ & ( (!\br|direction_out~0_combout\) # ((\bl|Equal1~1_combout\ & 
-- (\bl|always0~22_combout\ & !\bl|LessThan5~0_combout\))) ) ) ) # ( \bl|LessThan5~2_combout\ & ( !\bl|LessThan5~1_combout\ & ( !\br|direction_out~0_combout\ ) ) ) # ( !\bl|LessThan5~2_combout\ & ( !\bl|LessThan5~1_combout\ & ( 
-- (!\br|direction_out~0_combout\) # ((\bl|Equal1~1_combout\ & \bl|always0~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001111100001111000011110001111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal1~1_combout\,
	datab => \bl|ALT_INV_always0~22_combout\,
	datac => \br|ALT_INV_direction_out~0_combout\,
	datad => \bl|ALT_INV_LessThan5~0_combout\,
	datae => \bl|ALT_INV_LessThan5~2_combout\,
	dataf => \bl|ALT_INV_LessThan5~1_combout\,
	combout => \br|direction_out~1_combout\);

-- Location: FF_X42_Y28_N14
\br|direction_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|direction_out~1_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|direction_out\(0));

-- Location: MLABCELL_X39_Y27_N39
\bl|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~1_sumout\ = SUM(( \br|ball_out\(3) ) + ( GND ) + ( \bl|Add1~22\ ))
-- \bl|Add1~2\ = CARRY(( \br|ball_out\(3) ) + ( GND ) + ( \bl|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(3),
	cin => \bl|Add1~22\,
	sumout => \bl|Add1~1_sumout\,
	cout => \bl|Add1~2\);

-- Location: MLABCELL_X39_Y27_N42
\bl|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add1~5_sumout\ = SUM(( \br|ball_out\(4) ) + ( GND ) + ( \bl|Add1~2\ ))
-- \bl|Add1~6\ = CARRY(( \br|ball_out\(4) ) + ( GND ) + ( \bl|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(4),
	cin => \bl|Add1~2\,
	sumout => \bl|Add1~5_sumout\,
	cout => \bl|Add1~6\);

-- Location: MLABCELL_X39_Y27_N54
\bl|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan0~0_combout\ = ( \bl|Add1~21_sumout\ & ( \bl|Add1~5_sumout\ & ( (\bl|Add1~13_sumout\ & (\bl|Add1~9_sumout\ & ((\bl|Add1~17_sumout\) # (\bl|Add1~1_sumout\)))) ) ) ) # ( !\bl|Add1~21_sumout\ & ( \bl|Add1~5_sumout\ & ( (\bl|Add1~13_sumout\ & 
-- (\bl|Add1~1_sumout\ & \bl|Add1~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add1~13_sumout\,
	datab => \bl|ALT_INV_Add1~1_sumout\,
	datac => \bl|ALT_INV_Add1~17_sumout\,
	datad => \bl|ALT_INV_Add1~9_sumout\,
	datae => \bl|ALT_INV_Add1~21_sumout\,
	dataf => \bl|ALT_INV_Add1~5_sumout\,
	combout => \bl|LessThan0~0_combout\);

-- Location: LABCELL_X46_Y28_N18
\br|speed_out[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~10_combout\ = ( \bl|LessThan0~0_combout\ & ( (!\br|speed_out\(4) & (\bl|Equal0~0_combout\ & \br|direction_out\(0))) ) ) # ( !\bl|LessThan0~0_combout\ & ( (!\br|direction_out\(0)) # ((!\br|speed_out\(4) & \bl|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001011110010111100101111001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(4),
	datab => \bl|ALT_INV_Equal0~0_combout\,
	datac => \br|ALT_INV_direction_out\(0),
	dataf => \bl|ALT_INV_LessThan0~0_combout\,
	combout => \br|speed_out[1]~10_combout\);

-- Location: LABCELL_X42_Y28_N18
\br|speed_out[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~11_combout\ = ( !\bl|LessThan5~2_combout\ & ( (\br|speed_out[1]~10_combout\ & ((!\bl|LessThan5~1_combout\) # (!\bl|LessThan5~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000000000000000000001111000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_LessThan5~1_combout\,
	datac => \br|ALT_INV_speed_out[1]~10_combout\,
	datad => \bl|ALT_INV_LessThan5~0_combout\,
	datae => \bl|ALT_INV_LessThan5~2_combout\,
	combout => \br|speed_out[1]~11_combout\);

-- Location: LABCELL_X46_Y28_N30
\bl|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add6~5_sumout\ = SUM(( \bl|Add0~17_sumout\ ) + ( \br|speed_out\(0) ) + ( !VCC ))
-- \bl|Add6~6\ = CARRY(( \bl|Add0~17_sumout\ ) + ( \br|speed_out\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(0),
	datad => \bl|ALT_INV_Add0~17_sumout\,
	cin => GND,
	sumout => \bl|Add6~5_sumout\,
	cout => \bl|Add6~6\);

-- Location: LABCELL_X46_Y28_N33
\bl|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add6~9_sumout\ = SUM(( \br|speed_out\(1) ) + ( \bl|Add0~13_sumout\ ) + ( \bl|Add6~6\ ))
-- \bl|Add6~10\ = CARRY(( \br|speed_out\(1) ) + ( \bl|Add0~13_sumout\ ) + ( \bl|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_Add0~13_sumout\,
	datad => \br|ALT_INV_speed_out\(1),
	cin => \bl|Add6~6\,
	sumout => \bl|Add6~9_sumout\,
	cout => \bl|Add6~10\);

-- Location: LABCELL_X43_Y28_N0
\bl|Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add8~13_sumout\ = SUM(( !\br|speed_out\(0) $ (!\bl|Add0~17_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \bl|Add8~14\ = CARRY(( !\br|speed_out\(0) $ (!\bl|Add0~17_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \bl|Add8~15\ = SHARE((!\br|speed_out\(0)) # (\bl|Add0~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_speed_out\(0),
	datac => \bl|ALT_INV_Add0~17_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bl|Add8~13_sumout\,
	cout => \bl|Add8~14\,
	shareout => \bl|Add8~15\);

-- Location: LABCELL_X43_Y28_N3
\bl|Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add8~17_sumout\ = SUM(( !\br|speed_out\(1) $ (\bl|Add0~13_sumout\) ) + ( \bl|Add8~15\ ) + ( \bl|Add8~14\ ))
-- \bl|Add8~18\ = CARRY(( !\br|speed_out\(1) $ (\bl|Add0~13_sumout\) ) + ( \bl|Add8~15\ ) + ( \bl|Add8~14\ ))
-- \bl|Add8~19\ = SHARE((!\br|speed_out\(1) & \bl|Add0~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(1),
	datad => \bl|ALT_INV_Add0~13_sumout\,
	cin => \bl|Add8~14\,
	sharein => \bl|Add8~15\,
	sumout => \bl|Add8~17_sumout\,
	cout => \bl|Add8~18\,
	shareout => \bl|Add8~19\);

-- Location: LABCELL_X43_Y28_N30
\bl|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add7~13_sumout\ = SUM(( !\br|speed_out\(0) $ (!\bl|Add0~17_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \bl|Add7~14\ = CARRY(( !\br|speed_out\(0) $ (!\bl|Add0~17_sumout\) ) + ( !VCC ) + ( !VCC ))
-- \bl|Add7~15\ = SHARE((!\bl|Add0~17_sumout\) # (\br|speed_out\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111111001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_speed_out\(0),
	datac => \bl|ALT_INV_Add0~17_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \bl|Add7~13_sumout\,
	cout => \bl|Add7~14\,
	shareout => \bl|Add7~15\);

-- Location: LABCELL_X43_Y28_N33
\bl|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add7~17_sumout\ = SUM(( !\br|speed_out\(1) $ (\bl|Add0~13_sumout\) ) + ( \bl|Add7~15\ ) + ( \bl|Add7~14\ ))
-- \bl|Add7~18\ = CARRY(( !\br|speed_out\(1) $ (\bl|Add0~13_sumout\) ) + ( \bl|Add7~15\ ) + ( \bl|Add7~14\ ))
-- \bl|Add7~19\ = SHARE((\br|speed_out\(1) & !\bl|Add0~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(1),
	datad => \bl|ALT_INV_Add0~13_sumout\,
	cin => \bl|Add7~14\,
	sharein => \bl|Add7~15\,
	sumout => \bl|Add7~17_sumout\,
	cout => \bl|Add7~18\,
	shareout => \bl|Add7~19\);

-- Location: LABCELL_X43_Y28_N57
\br|speed_out~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~29_combout\ = ( \bl|Add7~17_sumout\ & ( ((!\br|speed_out[1]~11_combout\ & (\bl|Add6~9_sumout\)) # (\br|speed_out[1]~11_combout\ & ((\bl|Add8~17_sumout\)))) # (\br|speed_out[1]~7_combout\) ) ) # ( !\bl|Add7~17_sumout\ & ( 
-- (!\br|speed_out[1]~7_combout\ & ((!\br|speed_out[1]~11_combout\ & (\bl|Add6~9_sumout\)) # (\br|speed_out[1]~11_combout\ & ((\bl|Add8~17_sumout\))))) # (\br|speed_out[1]~7_combout\ & (\br|speed_out[1]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100100111011000110010011101101011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out[1]~7_combout\,
	datab => \br|ALT_INV_speed_out[1]~11_combout\,
	datac => \bl|ALT_INV_Add6~9_sumout\,
	datad => \bl|ALT_INV_Add8~17_sumout\,
	dataf => \bl|ALT_INV_Add7~17_sumout\,
	combout => \br|speed_out~29_combout\);

-- Location: LABCELL_X43_Y27_N57
\bl|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan3~3_combout\ = ( !\bl|Add5~1_sumout\ & ( \br|ball_out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(4),
	dataf => \bl|ALT_INV_Add5~1_sumout\,
	combout => \bl|LessThan3~3_combout\);

-- Location: LABCELL_X43_Y27_N48
\bl|always0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~24_combout\ = ( \br|ball_out\(2) & ( \bl|Add5~29_sumout\ & ( (\bl|Add5~21_sumout\ & (\br|ball_out\(1) & !\bl|Add5~25_sumout\)) ) ) ) # ( !\br|ball_out\(2) & ( \bl|Add5~29_sumout\ & ( (!\bl|Add5~21_sumout\ & (\br|ball_out\(1) & 
-- !\bl|Add5~25_sumout\)) ) ) ) # ( \br|ball_out\(2) & ( !\bl|Add5~29_sumout\ & ( (\bl|Add5~21_sumout\ & ((!\br|ball_out\(0) & (\br|ball_out\(1) & !\bl|Add5~25_sumout\)) # (\br|ball_out\(0) & ((!\bl|Add5~25_sumout\) # (\br|ball_out\(1)))))) ) ) ) # ( 
-- !\br|ball_out\(2) & ( !\bl|Add5~29_sumout\ & ( (!\bl|Add5~21_sumout\ & ((!\br|ball_out\(0) & (\br|ball_out\(1) & !\bl|Add5~25_sumout\)) # (\br|ball_out\(0) & ((!\bl|Add5~25_sumout\) # (\br|ball_out\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000000100000100110000000100001100000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(0),
	datab => \bl|ALT_INV_Add5~21_sumout\,
	datac => \br|ALT_INV_ball_out\(1),
	datad => \bl|ALT_INV_Add5~25_sumout\,
	datae => \br|ALT_INV_ball_out\(2),
	dataf => \bl|ALT_INV_Add5~29_sumout\,
	combout => \bl|always0~24_combout\);

-- Location: LABCELL_X43_Y27_N9
\bl|always0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~27_combout\ = (\br|ball_out\(2) & !\bl|Add5~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(2),
	datab => \bl|ALT_INV_Add5~21_sumout\,
	combout => \bl|always0~27_combout\);

-- Location: LABCELL_X43_Y27_N18
\bl|always0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~28_combout\ = ( \br|ball_out\(3) & ( \bl|always0~27_combout\ & ( !\br|ball_out\(4) $ (\bl|Add5~1_sumout\) ) ) ) # ( !\br|ball_out\(3) & ( \bl|always0~27_combout\ & ( (!\bl|Add5~17_sumout\ & (!\br|ball_out\(4) $ (\bl|Add5~1_sumout\))) ) ) ) # ( 
-- \br|ball_out\(3) & ( !\bl|always0~27_combout\ & ( (!\bl|always0~24_combout\ & (!\bl|Add5~17_sumout\ & (!\br|ball_out\(4) $ (\bl|Add5~1_sumout\)))) # (\bl|always0~24_combout\ & (!\br|ball_out\(4) $ ((\bl|Add5~1_sumout\)))) ) ) ) # ( !\br|ball_out\(3) & ( 
-- !\bl|always0~27_combout\ & ( (\bl|always0~24_combout\ & (!\bl|Add5~17_sumout\ & (!\br|ball_out\(4) $ (\bl|Add5~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000100000000110000110100000111000011000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~24_combout\,
	datab => \br|ALT_INV_ball_out\(4),
	datac => \bl|ALT_INV_Add5~1_sumout\,
	datad => \bl|ALT_INV_Add5~17_sumout\,
	datae => \br|ALT_INV_ball_out\(3),
	dataf => \bl|ALT_INV_always0~27_combout\,
	combout => \bl|always0~28_combout\);

-- Location: LABCELL_X45_Y29_N48
\br|speed_out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~1_combout\ = ( \bl|always0~18_combout\ & ( \bl|LessThan3~0_combout\ & ( \bl|Equal1~1_combout\ ) ) ) # ( !\bl|always0~18_combout\ & ( \bl|LessThan3~0_combout\ & ( (\bl|Equal1~1_combout\ & (((\bl|always0~28_combout\) # 
-- (\bl|LessThan3~3_combout\)) # (\bl|always0~19_combout\))) ) ) ) # ( \bl|always0~18_combout\ & ( !\bl|LessThan3~0_combout\ & ( \bl|Equal1~1_combout\ ) ) ) # ( !\bl|always0~18_combout\ & ( !\bl|LessThan3~0_combout\ & ( (\bl|always0~19_combout\ & 
-- \bl|Equal1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001111111100000000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~19_combout\,
	datab => \bl|ALT_INV_LessThan3~3_combout\,
	datac => \bl|ALT_INV_always0~28_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \bl|ALT_INV_always0~18_combout\,
	dataf => \bl|ALT_INV_LessThan3~0_combout\,
	combout => \br|speed_out[1]~1_combout\);

-- Location: LABCELL_X45_Y29_N18
\br|speed_out[1]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~42_combout\ = ( \br|speed_out[1]~1_combout\ & ( \br|direction_out\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\br|speed_out[1]~1_combout\ & ( \br|direction_out\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( \br|speed_out[1]~1_combout\ & ( 
-- !\br|direction_out\(0) & ( (!\KEY[0]~input_o\) # (!\bl|speed_out~1_combout\) ) ) ) # ( !\br|speed_out[1]~1_combout\ & ( !\br|direction_out\(0) & ( (!\KEY[0]~input_o\) # ((\bl|win~2_combout\ & (!\bl|speed_out~1_combout\ & !\bl|Equal1~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110011001100111111001111110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_win~2_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \bl|ALT_INV_speed_out~1_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \br|ALT_INV_speed_out[1]~1_combout\,
	dataf => \br|ALT_INV_direction_out\(0),
	combout => \br|speed_out[1]~42_combout\);

-- Location: LABCELL_X45_Y28_N36
\bl|Add4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add4~2_combout\ = ( \br|speed_out\(0) & ( !\br|speed_out\(1) ) ) # ( !\br|speed_out\(0) & ( \br|speed_out\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(1),
	dataf => \br|ALT_INV_speed_out\(0),
	combout => \bl|Add4~2_combout\);

-- Location: LABCELL_X42_Y27_N45
\br|speed_out[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~2_combout\ = ( \bl|win~2_combout\ & ( !\bl|Equal1~1_combout\ ) ) # ( !\bl|win~2_combout\ & ( (\bl|Equal2~1_combout\ & !\bl|Equal1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_Equal2~1_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	dataf => \bl|ALT_INV_win~2_combout\,
	combout => \br|speed_out[1]~2_combout\);

-- Location: LABCELL_X45_Y28_N18
\br|speed_out~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~28_combout\ = ( \br|direction_out\(0) & ( \bl|always0~22_combout\ & ( ((\br|speed_out[1]~2_combout\) # (\br|ball_out\(1))) # (\bl|Add4~2_combout\) ) ) ) # ( !\br|direction_out\(0) & ( \bl|always0~22_combout\ & ( 
-- ((\br|speed_out[1]~2_combout\) # (\br|ball_out\(1))) # (\bl|Add4~2_combout\) ) ) ) # ( \br|direction_out\(0) & ( !\bl|always0~22_combout\ & ( (!\bl|Add4~2_combout\) # (!\bl|Equal1~1_combout\) ) ) ) # ( !\br|direction_out\(0) & ( !\bl|always0~22_combout\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111010101001111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add4~2_combout\,
	datab => \br|ALT_INV_ball_out\(1),
	datac => \br|ALT_INV_speed_out[1]~2_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \br|ALT_INV_direction_out\(0),
	dataf => \bl|ALT_INV_always0~22_combout\,
	combout => \br|speed_out~28_combout\);

-- Location: LABCELL_X46_Y28_N0
\br|speed_out[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~8_combout\ = ( \bl|LessThan0~0_combout\ & ( (\bl|Equal1~1_combout\ & ((!\br|direction_out\(0)) # (\bl|speed_out~1_combout\))) ) ) # ( !\bl|LessThan0~0_combout\ & ( (\bl|Equal1~1_combout\ & \bl|speed_out~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_direction_out\(0),
	datab => \bl|ALT_INV_Equal1~1_combout\,
	datac => \bl|ALT_INV_speed_out~1_combout\,
	dataf => \bl|ALT_INV_LessThan0~0_combout\,
	combout => \br|speed_out[1]~8_combout\);

-- Location: LABCELL_X46_Y28_N36
\bl|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add6~13_sumout\ = SUM(( \bl|Add0~9_sumout\ ) + ( \br|speed_out\(2) ) + ( \bl|Add6~10\ ))
-- \bl|Add6~14\ = CARRY(( \bl|Add0~9_sumout\ ) + ( \br|speed_out\(2) ) + ( \bl|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_speed_out\(2),
	datad => \bl|ALT_INV_Add0~9_sumout\,
	cin => \bl|Add6~10\,
	sumout => \bl|Add6~13_sumout\,
	cout => \bl|Add6~14\);

-- Location: LABCELL_X46_Y28_N39
\bl|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add6~17_sumout\ = SUM(( \bl|Add0~5_sumout\ ) + ( \br|speed_out\(3) ) + ( \bl|Add6~14\ ))
-- \bl|Add6~18\ = CARRY(( \bl|Add0~5_sumout\ ) + ( \br|speed_out\(3) ) + ( \bl|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(3),
	datad => \bl|ALT_INV_Add0~5_sumout\,
	cin => \bl|Add6~14\,
	sumout => \bl|Add6~17_sumout\,
	cout => \bl|Add6~18\);

-- Location: LABCELL_X46_Y28_N42
\bl|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add6~1_sumout\ = SUM(( \bl|Add0~1_sumout\ ) + ( \br|speed_out\(4) ) + ( \bl|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(4),
	datab => \bl|ALT_INV_Add0~1_sumout\,
	cin => \bl|Add6~18\,
	sumout => \bl|Add6~1_sumout\);

-- Location: LABCELL_X46_Y28_N48
\br|speed_out[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~9_combout\ = ( \bl|Add6~13_sumout\ & ( \bl|Add6~1_sumout\ & ( (\bl|Add6~9_sumout\ & (\bl|Add6~5_sumout\ & (\br|speed_out[1]~8_combout\ & \bl|Add6~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add6~9_sumout\,
	datab => \bl|ALT_INV_Add6~5_sumout\,
	datac => \br|ALT_INV_speed_out[1]~8_combout\,
	datad => \bl|ALT_INV_Add6~17_sumout\,
	datae => \bl|ALT_INV_Add6~13_sumout\,
	dataf => \bl|ALT_INV_Add6~1_sumout\,
	combout => \br|speed_out[1]~9_combout\);

-- Location: LABCELL_X45_Y29_N15
\bl|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan3~1_combout\ = ( !\bl|Add5~13_sumout\ & ( \br|ball_out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(5),
	dataf => \bl|ALT_INV_Add5~13_sumout\,
	combout => \bl|LessThan3~1_combout\);

-- Location: LABCELL_X45_Y29_N42
\bl|always0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~23_combout\ = ( !\bl|always0~18_combout\ & ( \bl|LessThan3~1_combout\ & ( (!\br|ball_out\(6) & (!\p1|p_out[6]~8_combout\ & ((\bl|Add5~9_sumout\) # (\bl|Add5~5_sumout\)))) # (\br|ball_out\(6) & (((\bl|Add5~9_sumout\)))) ) ) ) # ( 
-- !\bl|always0~18_combout\ & ( !\bl|LessThan3~1_combout\ & ( (!\br|ball_out\(6) & (((!\p1|p_out[6]~8_combout\)))) # (\br|ball_out\(6) & (((\bl|Add5~9_sumout\)) # (\bl|Add5~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001011111000000000000000001001100000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add5~5_sumout\,
	datab => \p1|ALT_INV_p_out[6]~8_combout\,
	datac => \bl|ALT_INV_Add5~9_sumout\,
	datad => \br|ALT_INV_ball_out\(6),
	datae => \bl|ALT_INV_always0~18_combout\,
	dataf => \bl|ALT_INV_LessThan3~1_combout\,
	combout => \bl|always0~23_combout\);

-- Location: LABCELL_X43_Y27_N27
\bl|always0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~25_combout\ = ( \br|ball_out\(3) & ( (!\bl|Add5~17_sumout\) # ((!\bl|Add5~21_sumout\ & \br|ball_out\(2))) ) ) # ( !\br|ball_out\(3) & ( (!\bl|Add5~17_sumout\ & (!\bl|Add5~21_sumout\ & \br|ball_out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000011001100111111001100110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Add5~17_sumout\,
	datac => \bl|ALT_INV_Add5~21_sumout\,
	datad => \br|ALT_INV_ball_out\(2),
	dataf => \br|ALT_INV_ball_out\(3),
	combout => \bl|always0~25_combout\);

-- Location: LABCELL_X43_Y27_N54
\bl|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan3~2_combout\ = !\bl|Add5~17_sumout\ $ (!\br|ball_out\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Add5~17_sumout\,
	datac => \br|ALT_INV_ball_out\(3),
	combout => \bl|LessThan3~2_combout\);

-- Location: LABCELL_X43_Y27_N0
\bl|always0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~26_combout\ = ( \bl|LessThan3~2_combout\ & ( \bl|Add5~1_sumout\ & ( (\bl|always0~25_combout\ & (\br|ball_out\(4) & \bl|LessThan3~0_combout\)) ) ) ) # ( !\bl|LessThan3~2_combout\ & ( \bl|Add5~1_sumout\ & ( (\br|ball_out\(4) & 
-- (\bl|LessThan3~0_combout\ & ((\bl|always0~24_combout\) # (\bl|always0~25_combout\)))) ) ) ) # ( \bl|LessThan3~2_combout\ & ( !\bl|Add5~1_sumout\ & ( (\bl|LessThan3~0_combout\ & ((\br|ball_out\(4)) # (\bl|always0~25_combout\))) ) ) ) # ( 
-- !\bl|LessThan3~2_combout\ & ( !\bl|Add5~1_sumout\ & ( (\bl|LessThan3~0_combout\ & (((\bl|always0~24_combout\) # (\br|ball_out\(4))) # (\bl|always0~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000000111011100000000000100110000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~25_combout\,
	datab => \br|ALT_INV_ball_out\(4),
	datac => \bl|ALT_INV_always0~24_combout\,
	datad => \bl|ALT_INV_LessThan3~0_combout\,
	datae => \bl|ALT_INV_LessThan3~2_combout\,
	dataf => \bl|ALT_INV_Add5~1_sumout\,
	combout => \bl|always0~26_combout\);

-- Location: LABCELL_X45_Y28_N39
\br|speed_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~0_combout\ = ( \bl|always0~26_combout\ & ( (!\bl|speed_out~1_combout\ & ((\bl|win~2_combout\) # (\bl|Equal1~1_combout\))) ) ) # ( !\bl|always0~26_combout\ & ( (!\bl|speed_out~1_combout\ & ((!\bl|Equal1~1_combout\ & ((\bl|win~2_combout\))) 
-- # (\bl|Equal1~1_combout\ & (!\bl|always0~23_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111000000000010011100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal1~1_combout\,
	datab => \bl|ALT_INV_always0~23_combout\,
	datac => \bl|ALT_INV_win~2_combout\,
	datad => \bl|ALT_INV_speed_out~1_combout\,
	dataf => \bl|ALT_INV_always0~26_combout\,
	combout => \br|speed_out[1]~0_combout\);

-- Location: LABCELL_X45_Y28_N12
\br|speed_out~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~27_combout\ = ( \br|direction_out\(0) & ( !\br|speed_out[1]~0_combout\ & ( (!\br|speed_out[1]~2_combout\ & (((!\bl|Add4~2_combout\ & \bl|Equal1~1_combout\)) # (\br|ball_out\(1)))) # (\br|speed_out[1]~2_combout\ & (!\bl|Add4~2_combout\)) ) ) 
-- ) # ( !\br|direction_out\(0) & ( !\br|speed_out[1]~0_combout\ & ( \br|ball_out\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001110101011101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add4~2_combout\,
	datab => \br|ALT_INV_ball_out\(1),
	datac => \br|ALT_INV_speed_out[1]~2_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \br|ALT_INV_direction_out\(0),
	dataf => \br|ALT_INV_speed_out[1]~0_combout\,
	combout => \br|speed_out~27_combout\);

-- Location: LABCELL_X45_Y28_N48
\br|speed_out~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~30_combout\ = ( !\br|speed_out[1]~6_combout\ & ( (!\br|speed_out[1]~42_combout\ & ((((\br|speed_out[1]~9_combout\))) # (\br|speed_out~29_combout\))) # (\br|speed_out[1]~42_combout\ & (((\bl|Add4~2_combout\)))) ) ) # ( 
-- \br|speed_out[1]~6_combout\ & ( ((!\br|speed_out[1]~42_combout\ & (\br|speed_out~28_combout\ & ((\br|speed_out~27_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011111001111000000000000000001000111110011110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out~29_combout\,
	datab => \br|ALT_INV_speed_out[1]~42_combout\,
	datac => \br|ALT_INV_speed_out~28_combout\,
	datad => \br|ALT_INV_speed_out[1]~9_combout\,
	datae => \br|ALT_INV_speed_out[1]~6_combout\,
	dataf => \br|ALT_INV_speed_out~27_combout\,
	datag => \bl|ALT_INV_Add4~2_combout\,
	combout => \br|speed_out~30_combout\);

-- Location: LABCELL_X46_Y28_N12
\br|speed_out[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~14_combout\ = ( \bl|LessThan0~0_combout\ & ( !\br|direction_out\(0) ) ) # ( !\bl|LessThan0~0_combout\ & ( (\br|speed_out\(4) & (\bl|LessThan1~1_combout\ & !\br|direction_out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(4),
	datac => \bl|ALT_INV_LessThan1~1_combout\,
	datad => \br|ALT_INV_direction_out\(0),
	dataf => \bl|ALT_INV_LessThan0~0_combout\,
	combout => \br|speed_out[1]~14_combout\);

-- Location: LABCELL_X42_Y28_N54
\br|speed_out[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~15_combout\ = ( \br|speed_out[1]~14_combout\ & ( \fr|Equal0~4_combout\ & ( (!\KEY[0]~input_o\) # ((!\br|speed_out[1]~2_combout\ & ((!\bl|Equal1~1_combout\) # (\bl|always0~22_combout\)))) ) ) ) # ( !\br|speed_out[1]~14_combout\ & ( 
-- \fr|Equal0~4_combout\ ) ) # ( \br|speed_out[1]~14_combout\ & ( !\fr|Equal0~4_combout\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\br|speed_out[1]~14_combout\ & ( !\fr|Equal0~4_combout\ & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111110101011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \br|ALT_INV_speed_out[1]~2_combout\,
	datac => \bl|ALT_INV_Equal1~1_combout\,
	datad => \bl|ALT_INV_always0~22_combout\,
	datae => \br|ALT_INV_speed_out[1]~14_combout\,
	dataf => \fr|ALT_INV_Equal0~4_combout\,
	combout => \br|speed_out[1]~15_combout\);

-- Location: FF_X45_Y28_N50
\br|speed_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|speed_out~30_combout\,
	ena => \br|speed_out[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|speed_out\(1));

-- Location: LABCELL_X43_Y28_N36
\bl|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add7~9_sumout\ = SUM(( !\br|speed_out\(2) $ (\bl|Add0~9_sumout\) ) + ( \bl|Add7~19\ ) + ( \bl|Add7~18\ ))
-- \bl|Add7~10\ = CARRY(( !\br|speed_out\(2) $ (\bl|Add0~9_sumout\) ) + ( \bl|Add7~19\ ) + ( \bl|Add7~18\ ))
-- \bl|Add7~11\ = SHARE((\br|speed_out\(2) & !\bl|Add0~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(2),
	datad => \bl|ALT_INV_Add0~9_sumout\,
	cin => \bl|Add7~18\,
	sharein => \bl|Add7~19\,
	sumout => \bl|Add7~9_sumout\,
	cout => \bl|Add7~10\,
	shareout => \bl|Add7~11\);

-- Location: LABCELL_X43_Y28_N39
\bl|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add7~5_sumout\ = SUM(( !\br|speed_out\(3) $ (\bl|Add0~5_sumout\) ) + ( \bl|Add7~11\ ) + ( \bl|Add7~10\ ))
-- \bl|Add7~6\ = CARRY(( !\br|speed_out\(3) $ (\bl|Add0~5_sumout\) ) + ( \bl|Add7~11\ ) + ( \bl|Add7~10\ ))
-- \bl|Add7~7\ = SHARE((\br|speed_out\(3) & !\bl|Add0~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(3),
	datad => \bl|ALT_INV_Add0~5_sumout\,
	cin => \bl|Add7~10\,
	sharein => \bl|Add7~11\,
	sumout => \bl|Add7~5_sumout\,
	cout => \bl|Add7~6\,
	shareout => \bl|Add7~7\);

-- Location: LABCELL_X43_Y28_N6
\bl|Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add8~9_sumout\ = SUM(( !\br|speed_out\(2) $ (\bl|Add0~9_sumout\) ) + ( \bl|Add8~19\ ) + ( \bl|Add8~18\ ))
-- \bl|Add8~10\ = CARRY(( !\br|speed_out\(2) $ (\bl|Add0~9_sumout\) ) + ( \bl|Add8~19\ ) + ( \bl|Add8~18\ ))
-- \bl|Add8~11\ = SHARE((!\br|speed_out\(2) & \bl|Add0~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(2),
	datad => \bl|ALT_INV_Add0~9_sumout\,
	cin => \bl|Add8~18\,
	sharein => \bl|Add8~19\,
	sumout => \bl|Add8~9_sumout\,
	cout => \bl|Add8~10\,
	shareout => \bl|Add8~11\);

-- Location: LABCELL_X43_Y28_N9
\bl|Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add8~5_sumout\ = SUM(( !\br|speed_out\(3) $ (\bl|Add0~5_sumout\) ) + ( \bl|Add8~11\ ) + ( \bl|Add8~10\ ))
-- \bl|Add8~6\ = CARRY(( !\br|speed_out\(3) $ (\bl|Add0~5_sumout\) ) + ( \bl|Add8~11\ ) + ( \bl|Add8~10\ ))
-- \bl|Add8~7\ = SHARE((!\br|speed_out\(3) & \bl|Add0~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_speed_out\(3),
	datad => \bl|ALT_INV_Add0~5_sumout\,
	cin => \bl|Add8~10\,
	sharein => \bl|Add8~11\,
	sumout => \bl|Add8~5_sumout\,
	cout => \bl|Add8~6\,
	shareout => \bl|Add8~7\);

-- Location: LABCELL_X42_Y28_N42
\br|speed_out~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~21_combout\ = ( \bl|ball_out[6]~9_combout\ & ( \KEY[0]~input_o\ & ( (!\br|speed_out~26_combout\ & ((!\bl|LessThan5~2_combout\ & ((\bl|Add8~5_sumout\))) # (\bl|LessThan5~2_combout\ & (\bl|Add7~5_sumout\)))) # (\br|speed_out~26_combout\ & 
-- (\bl|Add7~5_sumout\)) ) ) ) # ( \bl|ball_out[6]~9_combout\ & ( !\KEY[0]~input_o\ & ( (!\bl|LessThan5~2_combout\) # (\bl|Add7~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000001101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out~26_combout\,
	datab => \bl|ALT_INV_Add7~5_sumout\,
	datac => \bl|ALT_INV_Add8~5_sumout\,
	datad => \bl|ALT_INV_LessThan5~2_combout\,
	datae => \bl|ALT_INV_ball_out[6]~9_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \br|speed_out~21_combout\);

-- Location: LABCELL_X42_Y28_N24
\br|speed_out~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~20_combout\ = ( \bl|Add6~17_sumout\ & ( (\KEY[0]~input_o\ & \bl|ball_out[6]~9_combout\) ) ) # ( !\bl|Add6~17_sumout\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \bl|ALT_INV_ball_out[6]~9_combout\,
	dataf => \bl|ALT_INV_Add6~17_sumout\,
	combout => \br|speed_out~20_combout\);

-- Location: LABCELL_X46_Y28_N57
\bl|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal0~1_combout\ = ( !\br|speed_out\(2) & ( (!\br|speed_out\(0) & !\br|speed_out\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(0),
	datab => \br|ALT_INV_speed_out\(1),
	dataf => \br|ALT_INV_speed_out\(2),
	combout => \bl|Equal0~1_combout\);

-- Location: LABCELL_X46_Y28_N6
\bl|speed_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|speed_out~2_combout\ = ( \bl|LessThan1~0_combout\ & ( \bl|LessThan0~0_combout\ & ( (!\br|direction_out\(0) & (\br|speed_out\(3))) # (\br|direction_out\(0) & ((!\br|speed_out\(3) & (\br|speed_out\(4) & \bl|Equal0~1_combout\)) # (\br|speed_out\(3) & 
-- ((!\bl|Equal0~1_combout\))))) ) ) ) # ( !\bl|LessThan1~0_combout\ & ( \bl|LessThan0~0_combout\ & ( (!\br|direction_out\(0) & (\br|speed_out\(3))) # (\br|direction_out\(0) & ((!\br|speed_out\(3) & (\br|speed_out\(4) & \bl|Equal0~1_combout\)) # 
-- (\br|speed_out\(3) & ((!\bl|Equal0~1_combout\))))) ) ) ) # ( \bl|LessThan1~0_combout\ & ( !\bl|LessThan0~0_combout\ & ( (!\br|direction_out\(0) & ((!\br|speed_out\(3)) # ((\br|speed_out\(4))))) # (\br|direction_out\(0) & ((!\br|speed_out\(3) & 
-- (\br|speed_out\(4) & \bl|Equal0~1_combout\)) # (\br|speed_out\(3) & ((!\bl|Equal0~1_combout\))))) ) ) ) # ( !\bl|LessThan1~0_combout\ & ( !\bl|LessThan0~0_combout\ & ( (!\br|direction_out\(0) & (\br|speed_out\(3))) # (\br|direction_out\(0) & 
-- ((!\br|speed_out\(3) & (\br|speed_out\(4) & \bl|Equal0~1_combout\)) # (\br|speed_out\(3) & ((!\bl|Equal0~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100110100110111000111000110011001001100011001100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_direction_out\(0),
	datab => \br|ALT_INV_speed_out\(3),
	datac => \br|ALT_INV_speed_out\(4),
	datad => \bl|ALT_INV_Equal0~1_combout\,
	datae => \bl|ALT_INV_LessThan1~0_combout\,
	dataf => \bl|ALT_INV_LessThan0~0_combout\,
	combout => \bl|speed_out~2_combout\);

-- Location: LABCELL_X42_Y28_N30
\br|speed_out~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~19_combout\ = ( \bl|speed_out~2_combout\ & ( \KEY[0]~input_o\ & ( (!\bl|Equal2~1_combout\ & (!\bl|win~2_combout\ & (!\bl|Equal1~1_combout\ & !\br|ball_out\(3)))) ) ) ) # ( !\bl|speed_out~2_combout\ & ( \KEY[0]~input_o\ & ( 
-- (((!\br|ball_out\(3)) # (\bl|Equal1~1_combout\)) # (\bl|win~2_combout\)) # (\bl|Equal2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111011111111000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal2~1_combout\,
	datab => \bl|ALT_INV_win~2_combout\,
	datac => \bl|ALT_INV_Equal1~1_combout\,
	datad => \br|ALT_INV_ball_out\(3),
	datae => \bl|ALT_INV_speed_out~2_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \br|speed_out~19_combout\);

-- Location: LABCELL_X42_Y28_N6
\br|speed_out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~16_combout\ = ( \bl|always0~26_combout\ & ( \bl|always0~23_combout\ & ( !\br|speed_out~19_combout\ ) ) ) # ( !\bl|always0~26_combout\ & ( \bl|always0~23_combout\ & ( (!\bl|Equal1~1_combout\ & (((!\br|speed_out~19_combout\)))) # 
-- (\bl|Equal1~1_combout\ & (((!\br|speed_out~20_combout\)) # (\br|speed_out~21_combout\))) ) ) ) # ( \bl|always0~26_combout\ & ( !\bl|always0~23_combout\ & ( !\br|speed_out~19_combout\ ) ) ) # ( !\bl|always0~26_combout\ & ( !\bl|always0~23_combout\ & ( 
-- !\br|speed_out~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111011010100011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal1~1_combout\,
	datab => \br|ALT_INV_speed_out~21_combout\,
	datac => \br|ALT_INV_speed_out~20_combout\,
	datad => \br|ALT_INV_speed_out~19_combout\,
	datae => \bl|ALT_INV_always0~26_combout\,
	dataf => \bl|ALT_INV_always0~23_combout\,
	combout => \br|speed_out~16_combout\);

-- Location: FF_X42_Y28_N8
\br|speed_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|speed_out~16_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|speed_out\(3));

-- Location: LABCELL_X43_Y28_N21
\bl|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal0~0_combout\ = ( !\br|speed_out\(2) & ( (!\br|speed_out\(3) & (!\br|speed_out\(1) & !\br|speed_out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_speed_out\(3),
	datac => \br|ALT_INV_speed_out\(1),
	datad => \br|ALT_INV_speed_out\(0),
	dataf => \br|ALT_INV_speed_out\(2),
	combout => \bl|Equal0~0_combout\);

-- Location: LABCELL_X46_Y28_N15
\bl|ball_out[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[6]~8_combout\ = ( \bl|LessThan0~0_combout\ & ( (!\br|direction_out\(0)) # ((!\br|speed_out\(4) & \bl|Equal0~0_combout\)) ) ) # ( !\bl|LessThan0~0_combout\ & ( (!\br|speed_out\(4) & (\bl|Equal0~0_combout\ & \br|direction_out\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101011111111000010101111111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(4),
	datac => \bl|ALT_INV_Equal0~0_combout\,
	datad => \br|ALT_INV_direction_out\(0),
	dataf => \bl|ALT_INV_LessThan0~0_combout\,
	combout => \bl|ball_out[6]~8_combout\);

-- Location: LABCELL_X40_Y27_N18
\bl|ball_out[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[4]~11_combout\ = ( \bl|ball_out[6]~9_combout\ & ( \bl|Add3~5_sumout\ & ( (!\bl|win~2_combout\) # ((!\bl|ball_out[6]~8_combout\ & ((\bl|Add1~5_sumout\))) # (\bl|ball_out[6]~8_combout\ & (\br|ball_out\(4)))) ) ) ) # ( 
-- !\bl|ball_out[6]~9_combout\ & ( \bl|Add3~5_sumout\ ) ) # ( \bl|ball_out[6]~9_combout\ & ( !\bl|Add3~5_sumout\ & ( (!\bl|win~2_combout\) # ((!\bl|ball_out[6]~8_combout\ & ((\bl|Add1~5_sumout\))) # (\bl|ball_out[6]~8_combout\ & (\br|ball_out\(4)))) ) ) ) # 
-- ( !\bl|ball_out[6]~9_combout\ & ( !\bl|Add3~5_sumout\ & ( (!\bl|win~2_combout\) # (\bl|ball_out[6]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110011011110111111111111111111111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_ball_out[6]~8_combout\,
	datab => \bl|ALT_INV_win~2_combout\,
	datac => \br|ALT_INV_ball_out\(4),
	datad => \bl|ALT_INV_Add1~5_sumout\,
	datae => \bl|ALT_INV_ball_out[6]~9_combout\,
	dataf => \bl|ALT_INV_Add3~5_sumout\,
	combout => \bl|ball_out[4]~11_combout\);

-- Location: LABCELL_X40_Y27_N3
\br|ball_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|ball_out~3_combout\ = ( \bl|ball_out[4]~11_combout\ ) # ( !\bl|ball_out[4]~11_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \bl|ALT_INV_ball_out[4]~11_combout\,
	combout => \br|ball_out~3_combout\);

-- Location: FF_X40_Y27_N5
\br|ball_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|ball_out~3_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(4));

-- Location: MLABCELL_X39_Y27_N18
\bl|ball_out[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[5]~12_combout\ = ( \bl|win~2_combout\ & ( \bl|ball_out[6]~8_combout\ & ( (!\bl|ball_out[6]~9_combout\) # (\br|ball_out\(5)) ) ) ) # ( !\bl|win~2_combout\ & ( \bl|ball_out[6]~8_combout\ ) ) # ( \bl|win~2_combout\ & ( 
-- !\bl|ball_out[6]~8_combout\ & ( (!\bl|ball_out[6]~9_combout\ & ((\bl|Add3~9_sumout\))) # (\bl|ball_out[6]~9_combout\ & (\bl|Add1~9_sumout\)) ) ) ) # ( !\bl|win~2_combout\ & ( !\bl|ball_out[6]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000110110001101111111111111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_ball_out[6]~9_combout\,
	datab => \bl|ALT_INV_Add1~9_sumout\,
	datac => \bl|ALT_INV_Add3~9_sumout\,
	datad => \br|ALT_INV_ball_out\(5),
	datae => \bl|ALT_INV_win~2_combout\,
	dataf => \bl|ALT_INV_ball_out[6]~8_combout\,
	combout => \bl|ball_out[5]~12_combout\);

-- Location: LABCELL_X36_Y26_N15
\br|ball_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|ball_out~4_combout\ = ( \KEY[0]~input_o\ & ( \bl|ball_out[5]~12_combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_ball_out[5]~12_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \br|ball_out~4_combout\);

-- Location: FF_X36_Y26_N17
\br|ball_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|ball_out~4_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(5));

-- Location: LABCELL_X35_Y26_N12
\bl|always0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~10_combout\ = ( !\p2|p_out[1]~1_combout\ & ( \p2|p_out[1]~0_combout\ & ( (!\br|ball_out\(4) & ((!\SW[0]~input_o\ & ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)))) ) ) ) # ( \p2|p_out[1]~1_combout\ & ( 
-- !\p2|p_out[1]~0_combout\ & ( (!\br|ball_out\(4) & ((!\SW[0]~input_o\ & ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)))) ) ) ) # ( !\p2|p_out[1]~1_combout\ & ( !\p2|p_out[1]~0_combout\ & ( (!\br|ball_out\(4) & ((!\SW[0]~input_o\ & 
-- ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~13_sumout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \br|ALT_INV_ball_out\(4),
	datad => \p2|ALT_INV_Add1~13_sumout\,
	datae => \p2|ALT_INV_p_out[1]~1_combout\,
	dataf => \p2|ALT_INV_p_out[1]~0_combout\,
	combout => \bl|always0~10_combout\);

-- Location: LABCELL_X35_Y26_N54
\bl|always0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~11_combout\ = ( \p2|Add1~17_sumout\ & ( \p2|Add0~17_sumout\ & ( (!\br|ball_out\(5) & ((!\SW[0]~input_o\) # ((!\p2|p_out[1]~8_combout\) # (\bl|always0~10_combout\)))) # (\br|ball_out\(5) & (\bl|always0~10_combout\ & ((!\SW[0]~input_o\) # 
-- (!\p2|p_out[1]~8_combout\)))) ) ) ) # ( !\p2|Add1~17_sumout\ & ( \p2|Add0~17_sumout\ & ( (!\br|ball_out\(5) & ((!\SW[0]~input_o\ $ (!\p2|p_out[1]~8_combout\)) # (\bl|always0~10_combout\))) # (\br|ball_out\(5) & (\bl|always0~10_combout\ & (!\SW[0]~input_o\ 
-- $ (!\p2|p_out[1]~8_combout\)))) ) ) ) # ( \p2|Add1~17_sumout\ & ( !\p2|Add0~17_sumout\ & ( (!\SW[0]~input_o\ & ((!\br|ball_out\(5)) # (\bl|always0~10_combout\))) # (\SW[0]~input_o\ & (!\br|ball_out\(5) & \bl|always0~10_combout\)) ) ) ) # ( 
-- !\p2|Add1~17_sumout\ & ( !\p2|Add0~17_sumout\ & ( (!\br|ball_out\(5) & (((!\SW[0]~input_o\ & \p2|p_out[1]~8_combout\)) # (\bl|always0~10_combout\))) # (\br|ball_out\(5) & (!\SW[0]~input_o\ & (\p2|p_out[1]~8_combout\ & \bl|always0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011110010101000001111101001100000111101101110000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \p2|ALT_INV_p_out[1]~8_combout\,
	datac => \br|ALT_INV_ball_out\(5),
	datad => \bl|ALT_INV_always0~10_combout\,
	datae => \p2|ALT_INV_Add1~17_sumout\,
	dataf => \p2|ALT_INV_Add0~17_sumout\,
	combout => \bl|always0~11_combout\);

-- Location: MLABCELL_X34_Y26_N54
\bl|LessThan6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan6~1_combout\ = ( \p2|Add0~21_sumout\ & ( \p2|Add1~21_sumout\ & ( !\br|ball_out\(6) $ (((\p2|p_out[1]~0_combout\ & (\SW[0]~input_o\ & \p2|p_out[1]~1_combout\)))) ) ) ) # ( !\p2|Add0~21_sumout\ & ( \p2|Add1~21_sumout\ & ( !\SW[0]~input_o\ $ 
-- (\br|ball_out\(6)) ) ) ) # ( \p2|Add0~21_sumout\ & ( !\p2|Add1~21_sumout\ & ( !\SW[0]~input_o\ $ (!\br|ball_out\(6) $ (((\p2|p_out[1]~0_combout\ & \p2|p_out[1]~1_combout\)))) ) ) ) # ( !\p2|Add0~21_sumout\ & ( !\p2|Add1~21_sumout\ & ( !\br|ball_out\(6) $ 
-- (((!\p2|p_out[1]~0_combout\) # ((!\p2|p_out[1]~1_combout\) # (\SW[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001011001111000110100111000011110000111111000011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~0_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \br|ALT_INV_ball_out\(6),
	datad => \p2|ALT_INV_p_out[1]~1_combout\,
	datae => \p2|ALT_INV_Add0~21_sumout\,
	dataf => \p2|ALT_INV_Add1~21_sumout\,
	combout => \bl|LessThan6~1_combout\);

-- Location: MLABCELL_X34_Y26_N0
\bl|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan6~0_combout\ = ( \p2|Add0~21_sumout\ & ( \p2|Add1~21_sumout\ & ( (!\br|ball_out\(6) & ((!\p2|p_out[1]~0_combout\) # ((!\SW[0]~input_o\) # (!\p2|p_out[1]~1_combout\)))) ) ) ) # ( !\p2|Add0~21_sumout\ & ( \p2|Add1~21_sumout\ & ( 
-- (!\SW[0]~input_o\ & !\br|ball_out\(6)) ) ) ) # ( \p2|Add0~21_sumout\ & ( !\p2|Add1~21_sumout\ & ( (!\br|ball_out\(6) & (!\SW[0]~input_o\ $ (((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\))))) ) ) ) # ( !\p2|Add0~21_sumout\ & ( 
-- !\p2|Add1~21_sumout\ & ( (\p2|p_out[1]~0_combout\ & (!\SW[0]~input_o\ & (!\br|ball_out\(6) & \p2|p_out[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000001100000110000011000000110000001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~0_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \br|ALT_INV_ball_out\(6),
	datad => \p2|ALT_INV_p_out[1]~1_combout\,
	datae => \p2|ALT_INV_Add0~21_sumout\,
	dataf => \p2|ALT_INV_Add1~21_sumout\,
	combout => \bl|LessThan6~0_combout\);

-- Location: LABCELL_X35_Y26_N0
\bl|LessThan6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan6~3_combout\ = ( \SW[0]~input_o\ & ( \p2|Add0~13_sumout\ & ( !\br|ball_out\(4) $ (((\p2|p_out[1]~1_combout\ & \p2|p_out[1]~0_combout\))) ) ) ) # ( !\SW[0]~input_o\ & ( \p2|Add0~13_sumout\ & ( !\br|ball_out\(4) $ (((!\p2|Add1~13_sumout\) # 
-- ((\p2|p_out[1]~1_combout\ & \p2|p_out[1]~0_combout\)))) ) ) ) # ( \SW[0]~input_o\ & ( !\p2|Add0~13_sumout\ & ( \br|ball_out\(4) ) ) ) # ( !\SW[0]~input_o\ & ( !\p2|Add0~13_sumout\ & ( !\br|ball_out\(4) $ (((!\p2|Add1~13_sumout\) # 
-- ((\p2|p_out[1]~1_combout\ & \p2|p_out[1]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111100001000011110000111100001111111000011110000111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~1_combout\,
	datab => \p2|ALT_INV_p_out[1]~0_combout\,
	datac => \br|ALT_INV_ball_out\(4),
	datad => \p2|ALT_INV_Add1~13_sumout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \p2|ALT_INV_Add0~13_sumout\,
	combout => \bl|LessThan6~3_combout\);

-- Location: LABCELL_X35_Y26_N18
\bl|always0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~9_combout\ = ( \p2|Add1~17_sumout\ & ( \p2|Add0~17_sumout\ & ( (!\bl|LessThan6~3_combout\ & (!\br|ball_out\(5) $ (((!\p2|p_out[1]~8_combout\) # (!\SW[0]~input_o\))))) ) ) ) # ( !\p2|Add1~17_sumout\ & ( \p2|Add0~17_sumout\ & ( 
-- (!\bl|LessThan6~3_combout\ & (!\p2|p_out[1]~8_combout\ $ (!\br|ball_out\(5) $ (!\SW[0]~input_o\)))) ) ) ) # ( \p2|Add1~17_sumout\ & ( !\p2|Add0~17_sumout\ & ( (!\bl|LessThan6~3_combout\ & (!\br|ball_out\(5) $ (!\SW[0]~input_o\))) ) ) ) # ( 
-- !\p2|Add1~17_sumout\ & ( !\p2|Add0~17_sumout\ & ( (!\bl|LessThan6~3_combout\ & (!\br|ball_out\(5) $ (((\p2|p_out[1]~8_combout\ & !\SW[0]~input_o\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010100000000010101010000010000010001010000000101000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_LessThan6~3_combout\,
	datab => \p2|ALT_INV_p_out[1]~8_combout\,
	datac => \br|ALT_INV_ball_out\(5),
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \p2|ALT_INV_Add1~17_sumout\,
	dataf => \p2|ALT_INV_Add0~17_sumout\,
	combout => \bl|always0~9_combout\);

-- Location: LABCELL_X33_Y27_N24
\bl|always0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~7_combout\ = ( \p2|Add1~1_sumout\ & ( \SW[0]~input_o\ & ( (\p2|Add0~1_sumout\ & (!\br|ball_out\(2) & ((!\p2|p_out[1]~1_combout\) # (!\p2|p_out[1]~0_combout\)))) ) ) ) # ( !\p2|Add1~1_sumout\ & ( \SW[0]~input_o\ & ( (\p2|Add0~1_sumout\ & 
-- (!\br|ball_out\(2) & ((!\p2|p_out[1]~1_combout\) # (!\p2|p_out[1]~0_combout\)))) ) ) ) # ( \p2|Add1~1_sumout\ & ( !\SW[0]~input_o\ & ( !\br|ball_out\(2) ) ) ) # ( !\p2|Add1~1_sumout\ & ( !\SW[0]~input_o\ & ( (\p2|p_out[1]~1_combout\ & 
-- (\p2|p_out[1]~0_combout\ & !\br|ball_out\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000111111110000000000001110000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~1_combout\,
	datab => \p2|ALT_INV_p_out[1]~0_combout\,
	datac => \p2|ALT_INV_Add0~1_sumout\,
	datad => \br|ALT_INV_ball_out\(2),
	datae => \p2|ALT_INV_Add1~1_sumout\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \bl|always0~7_combout\);

-- Location: LABCELL_X33_Y27_N6
\bl|always0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~8_combout\ = ( \SW[0]~input_o\ & ( \p2|Add1~9_sumout\ & ( (!\br|ball_out\(3) & (((\p2|Add0~9_sumout\ & !\p2|p_out[1]~8_combout\)) # (\bl|always0~7_combout\))) # (\br|ball_out\(3) & (\p2|Add0~9_sumout\ & (\bl|always0~7_combout\ & 
-- !\p2|p_out[1]~8_combout\))) ) ) ) # ( !\SW[0]~input_o\ & ( \p2|Add1~9_sumout\ & ( (!\br|ball_out\(3) & ((!\p2|p_out[1]~8_combout\) # (\bl|always0~7_combout\))) # (\br|ball_out\(3) & (\bl|always0~7_combout\ & !\p2|p_out[1]~8_combout\)) ) ) ) # ( 
-- \SW[0]~input_o\ & ( !\p2|Add1~9_sumout\ & ( (!\br|ball_out\(3) & (((\p2|Add0~9_sumout\ & !\p2|p_out[1]~8_combout\)) # (\bl|always0~7_combout\))) # (\br|ball_out\(3) & (\p2|Add0~9_sumout\ & (\bl|always0~7_combout\ & !\p2|p_out[1]~8_combout\))) ) ) ) # ( 
-- !\SW[0]~input_o\ & ( !\p2|Add1~9_sumout\ & ( (!\br|ball_out\(3) & \bl|always0~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001010110000101010101111000010100010101100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(3),
	datab => \p2|ALT_INV_Add0~9_sumout\,
	datac => \bl|ALT_INV_always0~7_combout\,
	datad => \p2|ALT_INV_p_out[1]~8_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \p2|ALT_INV_Add1~9_sumout\,
	combout => \bl|always0~8_combout\);

-- Location: MLABCELL_X34_Y26_N21
\bl|always0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~5_combout\ = ( \p2|Add1~25_sumout\ & ( !\br|ball_out\(0) & ( (!\SW[0]~input_o\) # ((\p2|Add0~25_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) ) ) # ( !\p2|Add1~25_sumout\ & ( !\br|ball_out\(0) & ( (!\SW[0]~input_o\ & 
-- (\p2|p_out[1]~0_combout\ & (\p2|p_out[1]~1_combout\))) # (\SW[0]~input_o\ & (\p2|Add0~25_sumout\ & ((!\p2|p_out[1]~0_combout\) # (!\p2|p_out[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110110110011001111111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~0_combout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \p2|ALT_INV_p_out[1]~1_combout\,
	datad => \p2|ALT_INV_Add0~25_sumout\,
	datae => \p2|ALT_INV_Add1~25_sumout\,
	dataf => \br|ALT_INV_ball_out\(0),
	combout => \bl|always0~5_combout\);

-- Location: LABCELL_X33_Y27_N12
\bl|LessThan6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan6~2_combout\ = ( \p2|p_out[1]~0_combout\ & ( \br|ball_out\(3) & ( ((!\SW[0]~input_o\ & ((!\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & (!\p2|Add0~9_sumout\))) # (\p2|p_out[1]~1_combout\) ) ) ) # ( !\p2|p_out[1]~0_combout\ & ( \br|ball_out\(3) & 
-- ( (!\SW[0]~input_o\ & ((!\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & (!\p2|Add0~9_sumout\)) ) ) ) # ( \p2|p_out[1]~0_combout\ & ( !\br|ball_out\(3) & ( (!\p2|p_out[1]~1_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & 
-- (\p2|Add0~9_sumout\)))) ) ) ) # ( !\p2|p_out[1]~0_combout\ & ( !\br|ball_out\(3) & ( (!\SW[0]~input_o\ & ((\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000101010001011111100000011001111110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[1]~1_combout\,
	datab => \p2|ALT_INV_Add0~9_sumout\,
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \p2|ALT_INV_Add1~9_sumout\,
	datae => \p2|ALT_INV_p_out[1]~0_combout\,
	dataf => \br|ALT_INV_ball_out\(3),
	combout => \bl|LessThan6~2_combout\);

-- Location: LABCELL_X36_Y26_N6
\bl|always0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~6_combout\ = ( \bl|always0~5_combout\ & ( !\bl|LessThan6~2_combout\ & ( (!\br|ball_out\(1) & (!\p2|p_out[2]~2_combout\ $ ((\br|ball_out\(2))))) # (\br|ball_out\(1) & (\p2|p_out[1]~3_combout\ & (!\p2|p_out[2]~2_combout\ $ (\br|ball_out\(2))))) 
-- ) ) ) # ( !\bl|always0~5_combout\ & ( !\bl|LessThan6~2_combout\ & ( (!\br|ball_out\(1) & (\p2|p_out[1]~3_combout\ & (!\p2|p_out[2]~2_combout\ $ (\br|ball_out\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000100100001001010010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[2]~2_combout\,
	datab => \br|ALT_INV_ball_out\(1),
	datac => \br|ALT_INV_ball_out\(2),
	datad => \p2|ALT_INV_p_out[1]~3_combout\,
	datae => \bl|ALT_INV_always0~5_combout\,
	dataf => \bl|ALT_INV_LessThan6~2_combout\,
	combout => \bl|always0~6_combout\);

-- Location: LABCELL_X36_Y26_N0
\bl|always0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~12_combout\ = ( \bl|always0~8_combout\ & ( \bl|always0~6_combout\ & ( (!\bl|LessThan6~0_combout\ & (((!\bl|always0~11_combout\ & !\bl|always0~9_combout\)) # (\bl|LessThan6~1_combout\))) ) ) ) # ( !\bl|always0~8_combout\ & ( 
-- \bl|always0~6_combout\ & ( (!\bl|LessThan6~0_combout\ & (((!\bl|always0~11_combout\ & !\bl|always0~9_combout\)) # (\bl|LessThan6~1_combout\))) ) ) ) # ( \bl|always0~8_combout\ & ( !\bl|always0~6_combout\ & ( (!\bl|LessThan6~0_combout\ & 
-- (((!\bl|always0~11_combout\ & !\bl|always0~9_combout\)) # (\bl|LessThan6~1_combout\))) ) ) ) # ( !\bl|always0~8_combout\ & ( !\bl|always0~6_combout\ & ( (!\bl|LessThan6~0_combout\ & ((!\bl|always0~11_combout\) # (\bl|LessThan6~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100000011000010110000001100001011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~11_combout\,
	datab => \bl|ALT_INV_LessThan6~1_combout\,
	datac => \bl|ALT_INV_LessThan6~0_combout\,
	datad => \bl|ALT_INV_always0~9_combout\,
	datae => \bl|ALT_INV_always0~8_combout\,
	dataf => \bl|ALT_INV_always0~6_combout\,
	combout => \bl|always0~12_combout\);

-- Location: LABCELL_X35_Y26_N30
\bl|Add9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~29_sumout\ = SUM(( \p2|p_out[0]~9_combout\ ) + ( VCC ) + ( !VCC ))
-- \bl|Add9~30\ = CARRY(( \p2|p_out[0]~9_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_p_out[0]~9_combout\,
	cin => GND,
	sumout => \bl|Add9~29_sumout\,
	cout => \bl|Add9~30\);

-- Location: LABCELL_X35_Y26_N33
\bl|Add9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~25_sumout\ = SUM(( (!\p2|p_out[1]~8_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~5_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~5_sumout\)))) ) + ( VCC ) + ( \bl|Add9~30\ ))
-- \bl|Add9~26\ = CARRY(( (!\p2|p_out[1]~8_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~5_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~5_sumout\)))) ) + ( VCC ) + ( \bl|Add9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~5_sumout\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \p2|ALT_INV_p_out[1]~8_combout\,
	datad => \p2|ALT_INV_Add1~5_sumout\,
	cin => \bl|Add9~30\,
	sumout => \bl|Add9~25_sumout\,
	cout => \bl|Add9~26\);

-- Location: LABCELL_X35_Y26_N36
\bl|Add9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~21_sumout\ = SUM(( \p2|p_out[2]~2_combout\ ) + ( VCC ) + ( \bl|Add9~26\ ))
-- \bl|Add9~22\ = CARRY(( \p2|p_out[2]~2_combout\ ) + ( VCC ) + ( \bl|Add9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \p2|ALT_INV_p_out[2]~2_combout\,
	cin => \bl|Add9~26\,
	sumout => \bl|Add9~21_sumout\,
	cout => \bl|Add9~22\);

-- Location: LABCELL_X35_Y26_N39
\bl|Add9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~17_sumout\ = SUM(( VCC ) + ( (!\p2|p_out[1]~8_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~9_sumout\)))) ) + ( \bl|Add9~22\ ))
-- \bl|Add9~18\ = CARRY(( VCC ) + ( (!\p2|p_out[1]~8_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~9_sumout\)))) ) + ( \bl|Add9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110011101100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~9_sumout\,
	datab => \p2|ALT_INV_p_out[1]~8_combout\,
	datac => \ALT_INV_SW[0]~input_o\,
	dataf => \p2|ALT_INV_Add1~9_sumout\,
	cin => \bl|Add9~22\,
	sumout => \bl|Add9~17_sumout\,
	cout => \bl|Add9~18\);

-- Location: LABCELL_X35_Y26_N42
\bl|Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~1_sumout\ = SUM(( (!\p2|p_out[1]~8_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)))) ) + ( GND ) + ( \bl|Add9~18\ ))
-- \bl|Add9~2\ = CARRY(( (!\p2|p_out[1]~8_combout\ & ((!\SW[0]~input_o\ & ((\p2|Add1~13_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~13_sumout\)))) ) + ( GND ) + ( \bl|Add9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \p2|ALT_INV_p_out[1]~8_combout\,
	datac => \p2|ALT_INV_Add0~13_sumout\,
	datad => \p2|ALT_INV_Add1~13_sumout\,
	cin => \bl|Add9~18\,
	sumout => \bl|Add9~1_sumout\,
	cout => \bl|Add9~2\);

-- Location: LABCELL_X36_Y26_N54
\bl|always0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~3_combout\ = ( \bl|Add9~29_sumout\ & ( (\br|ball_out\(1) & !\bl|Add9~25_sumout\) ) ) # ( !\bl|Add9~29_sumout\ & ( (!\br|ball_out\(1) & (\br|ball_out\(0) & !\bl|Add9~25_sumout\)) # (\br|ball_out\(1) & ((!\bl|Add9~25_sumout\) # 
-- (\br|ball_out\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100000011001111110000001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_ball_out\(1),
	datac => \br|ALT_INV_ball_out\(0),
	datad => \bl|ALT_INV_Add9~25_sumout\,
	dataf => \bl|ALT_INV_Add9~29_sumout\,
	combout => \bl|always0~3_combout\);

-- Location: LABCELL_X36_Y26_N12
\bl|always0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~4_combout\ = ( \bl|Add9~17_sumout\ & ( (\br|ball_out\(3) & ((!\br|ball_out\(2) & (!\bl|Add9~21_sumout\ & \bl|always0~3_combout\)) # (\br|ball_out\(2) & ((!\bl|Add9~21_sumout\) # (\bl|always0~3_combout\))))) ) ) # ( !\bl|Add9~17_sumout\ & ( 
-- ((!\br|ball_out\(2) & (!\bl|Add9~21_sumout\ & \bl|always0~3_combout\)) # (\br|ball_out\(2) & ((!\bl|Add9~21_sumout\) # (\bl|always0~3_combout\)))) # (\br|ball_out\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110111111111010011011111111100000000010011010000000001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(2),
	datab => \bl|ALT_INV_Add9~21_sumout\,
	datac => \bl|ALT_INV_always0~3_combout\,
	datad => \br|ALT_INV_ball_out\(3),
	dataf => \bl|ALT_INV_Add9~17_sumout\,
	combout => \bl|always0~4_combout\);

-- Location: LABCELL_X35_Y26_N45
\bl|Add9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~13_sumout\ = SUM(( \p2|p_out[5]~6_combout\ ) + ( GND ) + ( \bl|Add9~2\ ))
-- \bl|Add9~14\ = CARRY(( \p2|p_out[5]~6_combout\ ) + ( GND ) + ( \bl|Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \p2|ALT_INV_p_out[5]~6_combout\,
	cin => \bl|Add9~2\,
	sumout => \bl|Add9~13_sumout\,
	cout => \bl|Add9~14\);

-- Location: LABCELL_X35_Y26_N48
\bl|Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~5_sumout\ = SUM(( \p2|p_out[6]~7_combout\ ) + ( GND ) + ( \bl|Add9~14\ ))
-- \bl|Add9~6\ = CARRY(( \p2|p_out[6]~7_combout\ ) + ( GND ) + ( \bl|Add9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \p2|ALT_INV_p_out[6]~7_combout\,
	cin => \bl|Add9~14\,
	sumout => \bl|Add9~5_sumout\,
	cout => \bl|Add9~6\);

-- Location: LABCELL_X35_Y26_N51
\bl|Add9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add9~9_sumout\ = SUM(( GND ) + ( GND ) + ( \bl|Add9~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \bl|Add9~6\,
	sumout => \bl|Add9~9_sumout\);

-- Location: LABCELL_X36_Y26_N27
\bl|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~2_combout\ = ( \bl|Add9~13_sumout\ & ( (\br|ball_out\(6) & (!\bl|Add9~9_sumout\ & !\bl|Add9~5_sumout\)) ) ) # ( !\bl|Add9~13_sumout\ & ( (!\bl|Add9~9_sumout\ & ((!\br|ball_out\(5) & (\br|ball_out\(6) & !\bl|Add9~5_sumout\)) # (\br|ball_out\(5) 
-- & ((!\bl|Add9~5_sumout\) # (\br|ball_out\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000010000011100000001000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(5),
	datab => \br|ALT_INV_ball_out\(6),
	datac => \bl|ALT_INV_Add9~9_sumout\,
	datad => \bl|ALT_INV_Add9~5_sumout\,
	dataf => \bl|ALT_INV_Add9~13_sumout\,
	combout => \bl|always0~2_combout\);

-- Location: LABCELL_X36_Y26_N24
\bl|LessThan7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan7~0_combout\ = ( !\bl|Add9~9_sumout\ & ( (!\br|ball_out\(5) & (!\bl|Add9~13_sumout\ & (!\br|ball_out\(6) $ (\bl|Add9~5_sumout\)))) # (\br|ball_out\(5) & (\bl|Add9~13_sumout\ & (!\br|ball_out\(6) $ (\bl|Add9~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(5),
	datab => \br|ALT_INV_ball_out\(6),
	datac => \bl|ALT_INV_Add9~13_sumout\,
	datad => \bl|ALT_INV_Add9~5_sumout\,
	dataf => \bl|ALT_INV_Add9~9_sumout\,
	combout => \bl|LessThan7~0_combout\);

-- Location: LABCELL_X36_Y26_N18
\bl|always0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~13_combout\ = ( !\bl|always0~2_combout\ & ( \bl|LessThan7~0_combout\ & ( (\bl|always0~12_combout\ & ((!\bl|Add9~1_sumout\ & (!\br|ball_out\(4) & !\bl|always0~4_combout\)) # (\bl|Add9~1_sumout\ & ((!\br|ball_out\(4)) # 
-- (!\bl|always0~4_combout\))))) ) ) ) # ( !\bl|always0~2_combout\ & ( !\bl|LessThan7~0_combout\ & ( \bl|always0~12_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010001000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~12_combout\,
	datab => \bl|ALT_INV_Add9~1_sumout\,
	datac => \br|ALT_INV_ball_out\(4),
	datad => \bl|ALT_INV_always0~4_combout\,
	datae => \bl|ALT_INV_always0~2_combout\,
	dataf => \bl|ALT_INV_LessThan7~0_combout\,
	combout => \bl|always0~13_combout\);

-- Location: LABCELL_X42_Y26_N0
\bl|Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~1_sumout\ = SUM(( \br|ball_out\(7) ) + ( VCC ) + ( !VCC ))
-- \bl|Add10~2\ = CARRY(( \br|ball_out\(7) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \br|ALT_INV_ball_out\(7),
	cin => GND,
	sumout => \bl|Add10~1_sumout\,
	cout => \bl|Add10~2\);

-- Location: LABCELL_X42_Y26_N3
\bl|Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~13_sumout\ = SUM(( \br|ball_out\(8) ) + ( !\br|direction_out\(1) ) + ( \bl|Add10~2\ ))
-- \bl|Add10~14\ = CARRY(( \br|ball_out\(8) ) + ( !\br|direction_out\(1) ) + ( \bl|Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(8),
	datac => \br|ALT_INV_direction_out\(1),
	cin => \bl|Add10~2\,
	sumout => \bl|Add10~13_sumout\,
	cout => \bl|Add10~14\);

-- Location: LABCELL_X42_Y26_N6
\bl|Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~9_sumout\ = SUM(( \br|ball_out\(9) ) + ( !\br|direction_out\(1) ) + ( \bl|Add10~14\ ))
-- \bl|Add10~10\ = CARRY(( \br|ball_out\(9) ) + ( !\br|direction_out\(1) ) + ( \bl|Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_direction_out\(1),
	datac => \br|ALT_INV_ball_out\(9),
	cin => \bl|Add10~14\,
	sumout => \bl|Add10~9_sumout\,
	cout => \bl|Add10~10\);

-- Location: LABCELL_X42_Y27_N54
\bl|ball_out[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[9]~2_combout\ = ( \bl|win~2_combout\ & ( (!\bl|Equal1~1_combout\ & ((\bl|Add10~9_sumout\) # (\bl|Equal2~1_combout\))) ) ) # ( !\bl|win~2_combout\ & ( (\bl|Equal2~1_combout\ & !\bl|Equal1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Equal2~1_combout\,
	datac => \bl|ALT_INV_Add10~9_sumout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	dataf => \bl|ALT_INV_win~2_combout\,
	combout => \bl|ball_out[9]~2_combout\);

-- Location: FF_X42_Y26_N35
\br|ball_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[9]~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(9));

-- Location: LABCELL_X42_Y26_N9
\bl|Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~5_sumout\ = SUM(( !\br|direction_out\(1) ) + ( \br|ball_out\(10) ) + ( \bl|Add10~10\ ))
-- \bl|Add10~6\ = CARRY(( !\br|direction_out\(1) ) + ( \br|ball_out\(10) ) + ( \bl|Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_direction_out\(1),
	dataf => \br|ALT_INV_ball_out\(10),
	cin => \bl|Add10~10\,
	sumout => \bl|Add10~5_sumout\,
	cout => \bl|Add10~6\);

-- Location: LABCELL_X42_Y26_N12
\bl|Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~17_sumout\ = SUM(( !\br|direction_out\(1) ) + ( \br|ball_out\(11) ) + ( \bl|Add10~6\ ))
-- \bl|Add10~18\ = CARRY(( !\br|direction_out\(1) ) + ( \br|ball_out\(11) ) + ( \bl|Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(11),
	datad => \br|ALT_INV_direction_out\(1),
	cin => \bl|Add10~6\,
	sumout => \bl|Add10~17_sumout\,
	cout => \bl|Add10~18\);

-- Location: LABCELL_X42_Y26_N15
\bl|Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~29_sumout\ = SUM(( !\br|direction_out\(1) ) + ( \br|ball_out\(12) ) + ( \bl|Add10~18\ ))
-- \bl|Add10~30\ = CARRY(( !\br|direction_out\(1) ) + ( \br|ball_out\(12) ) + ( \bl|Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_direction_out\(1),
	dataf => \br|ALT_INV_ball_out\(12),
	cin => \bl|Add10~18\,
	sumout => \bl|Add10~29_sumout\,
	cout => \bl|Add10~30\);

-- Location: LABCELL_X42_Y26_N57
\bl|ball_out[12]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[12]~7_combout\ = ( \bl|Equal1~1_combout\ & ( (\bl|Add10~29_sumout\ & ((!\bl|win~2_combout\) # (\bl|Equal2~1_combout\))) ) ) # ( !\bl|Equal1~1_combout\ & ( (!\bl|Equal2~1_combout\ & (\bl|Add10~29_sumout\ & \bl|win~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal2~1_combout\,
	datac => \bl|ALT_INV_Add10~29_sumout\,
	datad => \bl|ALT_INV_win~2_combout\,
	dataf => \bl|ALT_INV_Equal1~1_combout\,
	combout => \bl|ball_out[12]~7_combout\);

-- Location: FF_X42_Y26_N32
\br|ball_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[12]~7_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(12));

-- Location: LABCELL_X42_Y26_N18
\bl|Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~21_sumout\ = SUM(( !\br|direction_out\(1) ) + ( \br|ball_out\(13) ) + ( \bl|Add10~30\ ))
-- \bl|Add10~22\ = CARRY(( !\br|direction_out\(1) ) + ( \br|ball_out\(13) ) + ( \bl|Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_ball_out\(13),
	datad => \br|ALT_INV_direction_out\(1),
	cin => \bl|Add10~30\,
	sumout => \bl|Add10~21_sumout\,
	cout => \bl|Add10~22\);

-- Location: LABCELL_X40_Y26_N39
\bl|ball_out[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[13]~5_combout\ = ( \bl|Add10~21_sumout\ & ( \bl|speed_out[3]~0_combout\ ) ) # ( !\bl|Add10~21_sumout\ & ( \bl|speed_out[3]~0_combout\ & ( !\bl|win~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_win~2_combout\,
	datae => \bl|ALT_INV_Add10~21_sumout\,
	dataf => \bl|ALT_INV_speed_out[3]~0_combout\,
	combout => \bl|ball_out[13]~5_combout\);

-- Location: LABCELL_X42_Y26_N42
\br|ball_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|ball_out~1_combout\ = ( \bl|ball_out[13]~5_combout\ ) # ( !\bl|ball_out[13]~5_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \bl|ALT_INV_ball_out[13]~5_combout\,
	combout => \br|ball_out~1_combout\);

-- Location: FF_X42_Y26_N44
\br|ball_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|ball_out~1_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(13));

-- Location: LABCELL_X42_Y26_N45
\bl|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~0_combout\ = ( \br|ball_out\(6) & ( (\br|ball_out\(11) & (\br|ball_out\(13) & (\br|ball_out\(5) & !\br|ball_out\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(11),
	datab => \br|ALT_INV_ball_out\(13),
	datac => \br|ALT_INV_ball_out\(5),
	datad => \br|ALT_INV_ball_out\(7),
	dataf => \br|ALT_INV_ball_out\(6),
	combout => \bl|always0~0_combout\);

-- Location: LABCELL_X42_Y26_N39
\bl|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|always0~1_combout\ = ( \br|ball_out\(3) & ( (\bl|Equal4~0_combout\ & \bl|always0~0_combout\) ) ) # ( !\br|ball_out\(3) & ( (\bl|Equal4~0_combout\ & (\bl|always0~0_combout\ & \br|ball_out\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal4~0_combout\,
	datac => \bl|ALT_INV_always0~0_combout\,
	datad => \br|ALT_INV_ball_out\(4),
	dataf => \br|ALT_INV_ball_out\(3),
	combout => \bl|always0~1_combout\);

-- Location: LABCELL_X42_Y26_N36
\bl|ball_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out~0_combout\ = ( !\bl|always0~1_combout\ & ( \bl|Add10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_Add10~1_sumout\,
	dataf => \bl|ALT_INV_always0~1_combout\,
	combout => \bl|ball_out~0_combout\);

-- Location: FF_X42_Y26_N2
\br|ball_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(7));

-- Location: LABCELL_X40_Y26_N33
\bl|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal4~1_combout\ = ( !\br|ball_out\(13) & ( !\br|ball_out\(11) & ( \br|ball_out\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \br|ALT_INV_ball_out\(7),
	datae => \br|ALT_INV_ball_out\(13),
	dataf => \br|ALT_INV_ball_out\(11),
	combout => \bl|Equal4~1_combout\);

-- Location: LABCELL_X43_Y26_N51
\bl|win~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|win~0_combout\ = ( \bl|Equal4~0_combout\ & ( ((\bl|direction_out~1_combout\ & \bl|always0~1_combout\)) # (\bl|Equal4~1_combout\) ) ) # ( !\bl|Equal4~0_combout\ & ( (\bl|direction_out~1_combout\ & \bl|always0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Equal4~1_combout\,
	datac => \bl|ALT_INV_direction_out~1_combout\,
	datad => \bl|ALT_INV_always0~1_combout\,
	dataf => \bl|ALT_INV_Equal4~0_combout\,
	combout => \bl|win~0_combout\);

-- Location: LABCELL_X42_Y26_N21
\bl|Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add10~25_sumout\ = SUM(( \br|ball_out\(14) ) + ( !\br|direction_out\(1) ) + ( \bl|Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(14),
	datac => \br|ALT_INV_direction_out\(1),
	cin => \bl|Add10~22\,
	sumout => \bl|Add10~25_sumout\);

-- Location: LABCELL_X42_Y27_N18
\bl|ball_out[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[14]~6_combout\ = ( \bl|win~2_combout\ & ( (!\bl|Equal1~1_combout\ & ((\bl|Add10~25_sumout\) # (\bl|Equal2~1_combout\))) ) ) # ( !\bl|win~2_combout\ & ( (\bl|Equal2~1_combout\ & !\bl|Equal1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Equal2~1_combout\,
	datac => \bl|ALT_INV_Add10~25_sumout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	dataf => \bl|ALT_INV_win~2_combout\,
	combout => \bl|ball_out[14]~6_combout\);

-- Location: FF_X42_Y26_N26
\br|ball_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[14]~6_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(14));

-- Location: LABCELL_X42_Y26_N24
\bl|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal2~0_combout\ = ( !\br|ball_out\(12) & ( (!\br|ball_out\(13) & (\br|ball_out\(11) & \br|ball_out\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_ball_out\(13),
	datac => \br|ALT_INV_ball_out\(11),
	datad => \br|ALT_INV_ball_out\(14),
	dataf => \br|ALT_INV_ball_out\(12),
	combout => \bl|Equal2~0_combout\);

-- Location: LABCELL_X42_Y26_N51
\bl|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal3~0_combout\ = ( \br|ball_out\(9) & ( (\br|ball_out\(8) & (\bl|Equal2~0_combout\ & (\br|ball_out\(7) & \br|ball_out\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(8),
	datab => \bl|ALT_INV_Equal2~0_combout\,
	datac => \br|ALT_INV_ball_out\(7),
	datad => \br|ALT_INV_ball_out\(10),
	dataf => \br|ALT_INV_ball_out\(9),
	combout => \bl|Equal3~0_combout\);

-- Location: LABCELL_X42_Y26_N54
\bl|direction_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|direction_out~0_combout\ = ( \bl|always0~1_combout\ & ( (!\bl|Equal2~1_combout\ & (\bl|win~0_combout\ & !\bl|Equal3~0_combout\)) ) ) # ( !\bl|always0~1_combout\ & ( (!\bl|Equal2~1_combout\ & (!\bl|Equal3~0_combout\ & ((\bl|win~0_combout\) # 
-- (\br|direction_out\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000000000001010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal2~1_combout\,
	datab => \br|ALT_INV_direction_out\(1),
	datac => \bl|ALT_INV_win~0_combout\,
	datad => \bl|ALT_INV_Equal3~0_combout\,
	dataf => \bl|ALT_INV_always0~1_combout\,
	combout => \bl|direction_out~0_combout\);

-- Location: LABCELL_X42_Y27_N6
\bl|direction_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|direction_out~1_combout\ = ( \bl|Equal1~1_combout\ & ( \bl|always0~22_combout\ ) ) # ( !\bl|Equal1~1_combout\ & ( \bl|always0~22_combout\ & ( ((\br|direction_out\(1) & (!\bl|always0~13_combout\ & \bl|Equal2~1_combout\))) # 
-- (\bl|direction_out~0_combout\) ) ) ) # ( \bl|Equal1~1_combout\ & ( !\bl|always0~22_combout\ & ( \br|direction_out\(1) ) ) ) # ( !\bl|Equal1~1_combout\ & ( !\bl|always0~22_combout\ & ( ((\br|direction_out\(1) & (!\bl|always0~13_combout\ & 
-- \bl|Equal2~1_combout\))) # (\bl|direction_out~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110101001100110011001101010101011101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_direction_out~0_combout\,
	datab => \br|ALT_INV_direction_out\(1),
	datac => \bl|ALT_INV_always0~13_combout\,
	datad => \bl|ALT_INV_Equal2~1_combout\,
	datae => \bl|ALT_INV_Equal1~1_combout\,
	dataf => \bl|ALT_INV_always0~22_combout\,
	combout => \bl|direction_out~1_combout\);

-- Location: LABCELL_X42_Y27_N12
\br|direction_out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|direction_out~2_combout\ = ( \KEY[0]~input_o\ & ( \bl|direction_out~1_combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_direction_out~1_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \br|direction_out~2_combout\);

-- Location: FF_X42_Y27_N14
\br|direction_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|direction_out~2_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|direction_out\(1));

-- Location: LABCELL_X42_Y27_N36
\bl|ball_out[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[8]~3_combout\ = ( \bl|Add10~13_sumout\ & ( \bl|always0~22_combout\ & ( ((!\bl|Equal2~1_combout\ & ((\bl|win~2_combout\))) # (\bl|Equal2~1_combout\ & (!\bl|always0~13_combout\))) # (\bl|Equal1~1_combout\) ) ) ) # ( !\bl|Add10~13_sumout\ & ( 
-- \bl|always0~22_combout\ & ( ((!\bl|always0~13_combout\ & \bl|Equal2~1_combout\)) # (\bl|Equal1~1_combout\) ) ) ) # ( \bl|Add10~13_sumout\ & ( !\bl|always0~22_combout\ & ( (!\bl|Equal1~1_combout\ & ((!\bl|Equal2~1_combout\ & ((\bl|win~2_combout\))) # 
-- (\bl|Equal2~1_combout\ & (!\bl|always0~13_combout\)))) ) ) ) # ( !\bl|Add10~13_sumout\ & ( !\bl|always0~22_combout\ & ( (!\bl|always0~13_combout\ & (!\bl|Equal1~1_combout\ & \bl|Equal2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000011001000100000110011101110110011111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_always0~13_combout\,
	datab => \bl|ALT_INV_Equal1~1_combout\,
	datac => \bl|ALT_INV_win~2_combout\,
	datad => \bl|ALT_INV_Equal2~1_combout\,
	datae => \bl|ALT_INV_Add10~13_sumout\,
	dataf => \bl|ALT_INV_always0~22_combout\,
	combout => \bl|ball_out[8]~3_combout\);

-- Location: FF_X42_Y27_N53
\br|ball_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[8]~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(8));

-- Location: LABCELL_X42_Y26_N48
\bl|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal2~1_combout\ = ( \br|ball_out\(10) & ( (\br|ball_out\(8) & (\bl|Equal2~0_combout\ & (\br|ball_out\(9) & !\br|ball_out\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(8),
	datab => \bl|ALT_INV_Equal2~0_combout\,
	datac => \br|ALT_INV_ball_out\(9),
	datad => \br|ALT_INV_ball_out\(7),
	dataf => \br|ALT_INV_ball_out\(10),
	combout => \bl|Equal2~1_combout\);

-- Location: LABCELL_X42_Y27_N21
\bl|ball_out[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[10]~1_combout\ = (!\bl|Equal1~1_combout\ & (((\bl|win~2_combout\ & \bl|Add10~5_sumout\)) # (\bl|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100000000001101110000000000110111000000000011011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_win~2_combout\,
	datab => \bl|ALT_INV_Equal2~1_combout\,
	datac => \bl|ALT_INV_Add10~5_sumout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	combout => \bl|ball_out[10]~1_combout\);

-- Location: FF_X42_Y26_N53
\br|ball_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \bl|ball_out[10]~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(10));

-- Location: LABCELL_X42_Y26_N30
\bl|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal4~0_combout\ = ( !\br|ball_out\(14) & ( (!\br|ball_out\(10) & (!\br|ball_out\(9) & (!\br|ball_out\(8) & !\br|ball_out\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(10),
	datab => \br|ALT_INV_ball_out\(9),
	datac => \br|ALT_INV_ball_out\(8),
	datad => \br|ALT_INV_ball_out\(12),
	dataf => \br|ALT_INV_ball_out\(14),
	combout => \bl|Equal4~0_combout\);

-- Location: LABCELL_X43_Y26_N48
\bl|win~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|win~1_combout\ = ( \br|ball_out\(3) & ( (\bl|Equal4~0_combout\ & ((\bl|always0~0_combout\) # (\bl|Equal4~1_combout\))) ) ) # ( !\br|ball_out\(3) & ( (\bl|Equal4~0_combout\ & (((\bl|always0~0_combout\ & \br|ball_out\(4))) # (\bl|Equal4~1_combout\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010101000100010001010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal4~0_combout\,
	datab => \bl|ALT_INV_Equal4~1_combout\,
	datac => \bl|ALT_INV_always0~0_combout\,
	datad => \br|ALT_INV_ball_out\(4),
	dataf => \br|ALT_INV_ball_out\(3),
	combout => \bl|win~1_combout\);

-- Location: LABCELL_X43_Y26_N15
\bl|win~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|win~2_combout\ = ( !\bl|Equal3~0_combout\ & ( !\bl|win~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_win~1_combout\,
	dataf => \bl|ALT_INV_Equal3~0_combout\,
	combout => \bl|win~2_combout\);

-- Location: LABCELL_X42_Y27_N57
\bl|ball_out[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[11]~4_combout\ = ( \bl|Add10~17_sumout\ & ( (!\bl|win~2_combout\) # ((!\bl|Equal1~1_combout\) # (\bl|Equal2~1_combout\)) ) ) # ( !\bl|Add10~17_sumout\ & ( (!\bl|Equal1~1_combout\ & ((!\bl|win~2_combout\) # (\bl|Equal2~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100001011000011111011111110111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_win~2_combout\,
	datab => \bl|ALT_INV_Equal2~1_combout\,
	datac => \bl|ALT_INV_Equal1~1_combout\,
	dataf => \bl|ALT_INV_Add10~17_sumout\,
	combout => \bl|ball_out[11]~4_combout\);

-- Location: LABCELL_X42_Y27_N42
\br|ball_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|ball_out~0_combout\ = ( \KEY[0]~input_o\ & ( \bl|ball_out[11]~4_combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \bl|ALT_INV_ball_out[11]~4_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \br|ball_out~0_combout\);

-- Location: FF_X42_Y27_N44
\br|ball_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|ball_out~0_combout\,
	ena => \fr|rate_counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|ball_out\(11));

-- Location: LABCELL_X42_Y26_N33
\bl|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal1~0_combout\ = ( !\br|ball_out\(14) & ( (!\br|ball_out\(10) & (!\br|ball_out\(12) & !\br|ball_out\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(10),
	datac => \br|ALT_INV_ball_out\(12),
	datad => \br|ALT_INV_ball_out\(9),
	dataf => \br|ALT_INV_ball_out\(14),
	combout => \bl|Equal1~0_combout\);

-- Location: LABCELL_X42_Y26_N27
\bl|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Equal1~1_combout\ = ( !\br|ball_out\(7) & ( (!\br|ball_out\(11) & (!\br|ball_out\(13) & (\bl|Equal1~0_combout\ & \br|ball_out\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_ball_out\(11),
	datab => \br|ALT_INV_ball_out\(13),
	datac => \bl|ALT_INV_Equal1~0_combout\,
	datad => \br|ALT_INV_ball_out\(8),
	dataf => \br|ALT_INV_ball_out\(7),
	combout => \bl|Equal1~1_combout\);

-- Location: LABCELL_X45_Y29_N12
\br|speed_out[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~5_combout\ = ( \bl|win~2_combout\ & ( (!\bl|Equal1~1_combout\ & \br|direction_out\(0)) ) ) # ( !\bl|win~2_combout\ & ( (!\bl|Equal1~1_combout\ & (\br|direction_out\(0) & \bl|Equal2~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Equal1~1_combout\,
	datac => \br|ALT_INV_direction_out\(0),
	datad => \bl|ALT_INV_Equal2~1_combout\,
	dataf => \bl|ALT_INV_win~2_combout\,
	combout => \br|speed_out[1]~5_combout\);

-- Location: LABCELL_X45_Y29_N0
\br|speed_out[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~4_combout\ = ( \bl|always0~28_combout\ & ( \bl|always0~23_combout\ & ( (\br|direction_out\(0) & (\bl|LessThan3~0_combout\ & \bl|Equal1~1_combout\)) ) ) ) # ( !\bl|always0~28_combout\ & ( \bl|always0~23_combout\ & ( (\br|direction_out\(0) 
-- & (\bl|LessThan3~3_combout\ & (\bl|LessThan3~0_combout\ & \bl|Equal1~1_combout\))) ) ) ) # ( \bl|always0~28_combout\ & ( !\bl|always0~23_combout\ & ( (\br|direction_out\(0) & \bl|Equal1~1_combout\) ) ) ) # ( !\bl|always0~28_combout\ & ( 
-- !\bl|always0~23_combout\ & ( (\br|direction_out\(0) & \bl|Equal1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000000010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_direction_out\(0),
	datab => \bl|ALT_INV_LessThan3~3_combout\,
	datac => \bl|ALT_INV_LessThan3~0_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \bl|ALT_INV_always0~28_combout\,
	dataf => \bl|ALT_INV_always0~23_combout\,
	combout => \br|speed_out[1]~4_combout\);

-- Location: LABCELL_X45_Y29_N30
\br|speed_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~3_combout\ = ( \bl|always0~28_combout\ & ( \bl|always0~23_combout\ & ( (!\bl|Equal1~1_combout\ & (\bl|win~2_combout\)) # (\bl|Equal1~1_combout\ & ((\bl|LessThan3~0_combout\))) ) ) ) # ( !\bl|always0~28_combout\ & ( \bl|always0~23_combout\ 
-- & ( (!\bl|Equal1~1_combout\ & (\bl|win~2_combout\)) # (\bl|Equal1~1_combout\ & (((\bl|LessThan3~3_combout\ & \bl|LessThan3~0_combout\)))) ) ) ) # ( \bl|always0~28_combout\ & ( !\bl|always0~23_combout\ & ( (\bl|Equal1~1_combout\) # (\bl|win~2_combout\) ) ) 
-- ) # ( !\bl|always0~28_combout\ & ( !\bl|always0~23_combout\ & ( (\bl|Equal1~1_combout\) # (\bl|win~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101000000110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_win~2_combout\,
	datab => \bl|ALT_INV_LessThan3~3_combout\,
	datac => \bl|ALT_INV_LessThan3~0_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \bl|ALT_INV_always0~28_combout\,
	dataf => \bl|ALT_INV_always0~23_combout\,
	combout => \br|speed_out[1]~3_combout\);

-- Location: LABCELL_X45_Y29_N6
\br|speed_out[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~6_combout\ = ( \br|speed_out[1]~4_combout\ & ( \br|speed_out[1]~3_combout\ ) ) # ( !\br|speed_out[1]~4_combout\ & ( \br|speed_out[1]~3_combout\ & ( (!\KEY[0]~input_o\) # ((\bl|speed_out~1_combout\) # (\br|speed_out[1]~5_combout\)) ) ) ) # 
-- ( \br|speed_out[1]~4_combout\ & ( !\br|speed_out[1]~3_combout\ & ( (!\KEY[0]~input_o\) # (!\bl|Equal1~1_combout\) ) ) ) # ( !\br|speed_out[1]~4_combout\ & ( !\br|speed_out[1]~3_combout\ & ( (!\KEY[0]~input_o\) # (!\bl|Equal1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111111111010101010111111101111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \br|ALT_INV_speed_out[1]~5_combout\,
	datac => \bl|ALT_INV_speed_out~1_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \br|ALT_INV_speed_out[1]~4_combout\,
	dataf => \br|ALT_INV_speed_out[1]~3_combout\,
	combout => \br|speed_out[1]~6_combout\);

-- Location: LABCELL_X45_Y28_N0
\br|speed_out~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~22_combout\ = ( \br|speed_out[1]~7_combout\ & ( \br|speed_out[1]~0_combout\ & ( (!\br|speed_out[1]~6_combout\ & ((\br|speed_out[1]~11_combout\) # (\bl|Add7~9_sumout\))) ) ) ) # ( !\br|speed_out[1]~7_combout\ & ( \br|speed_out[1]~0_combout\ & 
-- ( (!\br|speed_out[1]~6_combout\ & (\bl|Add6~13_sumout\ & !\br|speed_out[1]~11_combout\)) ) ) ) # ( \br|speed_out[1]~7_combout\ & ( !\br|speed_out[1]~0_combout\ & ( ((\br|speed_out[1]~11_combout\) # (\bl|Add7~9_sumout\)) # (\br|speed_out[1]~6_combout\) ) ) 
-- ) # ( !\br|speed_out[1]~7_combout\ & ( !\br|speed_out[1]~0_combout\ & ( ((\bl|Add6~13_sumout\ & !\br|speed_out[1]~11_combout\)) # (\br|speed_out[1]~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101010101010111111111111100100010000000000000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out[1]~6_combout\,
	datab => \bl|ALT_INV_Add6~13_sumout\,
	datac => \bl|ALT_INV_Add7~9_sumout\,
	datad => \br|ALT_INV_speed_out[1]~11_combout\,
	datae => \br|ALT_INV_speed_out[1]~7_combout\,
	dataf => \br|ALT_INV_speed_out[1]~0_combout\,
	combout => \br|speed_out~22_combout\);

-- Location: LABCELL_X45_Y28_N42
\br|speed_out~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~23_combout\ = ( \bl|Add8~9_sumout\ & ( \br|speed_out[1]~42_combout\ & ( !\br|speed_out\(2) $ (((!\br|speed_out\(0)) # (!\br|speed_out\(1)))) ) ) ) # ( !\bl|Add8~9_sumout\ & ( \br|speed_out[1]~42_combout\ & ( !\br|speed_out\(2) $ 
-- (((!\br|speed_out\(0)) # (!\br|speed_out\(1)))) ) ) ) # ( \bl|Add8~9_sumout\ & ( !\br|speed_out[1]~42_combout\ & ( \br|speed_out[1]~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(2),
	datab => \br|ALT_INV_speed_out\(0),
	datac => \br|ALT_INV_speed_out\(1),
	datad => \br|ALT_INV_speed_out[1]~11_combout\,
	datae => \bl|ALT_INV_Add8~9_sumout\,
	dataf => \br|ALT_INV_speed_out[1]~42_combout\,
	combout => \br|speed_out~23_combout\);

-- Location: LABCELL_X42_Y28_N36
\bl|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add4~1_combout\ = ( !\br|speed_out\(2) & ( \br|speed_out\(1) ) ) # ( \br|speed_out\(2) & ( !\br|speed_out\(1) & ( !\br|speed_out\(0) ) ) ) # ( !\br|speed_out\(2) & ( !\br|speed_out\(1) & ( \br|speed_out\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \br|ALT_INV_speed_out\(0),
	datae => \br|ALT_INV_speed_out\(2),
	dataf => \br|ALT_INV_speed_out\(1),
	combout => \bl|Add4~1_combout\);

-- Location: LABCELL_X42_Y27_N33
\br|speed_out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~17_combout\ = ( \br|speed_out[1]~2_combout\ & ( \bl|always0~22_combout\ & ( (!\br|direction_out\(0) & ((\br|ball_out\(2)))) # (\br|direction_out\(0) & (!\bl|Add4~1_combout\)) ) ) ) # ( !\br|speed_out[1]~2_combout\ & ( \bl|always0~22_combout\ 
-- & ( \br|ball_out\(2) ) ) ) # ( \br|speed_out[1]~2_combout\ & ( !\bl|always0~22_combout\ & ( (!\br|direction_out\(0) & ((\br|ball_out\(2)))) # (\br|direction_out\(0) & (!\bl|Add4~1_combout\)) ) ) ) # ( !\br|speed_out[1]~2_combout\ & ( 
-- !\bl|always0~22_combout\ & ( (!\br|direction_out\(0) & (((\br|ball_out\(2))))) # (\br|direction_out\(0) & ((!\bl|Equal1~1_combout\ & ((\br|ball_out\(2)))) # (\bl|Equal1~1_combout\ & (!\bl|Add4~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111110010001001110111000000000111111110100010011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_direction_out\(0),
	datab => \bl|ALT_INV_Add4~1_combout\,
	datac => \bl|ALT_INV_Equal1~1_combout\,
	datad => \br|ALT_INV_ball_out\(2),
	datae => \br|ALT_INV_speed_out[1]~2_combout\,
	dataf => \bl|ALT_INV_always0~22_combout\,
	combout => \br|speed_out~17_combout\);

-- Location: LABCELL_X45_Y28_N54
\br|speed_out~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~18_combout\ = ( \br|speed_out[1]~42_combout\ & ( \br|speed_out~17_combout\ & ( (!\br|speed_out[1]~6_combout\ & \br|speed_out~23_combout\) ) ) ) # ( !\br|speed_out[1]~42_combout\ & ( \br|speed_out~17_combout\ & ( 
-- ((!\br|speed_out[1]~6_combout\ & ((\br|speed_out~23_combout\) # (\br|speed_out[1]~9_combout\)))) # (\br|speed_out~22_combout\) ) ) ) # ( \br|speed_out[1]~42_combout\ & ( !\br|speed_out~17_combout\ & ( (!\br|speed_out[1]~6_combout\ & 
-- \br|speed_out~23_combout\) ) ) ) # ( !\br|speed_out[1]~42_combout\ & ( !\br|speed_out~17_combout\ & ( (!\br|speed_out[1]~6_combout\ & (((\br|speed_out~23_combout\) # (\br|speed_out~22_combout\)) # (\br|speed_out[1]~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101010101010000000001010101000101111101011110000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out[1]~6_combout\,
	datab => \br|ALT_INV_speed_out[1]~9_combout\,
	datac => \br|ALT_INV_speed_out~22_combout\,
	datad => \br|ALT_INV_speed_out~23_combout\,
	datae => \br|ALT_INV_speed_out[1]~42_combout\,
	dataf => \br|ALT_INV_speed_out~17_combout\,
	combout => \br|speed_out~18_combout\);

-- Location: FF_X45_Y28_N56
\br|speed_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|speed_out~18_combout\,
	ena => \br|speed_out[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|speed_out\(2));

-- Location: LABCELL_X43_Y28_N24
\bl|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan5~1_combout\ = ( \br|speed_out\(0) & ( \bl|Add0~17_sumout\ & ( (\br|speed_out\(1) & (!\bl|Add0~13_sumout\ & (!\br|speed_out\(2) $ (\bl|Add0~9_sumout\)))) ) ) ) # ( !\br|speed_out\(0) & ( \bl|Add0~17_sumout\ & ( (\br|speed_out\(1) & 
-- (!\bl|Add0~13_sumout\ & (!\br|speed_out\(2) $ (\bl|Add0~9_sumout\)))) ) ) ) # ( \br|speed_out\(0) & ( !\bl|Add0~17_sumout\ & ( (!\br|speed_out\(1) & (!\bl|Add0~13_sumout\ & (!\br|speed_out\(2) $ (\bl|Add0~9_sumout\)))) # (\br|speed_out\(1) & 
-- (!\br|speed_out\(2) $ (((\bl|Add0~9_sumout\))))) ) ) ) # ( !\br|speed_out\(0) & ( !\bl|Add0~17_sumout\ & ( (\br|speed_out\(1) & (!\bl|Add0~13_sumout\ & (!\br|speed_out\(2) $ (\bl|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000101000100101000100100000000100000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(2),
	datab => \br|ALT_INV_speed_out\(1),
	datac => \bl|ALT_INV_Add0~13_sumout\,
	datad => \bl|ALT_INV_Add0~9_sumout\,
	datae => \br|ALT_INV_speed_out\(0),
	dataf => \bl|ALT_INV_Add0~17_sumout\,
	combout => \bl|LessThan5~1_combout\);

-- Location: LABCELL_X42_Y28_N3
\br|speed_out[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out[1]~7_combout\ = ( \bl|LessThan5~0_combout\ & ( (\bl|ball_out[6]~9_combout\ & ((\bl|LessThan5~2_combout\) # (\bl|LessThan5~1_combout\))) ) ) # ( !\bl|LessThan5~0_combout\ & ( (\bl|ball_out[6]~9_combout\ & \bl|LessThan5~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_ball_out[6]~9_combout\,
	datab => \bl|ALT_INV_LessThan5~1_combout\,
	datac => \bl|ALT_INV_LessThan5~2_combout\,
	dataf => \bl|ALT_INV_LessThan5~0_combout\,
	combout => \br|speed_out[1]~7_combout\);

-- Location: LABCELL_X43_Y28_N54
\br|speed_out~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~25_combout\ = ( \bl|Add7~13_sumout\ & ( ((!\br|speed_out[1]~11_combout\ & ((\bl|Add6~5_sumout\))) # (\br|speed_out[1]~11_combout\ & (\bl|Add8~13_sumout\))) # (\br|speed_out[1]~7_combout\) ) ) # ( !\bl|Add7~13_sumout\ & ( 
-- (!\br|speed_out[1]~7_combout\ & ((!\br|speed_out[1]~11_combout\ & ((\bl|Add6~5_sumout\))) # (\br|speed_out[1]~11_combout\ & (\bl|Add8~13_sumout\)))) # (\br|speed_out[1]~7_combout\ & (\br|speed_out[1]~11_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001110011011000100111001101101010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out[1]~7_combout\,
	datab => \br|ALT_INV_speed_out[1]~11_combout\,
	datac => \bl|ALT_INV_Add8~13_sumout\,
	datad => \bl|ALT_INV_Add6~5_sumout\,
	dataf => \bl|ALT_INV_Add7~13_sumout\,
	combout => \br|speed_out~25_combout\);

-- Location: LABCELL_X45_Y29_N36
\br|speed_out~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~24_combout\ = ( \br|speed_out[1]~4_combout\ & ( \br|speed_out[1]~6_combout\ & ( (!\br|speed_out[1]~42_combout\ & !\br|speed_out\(0)) ) ) ) # ( !\br|speed_out[1]~4_combout\ & ( \br|speed_out[1]~6_combout\ & ( (!\br|speed_out[1]~42_combout\ & 
-- ((!\br|speed_out[1]~5_combout\ & (\br|ball_out\(0))) # (\br|speed_out[1]~5_combout\ & ((!\br|speed_out\(0)))))) ) ) ) # ( \br|speed_out[1]~4_combout\ & ( !\br|speed_out[1]~6_combout\ & ( (!\br|speed_out[1]~42_combout\) # (!\br|speed_out\(0)) ) ) ) # ( 
-- !\br|speed_out[1]~4_combout\ & ( !\br|speed_out[1]~6_combout\ & ( (!\br|speed_out[1]~42_combout\) # (!\br|speed_out\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000100010101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out[1]~42_combout\,
	datab => \br|ALT_INV_ball_out\(0),
	datac => \br|ALT_INV_speed_out\(0),
	datad => \br|ALT_INV_speed_out[1]~5_combout\,
	datae => \br|ALT_INV_speed_out[1]~4_combout\,
	dataf => \br|ALT_INV_speed_out[1]~6_combout\,
	combout => \br|speed_out~24_combout\);

-- Location: LABCELL_X45_Y28_N30
\br|speed_out~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~34_combout\ = ( !\br|speed_out[1]~6_combout\ & ( ((!\br|speed_out[1]~42_combout\ & (((\br|speed_out[1]~9_combout\)) # (\br|speed_out~25_combout\))) # (\br|speed_out[1]~42_combout\ & (((\br|speed_out~24_combout\))))) ) ) # ( 
-- \br|speed_out[1]~6_combout\ & ( (((\br|speed_out[1]~3_combout\ & (!\bl|speed_out~1_combout\ & !\br|speed_out[1]~42_combout\))) # (\br|speed_out~24_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111100000000001100000000000001011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out~25_combout\,
	datab => \br|ALT_INV_speed_out[1]~3_combout\,
	datac => \bl|ALT_INV_speed_out~1_combout\,
	datad => \br|ALT_INV_speed_out[1]~42_combout\,
	datae => \br|ALT_INV_speed_out[1]~6_combout\,
	dataf => \br|ALT_INV_speed_out~24_combout\,
	datag => \br|ALT_INV_speed_out[1]~9_combout\,
	combout => \br|speed_out~34_combout\);

-- Location: FF_X45_Y28_N32
\br|speed_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|speed_out~34_combout\,
	ena => \br|speed_out[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|speed_out\(0));

-- Location: LABCELL_X46_Y28_N54
\bl|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan1~0_combout\ = ( \br|speed_out\(2) & ( (\br|speed_out\(0) & \br|speed_out\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(0),
	datab => \br|ALT_INV_speed_out\(1),
	dataf => \br|ALT_INV_speed_out\(2),
	combout => \bl|LessThan1~0_combout\);

-- Location: LABCELL_X46_Y28_N27
\bl|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|LessThan1~1_combout\ = (\bl|LessThan1~0_combout\ & \br|speed_out\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_LessThan1~0_combout\,
	datac => \br|ALT_INV_speed_out\(3),
	combout => \bl|LessThan1~1_combout\);

-- Location: LABCELL_X42_Y28_N0
\bl|Add4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add4~0_combout\ = ( \br|speed_out\(4) & ( \bl|Equal0~0_combout\ ) ) # ( !\br|speed_out\(4) & ( !\bl|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_Equal0~0_combout\,
	dataf => \br|ALT_INV_speed_out\(4),
	combout => \bl|Add4~0_combout\);

-- Location: LABCELL_X42_Y28_N48
\br|speed_out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~13_combout\ = ( \br|speed_out[1]~2_combout\ & ( \bl|always0~22_combout\ & ( (!\br|direction_out\(0) & ((\br|ball_out\(4)))) # (\br|direction_out\(0) & (!\bl|Add4~0_combout\)) ) ) ) # ( !\br|speed_out[1]~2_combout\ & ( \bl|always0~22_combout\ 
-- & ( \br|ball_out\(4) ) ) ) # ( \br|speed_out[1]~2_combout\ & ( !\bl|always0~22_combout\ & ( (!\br|direction_out\(0) & ((\br|ball_out\(4)))) # (\br|direction_out\(0) & (!\bl|Add4~0_combout\)) ) ) ) # ( !\br|speed_out[1]~2_combout\ & ( 
-- !\bl|always0~22_combout\ & ( (!\br|direction_out\(0) & (((\br|ball_out\(4))))) # (\br|direction_out\(0) & ((!\bl|Equal1~1_combout\ & ((\br|ball_out\(4)))) # (\bl|Equal1~1_combout\ & (!\bl|Add4~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111110001000101110111000000000111111110010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add4~0_combout\,
	datab => \br|ALT_INV_direction_out\(0),
	datac => \bl|ALT_INV_Equal1~1_combout\,
	datad => \br|ALT_INV_ball_out\(4),
	datae => \br|ALT_INV_speed_out[1]~2_combout\,
	dataf => \bl|ALT_INV_always0~22_combout\,
	combout => \br|speed_out~13_combout\);

-- Location: LABCELL_X43_Y28_N12
\bl|Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add8~1_sumout\ = SUM(( !\bl|Add0~1_sumout\ $ (\br|speed_out\(4)) ) + ( \bl|Add8~7\ ) + ( \bl|Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Add0~1_sumout\,
	datac => \br|ALT_INV_speed_out\(4),
	cin => \bl|Add8~6\,
	sharein => \bl|Add8~7\,
	sumout => \bl|Add8~1_sumout\);

-- Location: LABCELL_X43_Y28_N42
\bl|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|Add7~1_sumout\ = SUM(( !\bl|Add0~1_sumout\ $ (\br|speed_out\(4)) ) + ( \bl|Add7~7\ ) + ( \bl|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \bl|ALT_INV_Add0~1_sumout\,
	datac => \br|ALT_INV_speed_out\(4),
	cin => \bl|Add7~6\,
	sharein => \bl|Add7~7\,
	sumout => \bl|Add7~1_sumout\);

-- Location: LABCELL_X45_Y28_N6
\br|speed_out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~12_combout\ = ( \br|speed_out[1]~9_combout\ & ( \bl|Add7~1_sumout\ ) ) # ( !\br|speed_out[1]~9_combout\ & ( \bl|Add7~1_sumout\ & ( ((!\br|speed_out[1]~11_combout\ & ((\bl|Add6~1_sumout\))) # (\br|speed_out[1]~11_combout\ & 
-- (\bl|Add8~1_sumout\))) # (\br|speed_out[1]~7_combout\) ) ) ) # ( \br|speed_out[1]~9_combout\ & ( !\bl|Add7~1_sumout\ ) ) # ( !\br|speed_out[1]~9_combout\ & ( !\bl|Add7~1_sumout\ & ( (!\br|speed_out[1]~7_combout\ & ((!\br|speed_out[1]~11_combout\ & 
-- ((\bl|Add6~1_sumout\))) # (\br|speed_out[1]~11_combout\ & (\bl|Add8~1_sumout\)))) # (\br|speed_out[1]~7_combout\ & (((\br|speed_out[1]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001011111111111111111111100111111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Add8~1_sumout\,
	datab => \bl|ALT_INV_Add6~1_sumout\,
	datac => \br|ALT_INV_speed_out[1]~7_combout\,
	datad => \br|ALT_INV_speed_out[1]~11_combout\,
	datae => \br|ALT_INV_speed_out[1]~9_combout\,
	dataf => \bl|ALT_INV_Add7~1_sumout\,
	combout => \br|speed_out~12_combout\);

-- Location: LABCELL_X45_Y28_N24
\br|speed_out~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \br|speed_out~38_combout\ = ( !\br|speed_out[1]~6_combout\ & ( ((!\br|speed_out[1]~42_combout\ & (((\br|speed_out~12_combout\)))) # (\br|speed_out[1]~42_combout\ & (!\bl|LessThan1~1_combout\ $ (((!\br|speed_out\(4))))))) ) ) # ( 
-- \br|speed_out[1]~6_combout\ & ( ((!\br|speed_out[1]~0_combout\ & (\br|speed_out~13_combout\ & (!\br|speed_out[1]~42_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011000000000000001111101010100000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_LessThan1~1_combout\,
	datab => \br|ALT_INV_speed_out[1]~0_combout\,
	datac => \br|ALT_INV_speed_out~13_combout\,
	datad => \br|ALT_INV_speed_out[1]~42_combout\,
	datae => \br|ALT_INV_speed_out[1]~6_combout\,
	dataf => \br|ALT_INV_speed_out\(4),
	datag => \br|ALT_INV_speed_out~12_combout\,
	combout => \br|speed_out~38_combout\);

-- Location: FF_X45_Y28_N26
\br|speed_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \br|speed_out~38_combout\,
	ena => \br|speed_out[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \br|speed_out\(4));

-- Location: LABCELL_X46_Y28_N21
\bl|speed_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|speed_out~1_combout\ = ( \bl|Equal0~0_combout\ & ( (\br|speed_out\(4) & \br|direction_out\(0)) ) ) # ( !\bl|Equal0~0_combout\ & ( \br|direction_out\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_speed_out\(4),
	datad => \br|ALT_INV_direction_out\(0),
	dataf => \bl|ALT_INV_Equal0~0_combout\,
	combout => \bl|speed_out~1_combout\);

-- Location: LABCELL_X46_Y28_N24
\bl|ball_out[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[6]~9_combout\ = ( \bl|LessThan0~0_combout\ & ( (!\bl|speed_out~1_combout\ & \br|direction_out\(0)) ) ) # ( !\bl|LessThan0~0_combout\ & ( !\bl|speed_out~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \bl|ALT_INV_speed_out~1_combout\,
	datad => \br|ALT_INV_direction_out\(0),
	dataf => \bl|ALT_INV_LessThan0~0_combout\,
	combout => \bl|ball_out[6]~9_combout\);

-- Location: MLABCELL_X39_Y27_N24
\bl|ball_out[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|ball_out[3]~10_combout\ = ( \bl|win~2_combout\ & ( \bl|ball_out[6]~8_combout\ & ( (\bl|ball_out[6]~9_combout\ & \br|ball_out\(3)) ) ) ) # ( \bl|win~2_combout\ & ( !\bl|ball_out[6]~8_combout\ & ( (!\bl|ball_out[6]~9_combout\ & ((\bl|Add3~1_sumout\))) # 
-- (\bl|ball_out[6]~9_combout\ & (\bl|Add1~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_ball_out[6]~9_combout\,
	datab => \bl|ALT_INV_Add1~1_sumout\,
	datac => \bl|ALT_INV_Add3~1_sumout\,
	datad => \br|ALT_INV_ball_out\(3),
	datae => \bl|ALT_INV_win~2_combout\,
	dataf => \bl|ALT_INV_ball_out[6]~8_combout\,
	combout => \bl|ball_out[3]~10_combout\);

-- Location: FF_X39_Y27_N25
\dm|local_ball_p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[3]~10_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(3));

-- Location: MLABCELL_X34_Y28_N0
\dm|Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~25_sumout\ = SUM(( \dm|local_m_y\(0) ) + ( VCC ) + ( !VCC ))
-- \dm|Add6~26\ = CARRY(( \dm|local_m_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_m_y\(0),
	cin => GND,
	sumout => \dm|Add6~25_sumout\,
	cout => \dm|Add6~26\);

-- Location: MLABCELL_X34_Y28_N9
\dm|Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~13_sumout\ = SUM(( \dm|local_m_y\(3) ) + ( GND ) + ( \dm|Add6~18\ ))
-- \dm|Add6~14\ = CARRY(( \dm|local_m_y\(3) ) + ( GND ) + ( \dm|Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_local_m_y\(3),
	cin => \dm|Add6~18\,
	sumout => \dm|Add6~13_sumout\,
	cout => \dm|Add6~14\);

-- Location: MLABCELL_X34_Y28_N12
\dm|Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~9_sumout\ = SUM(( \dm|local_m_y\(4) ) + ( GND ) + ( \dm|Add6~14\ ))
-- \dm|Add6~10\ = CARRY(( \dm|local_m_y\(4) ) + ( GND ) + ( \dm|Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_m_y\(4),
	cin => \dm|Add6~14\,
	sumout => \dm|Add6~9_sumout\,
	cout => \dm|Add6~10\);

-- Location: FF_X34_Y28_N14
\dm|local_m_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add6~9_sumout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(4));

-- Location: FF_X39_Y27_N1
\dm|local_ball_p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[2]~14_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(2));

-- Location: LABCELL_X37_Y28_N0
\dm|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~25_sumout\ = SUM(( \dm|local_p1_y\(0) ) + ( VCC ) + ( !VCC ))
-- \dm|Add2~26\ = CARRY(( \dm|local_p1_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(0),
	cin => GND,
	sumout => \dm|Add2~25_sumout\,
	cout => \dm|Add2~26\);

-- Location: LABCELL_X37_Y28_N27
\dm|local_p1_y[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|local_p1_y[0]~0_combout\ = ( !\dc|select_op\(2) & ( (!\dc|select_op\(1) & \dc|select_op\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(1),
	datab => \dc|ALT_INV_select_op\(0),
	dataf => \dc|ALT_INV_select_op\(2),
	combout => \dm|local_p1_y[0]~0_combout\);

-- Location: LABCELL_X42_Y29_N12
\dm|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add1~2_combout\ = ( \p1|Add0~5_sumout\ & ( \p1|Add1~5_sumout\ & ( (!\p1|p_out[1]~10_combout\ & ((!\SW[9]~input_o\ & (\p1|Add1~1_sumout\)) # (\SW[9]~input_o\ & ((\p1|Add0~1_sumout\))))) ) ) ) # ( !\p1|Add0~5_sumout\ & ( \p1|Add1~5_sumout\ & ( 
-- (!\SW[9]~input_o\ & (!\p1|p_out[1]~10_combout\ & \p1|Add1~1_sumout\)) ) ) ) # ( \p1|Add0~5_sumout\ & ( !\p1|Add1~5_sumout\ & ( (\SW[9]~input_o\ & (!\p1|p_out[1]~10_combout\ & \p1|Add0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100010000001000000010000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datab => \p1|ALT_INV_p_out[1]~10_combout\,
	datac => \p1|ALT_INV_Add1~1_sumout\,
	datad => \p1|ALT_INV_Add0~1_sumout\,
	datae => \p1|ALT_INV_Add0~5_sumout\,
	dataf => \p1|ALT_INV_Add1~5_sumout\,
	combout => \dm|Add1~2_combout\);

-- Location: FF_X39_Y27_N20
\dm|local_ball_p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[5]~12_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(5));

-- Location: LABCELL_X33_Y28_N42
\dm|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~9_sumout\ = SUM(( \dm|yout\(4) ) + ( GND ) + ( \dm|Add0~14\ ))
-- \dm|Add0~10\ = CARRY(( \dm|yout\(4) ) + ( GND ) + ( \dm|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_yout\(4),
	cin => \dm|Add0~14\,
	sumout => \dm|Add0~9_sumout\,
	cout => \dm|Add0~10\);

-- Location: LABCELL_X33_Y28_N45
\dm|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~5_sumout\ = SUM(( \dm|yout\(5) ) + ( GND ) + ( \dm|Add0~10\ ))
-- \dm|Add0~6\ = CARRY(( \dm|yout\(5) ) + ( GND ) + ( \dm|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(5),
	cin => \dm|Add0~10\,
	sumout => \dm|Add0~5_sumout\,
	cout => \dm|Add0~6\);

-- Location: LABCELL_X37_Y28_N6
\dm|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~17_sumout\ = SUM(( \dm|local_p1_y\(2) ) + ( GND ) + ( \dm|Add2~22\ ))
-- \dm|Add2~18\ = CARRY(( \dm|local_p1_y\(2) ) + ( GND ) + ( \dm|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(2),
	cin => \dm|Add2~22\,
	sumout => \dm|Add2~17_sumout\,
	cout => \dm|Add2~18\);

-- Location: LABCELL_X37_Y28_N9
\dm|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~13_sumout\ = SUM(( \dm|local_p1_y\(3) ) + ( GND ) + ( \dm|Add2~18\ ))
-- \dm|Add2~14\ = CARRY(( \dm|local_p1_y\(3) ) + ( GND ) + ( \dm|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(3),
	cin => \dm|Add2~18\,
	sumout => \dm|Add2~13_sumout\,
	cout => \dm|Add2~14\);

-- Location: FF_X37_Y28_N10
\dm|local_p1_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~13_sumout\,
	asdata => \p1|p_out[3]~5_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(3));

-- Location: LABCELL_X37_Y28_N12
\dm|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~9_sumout\ = SUM(( \dm|local_p1_y\(4) ) + ( GND ) + ( \dm|Add2~14\ ))
-- \dm|Add2~10\ = CARRY(( \dm|local_p1_y\(4) ) + ( GND ) + ( \dm|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(4),
	cin => \dm|Add2~14\,
	sumout => \dm|Add2~9_sumout\,
	cout => \dm|Add2~10\);

-- Location: FF_X37_Y28_N13
\dm|local_p1_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~9_sumout\,
	asdata => \p1|p_out[4]~6_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(4));

-- Location: LABCELL_X37_Y28_N15
\dm|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~5_sumout\ = SUM(( \dm|local_p1_y\(5) ) + ( GND ) + ( \dm|Add2~10\ ))
-- \dm|Add2~6\ = CARRY(( \dm|local_p1_y\(5) ) + ( GND ) + ( \dm|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(5),
	cin => \dm|Add2~10\,
	sumout => \dm|Add2~5_sumout\,
	cout => \dm|Add2~6\);

-- Location: FF_X37_Y28_N16
\dm|local_p1_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~5_sumout\,
	asdata => \p1|p_out[5]~7_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(5));

-- Location: MLABCELL_X34_Y28_N15
\dm|Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~5_sumout\ = SUM(( \dm|local_m_y\(5) ) + ( GND ) + ( \dm|Add6~10\ ))
-- \dm|Add6~6\ = CARRY(( \dm|local_m_y\(5) ) + ( GND ) + ( \dm|Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_m_y\(5),
	cin => \dm|Add6~10\,
	sumout => \dm|Add6~5_sumout\,
	cout => \dm|Add6~6\);

-- Location: FF_X34_Y28_N17
\dm|local_m_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add6~5_sumout\,
	asdata => VCC,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(5));

-- Location: MLABCELL_X34_Y28_N54
\dm|yout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~7_combout\ = ( \dm|local_m_y\(5) & ( (!\dc|select_op\(2) & ((!\dc|select_op\(0) & (!\dm|Add0~5_sumout\)) # (\dc|select_op\(0) & ((!\dm|local_p1_y\(5)))))) ) ) # ( !\dm|local_m_y\(5) & ( (!\dc|select_op\(0) & (((!\dm|Add0~5_sumout\)) # 
-- (\dc|select_op\(2)))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & ((!\dm|local_p1_y\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110011010100010111001101010001011000100100000001100010010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(0),
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dm|ALT_INV_Add0~5_sumout\,
	datad => \dm|ALT_INV_local_p1_y\(5),
	dataf => \dm|ALT_INV_local_m_y\(5),
	combout => \dm|yout~7_combout\);

-- Location: MLABCELL_X34_Y28_N33
\dm|yout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~8_combout\ = ( \dm|yout~7_combout\ & ( \dm|yout[4]~2_combout\ & ( (\dm|local_p2_y\(5) & !\dm|yout[4]~1_combout\) ) ) ) # ( !\dm|yout~7_combout\ & ( \dm|yout[4]~2_combout\ & ( (\dm|yout[4]~1_combout\) # (\dm|local_p2_y\(5)) ) ) ) # ( 
-- \dm|yout~7_combout\ & ( !\dm|yout[4]~2_combout\ & ( (\dm|yout[4]~1_combout\ & \dm|local_ball_p\(5)) ) ) ) # ( !\dm|yout~7_combout\ & ( !\dm|yout[4]~2_combout\ & ( (\dm|yout[4]~1_combout\ & \dm|local_ball_p\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101110111011101110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_local_p2_y\(5),
	datab => \dm|ALT_INV_yout[4]~1_combout\,
	datac => \dm|ALT_INV_local_ball_p\(5),
	datae => \dm|ALT_INV_yout~7_combout\,
	dataf => \dm|ALT_INV_yout[4]~2_combout\,
	combout => \dm|yout~8_combout\);

-- Location: LABCELL_X33_Y28_N6
\dm|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add3~0_combout\ = ( \p2|p_out[3]~4_combout\ & ( \p2|p_out[5]~6_combout\ & ( !\p2|p_out[6]~7_combout\ $ (((!\p2|p_out[4]~5_combout\ & ((!\p2|p_out[1]~3_combout\) # (!\p2|p_out[2]~2_combout\))))) ) ) ) # ( !\p2|p_out[3]~4_combout\ & ( 
-- \p2|p_out[5]~6_combout\ & ( !\p2|p_out[6]~7_combout\ $ (!\p2|p_out[4]~5_combout\) ) ) ) # ( \p2|p_out[3]~4_combout\ & ( !\p2|p_out[5]~6_combout\ & ( \p2|p_out[6]~7_combout\ ) ) ) # ( !\p2|p_out[3]~4_combout\ & ( !\p2|p_out[5]~6_combout\ & ( 
-- \p2|p_out[6]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110011001100110011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[6]~7_combout\,
	datab => \p2|ALT_INV_p_out[4]~5_combout\,
	datac => \p2|ALT_INV_p_out[1]~3_combout\,
	datad => \p2|ALT_INV_p_out[2]~2_combout\,
	datae => \p2|ALT_INV_p_out[3]~4_combout\,
	dataf => \p2|ALT_INV_p_out[5]~6_combout\,
	combout => \dm|Add3~0_combout\);

-- Location: LABCELL_X33_Y28_N54
\dm|LessThan3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~4_combout\ = ( \p2|p_out[4]~5_combout\ & ( \dm|yout\(5) & ( (!\p2|p_out[5]~6_combout\ & (!\dm|yout\(4) & (\dm|Add3~1_combout\ & \p2|p_out[3]~4_combout\))) ) ) ) # ( !\p2|p_out[4]~5_combout\ & ( \dm|yout\(5) & ( (\p2|p_out[5]~6_combout\ & 
-- (!\dm|yout\(4) & ((!\dm|Add3~1_combout\) # (!\p2|p_out[3]~4_combout\)))) ) ) ) # ( \p2|p_out[4]~5_combout\ & ( !\dm|yout\(5) & ( (!\p2|p_out[5]~6_combout\) # ((!\dm|yout\(4) & (\dm|Add3~1_combout\ & \p2|p_out[3]~4_combout\))) ) ) ) # ( 
-- !\p2|p_out[4]~5_combout\ & ( !\dm|yout\(5) & ( (!\p2|p_out[5]~6_combout\ & ((!\dm|yout\(4)) # ((\dm|Add3~1_combout\ & \p2|p_out[3]~4_combout\)))) # (\p2|p_out[5]~6_combout\ & (((!\dm|Add3~1_combout\) # (!\p2|p_out[3]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011010101010101010111001000100010000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[5]~6_combout\,
	datab => \dm|ALT_INV_yout\(4),
	datac => \dm|ALT_INV_Add3~1_combout\,
	datad => \p2|ALT_INV_p_out[3]~4_combout\,
	datae => \p2|ALT_INV_p_out[4]~5_combout\,
	dataf => \dm|ALT_INV_yout\(5),
	combout => \dm|LessThan3~4_combout\);

-- Location: LABCELL_X33_Y28_N24
\dm|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~0_combout\ = ( \p2|p_out[1]~3_combout\ & ( \p2|p_out[4]~5_combout\ & ( !\p2|p_out[5]~6_combout\ $ (\dm|yout\(5)) ) ) ) # ( !\p2|p_out[1]~3_combout\ & ( \p2|p_out[4]~5_combout\ & ( !\p2|p_out[5]~6_combout\ $ (\dm|yout\(5)) ) ) ) # ( 
-- \p2|p_out[1]~3_combout\ & ( !\p2|p_out[4]~5_combout\ & ( !\p2|p_out[5]~6_combout\ $ (!\dm|yout\(5) $ (((\p2|p_out[2]~2_combout\ & \p2|p_out[3]~4_combout\)))) ) ) ) # ( !\p2|p_out[1]~3_combout\ & ( !\p2|p_out[4]~5_combout\ & ( !\p2|p_out[5]~6_combout\ $ 
-- (!\dm|yout\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100110100110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[5]~6_combout\,
	datab => \p2|ALT_INV_p_out[2]~2_combout\,
	datac => \dm|ALT_INV_yout\(5),
	datad => \p2|ALT_INV_p_out[3]~4_combout\,
	datae => \p2|ALT_INV_p_out[1]~3_combout\,
	dataf => \p2|ALT_INV_p_out[4]~5_combout\,
	combout => \dm|LessThan3~0_combout\);

-- Location: FF_X40_Y27_N13
\dm|local_ball_p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[1]~15_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(1));

-- Location: FF_X39_Y27_N8
\dm|local_ball_p[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[0]~16_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(0));

-- Location: LABCELL_X33_Y28_N30
\dm|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~25_sumout\ = SUM(( \dm|yout\(0) ) + ( VCC ) + ( !VCC ))
-- \dm|Add0~26\ = CARRY(( \dm|yout\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_yout\(0),
	cin => GND,
	sumout => \dm|Add0~25_sumout\,
	cout => \dm|Add0~26\);

-- Location: MLABCELL_X34_Y28_N36
\dm|yout~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~17_combout\ = ( \dm|Add0~25_sumout\ & ( (!\dc|select_op\(0) & (\dc|select_op\(2) & (!\dm|local_m_y\(0)))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & ((!\dm|local_p1_y\(0))))) ) ) # ( !\dm|Add0~25_sumout\ & ( (!\dc|select_op\(0) & 
-- ((!\dc|select_op\(2)) # ((!\dm|local_m_y\(0))))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & ((!\dm|local_p1_y\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110010101000111011001010100001100100001000000110010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(0),
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dm|ALT_INV_local_m_y\(0),
	datad => \dm|ALT_INV_local_p1_y\(0),
	dataf => \dm|ALT_INV_Add0~25_sumout\,
	combout => \dm|yout~17_combout\);

-- Location: LABCELL_X35_Y28_N45
\dm|yout~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~18_combout\ = ( \dm|local_p2_y\(0) & ( (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & (\dm|local_ball_p\(0)))) # (\dm|yout[4]~2_combout\ & ((!\dm|yout[4]~1_combout\) # ((!\dm|yout~17_combout\)))) ) ) # ( !\dm|local_p2_y\(0) & ( 
-- (\dm|yout[4]~1_combout\ & ((!\dm|yout[4]~2_combout\ & (\dm|local_ball_p\(0))) # (\dm|yout[4]~2_combout\ & ((!\dm|yout~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000010000100110000001001010111010001100101011101000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout[4]~2_combout\,
	datab => \dm|ALT_INV_yout[4]~1_combout\,
	datac => \dm|ALT_INV_local_ball_p\(0),
	datad => \dm|ALT_INV_yout~17_combout\,
	dataf => \dm|ALT_INV_local_p2_y\(0),
	combout => \dm|yout~18_combout\);

-- Location: FF_X35_Y28_N47
\dm|yout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~18_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(0));

-- Location: LABCELL_X33_Y28_N33
\dm|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~21_sumout\ = SUM(( \dm|yout\(1) ) + ( GND ) + ( \dm|Add0~26\ ))
-- \dm|Add0~22\ = CARRY(( \dm|yout\(1) ) + ( GND ) + ( \dm|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_yout\(1),
	cin => \dm|Add0~26\,
	sumout => \dm|Add0~21_sumout\,
	cout => \dm|Add0~22\);

-- Location: MLABCELL_X34_Y28_N42
\dm|yout~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~15_combout\ = ( \dm|local_m_y\(1) & ( (!\dc|select_op\(2) & ((!\dc|select_op\(0) & ((!\dm|Add0~21_sumout\))) # (\dc|select_op\(0) & (!\dm|local_p1_y\(1))))) ) ) # ( !\dm|local_m_y\(1) & ( (!\dc|select_op\(0) & (((!\dm|Add0~21_sumout\)) # 
-- (\dc|select_op\(2)))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & (!\dm|local_p1_y\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101001100010110010000100000011101010011000101100100001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(0),
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dm|ALT_INV_local_p1_y\(1),
	datad => \dm|ALT_INV_Add0~21_sumout\,
	datae => \dm|ALT_INV_local_m_y\(1),
	combout => \dm|yout~15_combout\);

-- Location: LABCELL_X35_Y28_N9
\dm|yout~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~16_combout\ = ( \dm|yout~15_combout\ & ( (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & ((\dm|local_ball_p\(1))))) # (\dm|yout[4]~2_combout\ & (!\dm|yout[4]~1_combout\ & (\dm|local_p2_y\(1)))) ) ) # ( !\dm|yout~15_combout\ & ( 
-- (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & ((\dm|local_ball_p\(1))))) # (\dm|yout[4]~2_combout\ & (((\dm|local_p2_y\(1))) # (\dm|yout[4]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100110111000101010011011100000100001001100000010000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout[4]~2_combout\,
	datab => \dm|ALT_INV_yout[4]~1_combout\,
	datac => \dm|ALT_INV_local_p2_y\(1),
	datad => \dm|ALT_INV_local_ball_p\(1),
	dataf => \dm|ALT_INV_yout~15_combout\,
	combout => \dm|yout~16_combout\);

-- Location: FF_X35_Y28_N11
\dm|yout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~16_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(1));

-- Location: MLABCELL_X34_Y27_N48
\dm|LessThan3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~2_combout\ = ( \dm|yout\(2) & ( \dm|yout\(0) & ( (\p2|p_out[2]~2_combout\ & (!\dm|yout\(1) & !\p2|p_out[1]~3_combout\)) ) ) ) # ( !\dm|yout\(2) & ( \dm|yout\(0) & ( (!\p2|p_out[2]~2_combout\ & ((!\dm|yout\(1)) # (\p2|p_out[1]~3_combout\))) # 
-- (\p2|p_out[2]~2_combout\ & ((!\p2|p_out[1]~3_combout\))) ) ) ) # ( \dm|yout\(2) & ( !\dm|yout\(0) & ( (!\p2|p_out[2]~2_combout\ & (\p2|p_out[0]~9_combout\ & (!\dm|yout\(1) & \p2|p_out[1]~3_combout\))) # (\p2|p_out[2]~2_combout\ & (!\p2|p_out[1]~3_combout\ 
-- & ((!\dm|yout\(1)) # (\p2|p_out[0]~9_combout\)))) ) ) ) # ( !\dm|yout\(2) & ( !\dm|yout\(0) & ( (!\p2|p_out[2]~2_combout\ & (((!\dm|yout\(1)) # (\p2|p_out[1]~3_combout\)) # (\p2|p_out[0]~9_combout\))) # (\p2|p_out[2]~2_combout\ & 
-- ((!\p2|p_out[1]~3_combout\) # ((\p2|p_out[0]~9_combout\ & !\dm|yout\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011110111010010100010010000011110101101010100101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[2]~2_combout\,
	datab => \p2|ALT_INV_p_out[0]~9_combout\,
	datac => \dm|ALT_INV_yout\(1),
	datad => \p2|ALT_INV_p_out[1]~3_combout\,
	datae => \dm|ALT_INV_yout\(2),
	dataf => \dm|ALT_INV_yout\(0),
	combout => \dm|LessThan3~2_combout\);

-- Location: LABCELL_X33_Y27_N42
\dm|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~1_combout\ = ( \p2|p_out[3]~4_combout\ & ( !\p2|p_out[4]~5_combout\ $ (!\dm|yout\(4) $ (((\p2|p_out[2]~2_combout\ & \p2|p_out[1]~3_combout\)))) ) ) # ( !\p2|p_out[3]~4_combout\ & ( !\p2|p_out[4]~5_combout\ $ (!\dm|yout\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110110110010010011011011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[2]~2_combout\,
	datab => \p2|ALT_INV_p_out[4]~5_combout\,
	datac => \p2|ALT_INV_p_out[1]~3_combout\,
	datad => \dm|ALT_INV_yout\(4),
	dataf => \p2|ALT_INV_p_out[3]~4_combout\,
	combout => \dm|LessThan3~1_combout\);

-- Location: LABCELL_X33_Y27_N54
\dm|LessThan3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~3_combout\ = ( \dm|Add3~1_combout\ & ( \dm|LessThan3~1_combout\ & ( (!\dm|LessThan3~0_combout\ & ((!\p2|p_out[3]~4_combout\ & ((!\dm|yout\(3)) # (\dm|LessThan3~2_combout\))) # (\p2|p_out[3]~4_combout\ & (!\dm|yout\(3) & 
-- \dm|LessThan3~2_combout\)))) ) ) ) # ( !\dm|Add3~1_combout\ & ( \dm|LessThan3~1_combout\ & ( (!\dm|LessThan3~0_combout\ & ((!\p2|p_out[3]~4_combout\ & (!\dm|yout\(3) & \dm|LessThan3~2_combout\)) # (\p2|p_out[3]~4_combout\ & ((!\dm|yout\(3)) # 
-- (\dm|LessThan3~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000110100001000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_p_out[3]~4_combout\,
	datab => \dm|ALT_INV_yout\(3),
	datac => \dm|ALT_INV_LessThan3~0_combout\,
	datad => \dm|ALT_INV_LessThan3~2_combout\,
	datae => \dm|ALT_INV_Add3~1_combout\,
	dataf => \dm|ALT_INV_LessThan3~1_combout\,
	combout => \dm|LessThan3~3_combout\);

-- Location: LABCELL_X35_Y28_N24
\dm|yout[4]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~23_combout\ = ( !\dc|select_op\(0) & ( ((!\dm|Add3~0_combout\ & (((!\dm|LessThan3~4_combout\ & !\dm|LessThan3~3_combout\)) # (\dm|yout\(6)))) # (\dm|Add3~0_combout\ & (!\dm|LessThan3~4_combout\ & (\dm|yout\(6) & !\dm|LessThan3~3_combout\)))) # 
-- (\dc|select_op\(2)) ) ) # ( \dc|select_op\(0) & ( ((((\dc|select_op\(2))) # (\dm|counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1000111000001010000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_Add3~0_combout\,
	datab => \dm|ALT_INV_LessThan3~4_combout\,
	datac => \dm|ALT_INV_counter\(1),
	datad => \dm|ALT_INV_LessThan3~3_combout\,
	datae => \dc|ALT_INV_select_op\(0),
	dataf => \dc|ALT_INV_select_op\(2),
	datag => \dm|ALT_INV_yout\(6),
	combout => \dm|yout[4]~23_combout\);

-- Location: LABCELL_X35_Y28_N36
\dm|LessThan2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~2_combout\ = ( \dm|yout\(3) & ( (!\p1|p_out[1]~3_combout\ & (\p1|p_out[3]~5_combout\ & (!\dm|yout\(2) $ (\p1|p_out[2]~4_combout\)))) # (\p1|p_out[1]~3_combout\ & ((!\dm|yout\(2) & (\p1|p_out[2]~4_combout\ & !\p1|p_out[3]~5_combout\)) # 
-- (\dm|yout\(2) & (!\p1|p_out[2]~4_combout\ & \p1|p_out[3]~5_combout\)))) ) ) # ( !\dm|yout\(3) & ( (!\p1|p_out[1]~3_combout\ & (!\p1|p_out[3]~5_combout\ & (!\dm|yout\(2) $ (\p1|p_out[2]~4_combout\)))) # (\p1|p_out[1]~3_combout\ & ((!\dm|yout\(2) & 
-- (\p1|p_out[2]~4_combout\ & \p1|p_out[3]~5_combout\)) # (\dm|yout\(2) & (!\p1|p_out[2]~4_combout\ & !\p1|p_out[3]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001001000000100100100100000010000000100100100100000010010010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~3_combout\,
	datab => \dm|ALT_INV_yout\(2),
	datac => \p1|ALT_INV_p_out[2]~4_combout\,
	datad => \p1|ALT_INV_p_out[3]~5_combout\,
	dataf => \dm|ALT_INV_yout\(3),
	combout => \dm|LessThan2~2_combout\);

-- Location: LABCELL_X37_Y28_N30
\dm|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add1~1_combout\ = ( \p1|p_out[5]~7_combout\ & ( (!\p1|p_out[4]~6_combout\ & ((!\p1|p_out[2]~4_combout\) # ((!\p1|p_out[1]~3_combout\) # (!\p1|p_out[3]~5_combout\)))) ) ) # ( !\p1|p_out[5]~7_combout\ & ( ((\p1|p_out[2]~4_combout\ & 
-- (\p1|p_out[1]~3_combout\ & \p1|p_out[3]~5_combout\))) # (\p1|p_out[4]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110111001100110011011111001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[2]~4_combout\,
	datab => \p1|ALT_INV_p_out[4]~6_combout\,
	datac => \p1|ALT_INV_p_out[1]~3_combout\,
	datad => \p1|ALT_INV_p_out[3]~5_combout\,
	dataf => \p1|ALT_INV_p_out[5]~7_combout\,
	combout => \dm|Add1~1_combout\);

-- Location: LABCELL_X37_Y28_N33
\dm|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~0_combout\ = ( \dm|yout\(4) & ( !\p1|p_out[4]~6_combout\ $ (((\p1|p_out[2]~4_combout\ & (\p1|p_out[1]~3_combout\ & \p1|p_out[3]~5_combout\)))) ) ) # ( !\dm|yout\(4) & ( !\p1|p_out[4]~6_combout\ $ (((!\p1|p_out[2]~4_combout\) # 
-- ((!\p1|p_out[1]~3_combout\) # (!\p1|p_out[3]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110001100110011011011001100110010011100110011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[2]~4_combout\,
	datab => \p1|ALT_INV_p_out[4]~6_combout\,
	datac => \p1|ALT_INV_p_out[1]~3_combout\,
	datad => \p1|ALT_INV_p_out[3]~5_combout\,
	dataf => \dm|ALT_INV_yout\(4),
	combout => \dm|LessThan2~0_combout\);

-- Location: LABCELL_X37_Y26_N36
\dm|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~1_combout\ = ( !\dm|yout\(0) & ( \p1|p_out[1]~3_combout\ & ( (\p1|p_out[0]~9_combout\ & !\dm|yout\(1)) ) ) ) # ( \dm|yout\(0) & ( !\p1|p_out[1]~3_combout\ & ( !\dm|yout\(1) ) ) ) # ( !\dm|yout\(0) & ( !\p1|p_out[1]~3_combout\ & ( 
-- (!\dm|yout\(1)) # (\p1|p_out[0]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111100001111000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[0]~9_combout\,
	datac => \dm|ALT_INV_yout\(1),
	datae => \dm|ALT_INV_yout\(0),
	dataf => \p1|ALT_INV_p_out[1]~3_combout\,
	combout => \dm|LessThan2~1_combout\);

-- Location: LABCELL_X35_Y28_N39
\dm|LessThan2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~3_combout\ = ( \dm|yout\(3) & ( (!\dm|yout\(2) & (\p1|p_out[3]~5_combout\ & (!\p1|p_out[1]~3_combout\ $ (!\p1|p_out[2]~4_combout\)))) ) ) # ( !\dm|yout\(3) & ( (!\p1|p_out[1]~3_combout\ & (((!\dm|yout\(2) & \p1|p_out[2]~4_combout\)) # 
-- (\p1|p_out[3]~5_combout\))) # (\p1|p_out[1]~3_combout\ & ((!\p1|p_out[3]~5_combout\ & ((!\dm|yout\(2)) # (\p1|p_out[2]~4_combout\))) # (\p1|p_out[3]~5_combout\ & ((!\p1|p_out[2]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111111011010010011111101101000000100000010000000010000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[1]~3_combout\,
	datab => \dm|ALT_INV_yout\(2),
	datac => \p1|ALT_INV_p_out[3]~5_combout\,
	datad => \p1|ALT_INV_p_out[2]~4_combout\,
	dataf => \dm|ALT_INV_yout\(3),
	combout => \dm|LessThan2~3_combout\);

-- Location: LABCELL_X36_Y28_N6
\dm|LessThan2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~4_combout\ = ( \dm|LessThan2~1_combout\ & ( \dm|LessThan2~3_combout\ & ( (\dm|LessThan2~0_combout\ & (!\dm|Add1~1_combout\ $ (\dm|yout\(5)))) ) ) ) # ( !\dm|LessThan2~1_combout\ & ( \dm|LessThan2~3_combout\ & ( (\dm|LessThan2~0_combout\ & 
-- (!\dm|Add1~1_combout\ $ (\dm|yout\(5)))) ) ) ) # ( \dm|LessThan2~1_combout\ & ( !\dm|LessThan2~3_combout\ & ( (\dm|LessThan2~2_combout\ & (\dm|LessThan2~0_combout\ & (!\dm|Add1~1_combout\ $ (\dm|yout\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000100001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_LessThan2~2_combout\,
	datab => \dm|ALT_INV_Add1~1_combout\,
	datac => \dm|ALT_INV_LessThan2~0_combout\,
	datad => \dm|ALT_INV_yout\(5),
	datae => \dm|ALT_INV_LessThan2~1_combout\,
	dataf => \dm|ALT_INV_LessThan2~3_combout\,
	combout => \dm|LessThan2~4_combout\);

-- Location: LABCELL_X37_Y27_N21
\VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|LessThan3~0_combout\ = ( \dm|yout\(4) & ( (\dm|yout\(6) & (\dm|yout\(3) & \dm|yout\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(6),
	datac => \dm|ALT_INV_yout\(3),
	datad => \dm|ALT_INV_yout\(5),
	datae => \dm|ALT_INV_yout\(4),
	combout => \VGA|LessThan3~0_combout\);

-- Location: FF_X42_Y26_N37
\dm|local_ball_p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out~0_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(7));

-- Location: LABCELL_X36_Y27_N0
\dm|Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~13_sumout\ = SUM(( \dm|xout\(0) ) + ( VCC ) + ( !VCC ))
-- \dm|Add7~14\ = CARRY(( \dm|xout\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_xout\(0),
	cin => GND,
	sumout => \dm|Add7~13_sumout\,
	cout => \dm|Add7~14\);

-- Location: LABCELL_X35_Y28_N15
\dm|yout[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~0_combout\ = ( \dc|select_op\(2) & ( !\dc|select_op\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_select_op\(0),
	dataf => \dc|ALT_INV_select_op\(2),
	combout => \dm|yout[4]~0_combout\);

-- Location: LABCELL_X36_Y27_N27
\dm|xout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~4_combout\ = ( \dm|yout[4]~0_combout\ & ( (!\dc|select_op\(1)) # ((!\dm|xout[5]~9_combout\ & \dm|local_ball_p\(7))) ) ) # ( !\dm|yout[4]~0_combout\ & ( (!\dm|xout[5]~9_combout\ & ((!\dc|select_op\(1) & ((\dm|Add7~13_sumout\))) # 
-- (\dc|select_op\(1) & (\dm|local_ball_p\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(1),
	datab => \dm|ALT_INV_xout[5]~9_combout\,
	datac => \dm|ALT_INV_local_ball_p\(7),
	datad => \dm|ALT_INV_Add7~13_sumout\,
	dataf => \dm|ALT_INV_yout[4]~0_combout\,
	combout => \dm|xout~4_combout\);

-- Location: LABCELL_X36_Y27_N39
\dm|xout[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout[5]~1_combout\ = ( \VGA|LessThan3~0_combout\ & ( \dc|WideOr10~combout\ ) ) # ( !\VGA|LessThan3~0_combout\ & ( \dc|WideOr10~combout\ ) ) # ( \VGA|LessThan3~0_combout\ & ( !\dc|WideOr10~combout\ & ( (!\dc|select_op\(2) & ((!\dc|select_op\(1) & 
-- (\dc|select_op\(0))) # (\dc|select_op\(1) & ((!\dc|select_op\(0)) # (!\dm|counter\(1)))))) # (\dc|select_op\(2) & (!\dc|select_op\(1))) ) ) ) # ( !\VGA|LessThan3~0_combout\ & ( !\dc|WideOr10~combout\ & ( (!\dc|select_op\(1)) # ((!\dc|select_op\(2) & 
-- ((!\dc|select_op\(0)) # (!\dm|counter\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101100011011100110110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(2),
	datab => \dc|ALT_INV_select_op\(1),
	datac => \dc|ALT_INV_select_op\(0),
	datad => \dm|ALT_INV_counter\(1),
	datae => \VGA|ALT_INV_LessThan3~0_combout\,
	dataf => \dc|ALT_INV_WideOr10~combout\,
	combout => \dm|xout[5]~1_combout\);

-- Location: FF_X36_Y27_N29
\dm|xout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~4_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(0));

-- Location: LABCELL_X36_Y27_N3
\dm|Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~17_sumout\ = SUM(( \dm|xout\(1) ) + ( GND ) + ( \dm|Add7~14\ ))
-- \dm|Add7~18\ = CARRY(( \dm|xout\(1) ) + ( GND ) + ( \dm|Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout\(1),
	cin => \dm|Add7~14\,
	sumout => \dm|Add7~17_sumout\,
	cout => \dm|Add7~18\);

-- Location: FF_X42_Y27_N38
\dm|local_ball_p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[8]~3_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(8));

-- Location: LABCELL_X36_Y27_N24
\dm|xout~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~5_combout\ = ( \dc|select_op\(0) & ( (!\dc|select_op\(1) & (!\dm|xout[5]~9_combout\ & (\dm|Add7~17_sumout\))) # (\dc|select_op\(1) & (((\dm|local_ball_p\(8))))) ) ) # ( !\dc|select_op\(0) & ( ((!\dm|xout[5]~9_combout\ & \dm|Add7~17_sumout\)) # 
-- (\dc|select_op\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011101010111010101110100001000010111010000100001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(1),
	datab => \dm|ALT_INV_xout[5]~9_combout\,
	datac => \dm|ALT_INV_Add7~17_sumout\,
	datad => \dm|ALT_INV_local_ball_p\(8),
	dataf => \dc|ALT_INV_select_op\(0),
	combout => \dm|xout~5_combout\);

-- Location: FF_X36_Y27_N26
\dm|xout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~5_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(1));

-- Location: FF_X42_Y26_N58
\dm|local_ball_p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[12]~7_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(12));

-- Location: FF_X42_Y27_N23
\dm|local_ball_p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[10]~1_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(10));

-- Location: FF_X42_Y27_N55
\dm|local_ball_p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[9]~2_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(9));

-- Location: LABCELL_X36_Y27_N6
\dm|Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~21_sumout\ = SUM(( \dm|xout\(2) ) + ( GND ) + ( \dm|Add7~18\ ))
-- \dm|Add7~22\ = CARRY(( \dm|xout\(2) ) + ( GND ) + ( \dm|Add7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_xout\(2),
	cin => \dm|Add7~18\,
	sumout => \dm|Add7~21_sumout\,
	cout => \dm|Add7~22\);

-- Location: LABCELL_X36_Y27_N54
\dm|xout~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~6_combout\ = ( \dm|Add7~21_sumout\ & ( (!\dc|select_op\(1) & (!\dm|xout[5]~9_combout\)) # (\dc|select_op\(1) & (((!\dc|select_op\(0)) # (\dm|local_ball_p\(9))))) ) ) # ( !\dm|Add7~21_sumout\ & ( (\dc|select_op\(1) & ((!\dc|select_op\(0)) # 
-- (\dm|local_ball_p\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111110101010110011111010101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout[5]~9_combout\,
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_local_ball_p\(9),
	datad => \dc|ALT_INV_select_op\(1),
	dataf => \dm|ALT_INV_Add7~21_sumout\,
	combout => \dm|xout~6_combout\);

-- Location: FF_X36_Y27_N56
\dm|xout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~6_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(2));

-- Location: LABCELL_X36_Y27_N9
\dm|Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~25_sumout\ = SUM(( \dm|xout\(3) ) + ( GND ) + ( \dm|Add7~22\ ))
-- \dm|Add7~26\ = CARRY(( \dm|xout\(3) ) + ( GND ) + ( \dm|Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_xout\(3),
	cin => \dm|Add7~22\,
	sumout => \dm|Add7~25_sumout\,
	cout => \dm|Add7~26\);

-- Location: LABCELL_X36_Y27_N57
\dm|xout~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~7_combout\ = ( \dm|Add7~25_sumout\ & ( (!\dc|select_op\(1) & (!\dm|xout[5]~9_combout\)) # (\dc|select_op\(1) & (((!\dc|select_op\(0)) # (\dm|local_ball_p\(10))))) ) ) # ( !\dm|Add7~25_sumout\ & ( (\dc|select_op\(1) & ((!\dc|select_op\(0)) # 
-- (\dm|local_ball_p\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111110101010110011111010101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout[5]~9_combout\,
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_local_ball_p\(10),
	datad => \dc|ALT_INV_select_op\(1),
	dataf => \dm|ALT_INV_Add7~25_sumout\,
	combout => \dm|xout~7_combout\);

-- Location: FF_X36_Y27_N59
\dm|xout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~7_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(3));

-- Location: LABCELL_X36_Y27_N12
\dm|Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~29_sumout\ = SUM(( \dm|xout\(4) ) + ( GND ) + ( \dm|Add7~26\ ))
-- \dm|Add7~30\ = CARRY(( \dm|xout\(4) ) + ( GND ) + ( \dm|Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_xout\(4),
	cin => \dm|Add7~26\,
	sumout => \dm|Add7~29_sumout\,
	cout => \dm|Add7~30\);

-- Location: FF_X42_Y27_N58
\dm|local_ball_p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[11]~4_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(11));

-- Location: LABCELL_X35_Y27_N0
\dm|xout~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~8_combout\ = ( \dc|select_op\(2) & ( \dc|select_op\(1) & ( (!\dc|select_op\(0)) # (\dm|local_ball_p\(11)) ) ) ) # ( !\dc|select_op\(2) & ( \dc|select_op\(1) & ( (!\dc|select_op\(0)) # (\dm|local_ball_p\(11)) ) ) ) # ( \dc|select_op\(2) & ( 
-- !\dc|select_op\(1) & ( (!\dc|select_op\(0)) # ((!\dm|xout[5]~9_combout\ & \dm|Add7~29_sumout\)) ) ) ) # ( !\dc|select_op\(2) & ( !\dc|select_op\(1) & ( (!\dm|xout[5]~9_combout\ & \dm|Add7~29_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010110011101100111011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout[5]~9_combout\,
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_Add7~29_sumout\,
	datad => \dm|ALT_INV_local_ball_p\(11),
	datae => \dc|ALT_INV_select_op\(2),
	dataf => \dc|ALT_INV_select_op\(1),
	combout => \dm|xout~8_combout\);

-- Location: FF_X35_Y27_N2
\dm|xout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~8_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(4));

-- Location: LABCELL_X36_Y27_N15
\dm|Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~9_sumout\ = SUM(( \dm|xout\(5) ) + ( GND ) + ( \dm|Add7~30\ ))
-- \dm|Add7~10\ = CARRY(( \dm|xout\(5) ) + ( GND ) + ( \dm|Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_xout\(5),
	cin => \dm|Add7~30\,
	sumout => \dm|Add7~9_sumout\,
	cout => \dm|Add7~10\);

-- Location: LABCELL_X35_Y27_N36
\dm|xout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~3_combout\ = ( \dc|select_op\(1) & ( (\dm|local_ball_p\(12) & !\dm|xout[5]~9_combout\) ) ) # ( !\dc|select_op\(1) & ( (!\dm|xout[5]~9_combout\ & \dm|Add7~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_local_ball_p\(12),
	datab => \dm|ALT_INV_xout[5]~9_combout\,
	datac => \dm|ALT_INV_Add7~9_sumout\,
	dataf => \dc|ALT_INV_select_op\(1),
	combout => \dm|xout~3_combout\);

-- Location: FF_X35_Y27_N38
\dm|xout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~3_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(5));

-- Location: LABCELL_X37_Y27_N0
\dm|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan6~0_combout\ = ( \dm|xout\(2) & ( (!\dm|xout\(5) & ((!\dm|xout\(1)) # ((!\dm|xout\(4)) # (!\dm|xout\(3))))) ) ) # ( !\dm|xout\(2) & ( !\dm|xout\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout\(1),
	datab => \dm|ALT_INV_xout\(5),
	datac => \dm|ALT_INV_xout\(4),
	datad => \dm|ALT_INV_xout\(3),
	dataf => \dm|ALT_INV_xout\(2),
	combout => \dm|LessThan6~0_combout\);

-- Location: LABCELL_X36_Y27_N18
\dm|Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~5_sumout\ = SUM(( \dm|xout\(6) ) + ( GND ) + ( \dm|Add7~10\ ))
-- \dm|Add7~6\ = CARRY(( \dm|xout\(6) ) + ( GND ) + ( \dm|Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_xout\(6),
	cin => \dm|Add7~10\,
	sumout => \dm|Add7~5_sumout\,
	cout => \dm|Add7~6\);

-- Location: LABCELL_X36_Y27_N21
\dm|Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add7~1_sumout\ = SUM(( \dm|xout\(7) ) + ( GND ) + ( \dm|Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout\(7),
	cin => \dm|Add7~6\,
	sumout => \dm|Add7~1_sumout\);

-- Location: FF_X42_Y27_N19
\dm|local_ball_p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[14]~6_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(14));

-- Location: LABCELL_X36_Y27_N48
\dm|xout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~0_combout\ = ( \dc|select_op\(1) & ( (!\dc|select_op\(0)) # (\dm|local_ball_p\(14)) ) ) # ( !\dc|select_op\(1) & ( (\dm|Add7~1_sumout\ & !\dm|xout[5]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_Add7~1_sumout\,
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_xout[5]~9_combout\,
	datad => \dm|ALT_INV_local_ball_p\(14),
	dataf => \dc|ALT_INV_select_op\(1),
	combout => \dm|xout~0_combout\);

-- Location: FF_X36_Y27_N50
\dm|xout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~0_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(7));

-- Location: LABCELL_X37_Y27_N48
\dm|xout[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout[5]~9_combout\ = ( !\dc|select_op\(2) & ( (!\dc|select_op\(0) & (((\dm|xout\(7) & ((\dm|xout\(5)) # (\dm|xout\(6))))) # (\dc|select_op\(1)))) # (\dc|select_op\(0) & ((((!\dc|select_op\(1)))))) ) ) # ( \dc|select_op\(2) & ( (!\dc|select_op\(0)) # 
-- ((\dm|xout\(7) & (!\dc|select_op\(1) & ((!\dm|LessThan6~0_combout\) # (\dm|xout\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001101111111110011001111110111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout\(6),
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_LessThan6~0_combout\,
	datad => \dm|ALT_INV_xout\(7),
	datae => \dc|ALT_INV_select_op\(2),
	dataf => \dc|ALT_INV_select_op\(1),
	datag => \dm|ALT_INV_xout\(5),
	combout => \dm|xout[5]~9_combout\);

-- Location: FF_X40_Y26_N40
\dm|local_ball_p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[13]~5_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(13));

-- Location: LABCELL_X36_Y27_N33
\dm|xout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|xout~2_combout\ = ( \dm|yout[4]~0_combout\ & ( (!\dc|select_op\(1)) # ((!\dm|xout[5]~9_combout\ & \dm|local_ball_p\(13))) ) ) # ( !\dm|yout[4]~0_combout\ & ( (!\dm|xout[5]~9_combout\ & ((!\dc|select_op\(1) & (\dm|Add7~5_sumout\)) # (\dc|select_op\(1) 
-- & ((\dm|local_ball_p\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout[5]~9_combout\,
	datab => \dm|ALT_INV_Add7~5_sumout\,
	datac => \dc|ALT_INV_select_op\(1),
	datad => \dm|ALT_INV_local_ball_p\(13),
	dataf => \dm|ALT_INV_yout[4]~0_combout\,
	combout => \dm|xout~2_combout\);

-- Location: FF_X36_Y27_N35
\dm|xout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|xout~2_combout\,
	sclr => \dc|WideOr10~combout\,
	ena => \dm|xout[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|xout\(6));

-- Location: LABCELL_X37_Y27_N54
\dm|yout[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~5_combout\ = ( \dm|xout\(5) & ( \dm|xout\(7) & ( !\VGA|LessThan3~0_combout\ ) ) ) # ( !\dm|xout\(5) & ( \dm|xout\(7) & ( (!\VGA|LessThan3~0_combout\ & \dm|xout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_LessThan3~0_combout\,
	datac => \dm|ALT_INV_xout\(6),
	datae => \dm|ALT_INV_xout\(5),
	dataf => \dm|ALT_INV_xout\(7),
	combout => \dm|yout[4]~5_combout\);

-- Location: LABCELL_X37_Y28_N48
\dm|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add1~0_combout\ = ( \p1|p_out[3]~5_combout\ & ( \p1|p_out[5]~7_combout\ & ( !\p1|p_out[6]~8_combout\ $ (((!\p1|p_out[4]~6_combout\ & ((!\p1|p_out[2]~4_combout\) # (!\p1|p_out[1]~3_combout\))))) ) ) ) # ( !\p1|p_out[3]~5_combout\ & ( 
-- \p1|p_out[5]~7_combout\ & ( !\p1|p_out[6]~8_combout\ $ (!\p1|p_out[4]~6_combout\) ) ) ) # ( \p1|p_out[3]~5_combout\ & ( !\p1|p_out[5]~7_combout\ & ( \p1|p_out[6]~8_combout\ ) ) ) # ( !\p1|p_out[3]~5_combout\ & ( !\p1|p_out[5]~7_combout\ & ( 
-- \p1|p_out[6]~8_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100110011001100110011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[6]~8_combout\,
	datab => \p1|ALT_INV_p_out[4]~6_combout\,
	datac => \p1|ALT_INV_p_out[2]~4_combout\,
	datad => \p1|ALT_INV_p_out[1]~3_combout\,
	datae => \p1|ALT_INV_p_out[3]~5_combout\,
	dataf => \p1|ALT_INV_p_out[5]~7_combout\,
	combout => \dm|Add1~0_combout\);

-- Location: LABCELL_X35_Y28_N18
\dm|yout[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~6_combout\ = ( \dm|yout\(6) & ( \dm|Add1~0_combout\ & ( (!\dc|select_op\(0) & (((!\dm|yout[4]~5_combout\)))) # (\dc|select_op\(0) & (!\dm|LessThan2~5_combout\ & (!\dm|LessThan2~4_combout\))) ) ) ) # ( !\dm|yout\(6) & ( \dm|Add1~0_combout\ & ( 
-- (!\dm|yout[4]~5_combout\ & !\dc|select_op\(0)) ) ) ) # ( \dm|yout\(6) & ( !\dm|Add1~0_combout\ & ( (!\dm|yout[4]~5_combout\) # (\dc|select_op\(0)) ) ) ) # ( !\dm|yout\(6) & ( !\dm|Add1~0_combout\ & ( (!\dc|select_op\(0) & (((!\dm|yout[4]~5_combout\)))) # 
-- (\dc|select_op\(0) & (!\dm|LessThan2~5_combout\ & (!\dm|LessThan2~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010001000111100001111111111110000000000001111000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_LessThan2~5_combout\,
	datab => \dm|ALT_INV_LessThan2~4_combout\,
	datac => \dm|ALT_INV_yout[4]~5_combout\,
	datad => \dc|ALT_INV_select_op\(0),
	datae => \dm|ALT_INV_yout\(6),
	dataf => \dm|ALT_INV_Add1~0_combout\,
	combout => \dm|yout[4]~6_combout\);

-- Location: LABCELL_X35_Y28_N54
\dm|yout[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout[4]~19_combout\ = ( !\dc|select_op\(2) & ( ((!\dc|WideOr10~combout\ & ((!\dc|select_op\(1) & ((\dm|yout[4]~6_combout\))) # (\dc|select_op\(1) & (\dm|yout[4]~23_combout\))))) ) ) # ( \dc|select_op\(2) & ( (!\dc|WideOr10~combout\ & 
-- ((!\dm|yout[4]~23_combout\ & (!\dc|select_op\(0) & (\dm|LessThan5~1_combout\))) # (\dm|yout[4]~23_combout\ & (((!\dc|select_op\(0) & \dm|LessThan5~1_combout\)) # (\dc|select_op\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000000011000000000001010101000000000101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout[4]~23_combout\,
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_LessThan5~1_combout\,
	datad => \dc|ALT_INV_WideOr10~combout\,
	datae => \dc|ALT_INV_select_op\(2),
	dataf => \dc|ALT_INV_select_op\(1),
	datag => \dm|ALT_INV_yout[4]~6_combout\,
	combout => \dm|yout[4]~19_combout\);

-- Location: FF_X34_Y28_N35
\dm|yout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~8_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(5));

-- Location: LABCELL_X40_Y29_N39
\dm|LessThan2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~5_combout\ = ( \p1|p_out[5]~7_combout\ & ( \p1|p_out[3]~5_combout\ & ( (!\dm|Add1~2_combout\ & (!\p1|p_out[4]~6_combout\ & ((!\dm|yout\(4)) # (!\dm|yout\(5))))) # (\dm|Add1~2_combout\ & (!\dm|yout\(4) & (\p1|p_out[4]~6_combout\ & 
-- !\dm|yout\(5)))) ) ) ) # ( !\p1|p_out[5]~7_combout\ & ( \p1|p_out[3]~5_combout\ & ( (!\dm|yout\(4) & ((!\dm|yout\(5)) # ((\dm|Add1~2_combout\ & \p1|p_out[4]~6_combout\)))) # (\dm|yout\(4) & (!\dm|yout\(5) & ((\p1|p_out[4]~6_combout\) # 
-- (\dm|Add1~2_combout\)))) ) ) ) # ( \p1|p_out[5]~7_combout\ & ( !\p1|p_out[3]~5_combout\ & ( (!\p1|p_out[4]~6_combout\ & ((!\dm|yout\(4)) # (!\dm|yout\(5)))) ) ) ) # ( !\p1|p_out[5]~7_combout\ & ( !\p1|p_out[3]~5_combout\ & ( (!\dm|yout\(5) & 
-- ((!\dm|yout\(4)) # (\p1|p_out[4]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000111100001010000010111111000000101100001010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(4),
	datab => \dm|ALT_INV_Add1~2_combout\,
	datac => \p1|ALT_INV_p_out[4]~6_combout\,
	datad => \dm|ALT_INV_yout\(5),
	datae => \p1|ALT_INV_p_out[5]~7_combout\,
	dataf => \p1|ALT_INV_p_out[3]~5_combout\,
	combout => \dm|LessThan2~5_combout\);

-- Location: LABCELL_X37_Y28_N36
\dm|local_p1_y[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|local_p1_y[0]~1_combout\ = ( \dm|LessThan2~4_combout\ & ( \dm|Add1~0_combout\ & ( (\dm|local_p1_y[0]~0_combout\) # (\dc|WideOr10~combout\) ) ) ) # ( !\dm|LessThan2~4_combout\ & ( \dm|Add1~0_combout\ & ( ((\dm|local_p1_y[0]~0_combout\ & 
-- ((!\dm|yout\(6)) # (\dm|LessThan2~5_combout\)))) # (\dc|WideOr10~combout\) ) ) ) # ( \dm|LessThan2~4_combout\ & ( !\dm|Add1~0_combout\ & ( ((\dm|local_p1_y[0]~0_combout\ & !\dm|yout\(6))) # (\dc|WideOr10~combout\) ) ) ) # ( !\dm|LessThan2~4_combout\ & ( 
-- !\dm|Add1~0_combout\ & ( ((\dm|local_p1_y[0]~0_combout\ & (\dm|LessThan2~5_combout\ & !\dm|yout\(6)))) # (\dc|WideOr10~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010101011101110101010101110111010101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_WideOr10~combout\,
	datab => \dm|ALT_INV_local_p1_y[0]~0_combout\,
	datac => \dm|ALT_INV_LessThan2~5_combout\,
	datad => \dm|ALT_INV_yout\(6),
	datae => \dm|ALT_INV_LessThan2~4_combout\,
	dataf => \dm|ALT_INV_Add1~0_combout\,
	combout => \dm|local_p1_y[0]~1_combout\);

-- Location: FF_X37_Y28_N1
\dm|local_p1_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~25_sumout\,
	asdata => \p1|p_out[0]~9_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(0));

-- Location: LABCELL_X37_Y28_N3
\dm|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~21_sumout\ = SUM(( \dm|local_p1_y\(1) ) + ( GND ) + ( \dm|Add2~26\ ))
-- \dm|Add2~22\ = CARRY(( \dm|local_p1_y\(1) ) + ( GND ) + ( \dm|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(1),
	cin => \dm|Add2~26\,
	sumout => \dm|Add2~21_sumout\,
	cout => \dm|Add2~22\);

-- Location: FF_X37_Y28_N5
\dm|local_p1_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~21_sumout\,
	asdata => \p1|p_out[1]~3_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(1));

-- Location: FF_X37_Y28_N7
\dm|local_p1_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~17_sumout\,
	asdata => \p1|p_out[2]~4_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(2));

-- Location: LABCELL_X33_Y28_N36
\dm|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~17_sumout\ = SUM(( \dm|yout\(2) ) + ( GND ) + ( \dm|Add0~22\ ))
-- \dm|Add0~18\ = CARRY(( \dm|yout\(2) ) + ( GND ) + ( \dm|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_yout\(2),
	cin => \dm|Add0~22\,
	sumout => \dm|Add0~17_sumout\,
	cout => \dm|Add0~18\);

-- Location: MLABCELL_X34_Y28_N57
\dm|yout~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~13_combout\ = ( \dm|local_m_y\(2) & ( (!\dc|select_op\(2) & ((!\dc|select_op\(0) & ((!\dm|Add0~17_sumout\))) # (\dc|select_op\(0) & (!\dm|local_p1_y\(2))))) ) ) # ( !\dm|local_m_y\(2) & ( (!\dc|select_op\(0) & (((!\dm|Add0~17_sumout\)) # 
-- (\dc|select_op\(2)))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & (!\dm|local_p1_y\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101001100010111010100110001011001000010000001100100001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(0),
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dm|ALT_INV_local_p1_y\(2),
	datad => \dm|ALT_INV_Add0~17_sumout\,
	dataf => \dm|ALT_INV_local_m_y\(2),
	combout => \dm|yout~13_combout\);

-- Location: LABCELL_X35_Y28_N6
\dm|yout~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~14_combout\ = ( \dm|yout~13_combout\ & ( (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & ((\dm|local_ball_p\(2))))) # (\dm|yout[4]~2_combout\ & (!\dm|yout[4]~1_combout\ & (\dm|local_p2_y\(2)))) ) ) # ( !\dm|yout~13_combout\ & ( 
-- (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & ((\dm|local_ball_p\(2))))) # (\dm|yout[4]~2_combout\ & (((\dm|local_p2_y\(2))) # (\dm|yout[4]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100110111000101010011011100000100001001100000010000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout[4]~2_combout\,
	datab => \dm|ALT_INV_yout[4]~1_combout\,
	datac => \dm|ALT_INV_local_p2_y\(2),
	datad => \dm|ALT_INV_local_ball_p\(2),
	dataf => \dm|ALT_INV_yout~13_combout\,
	combout => \dm|yout~14_combout\);

-- Location: FF_X35_Y28_N8
\dm|yout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~14_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(2));

-- Location: LABCELL_X33_Y28_N39
\dm|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~13_sumout\ = SUM(( \dm|yout\(3) ) + ( GND ) + ( \dm|Add0~18\ ))
-- \dm|Add0~14\ = CARRY(( \dm|yout\(3) ) + ( GND ) + ( \dm|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(3),
	cin => \dm|Add0~18\,
	sumout => \dm|Add0~13_sumout\,
	cout => \dm|Add0~14\);

-- Location: LABCELL_X35_Y28_N12
\dm|yout~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~9_combout\ = ( \dm|local_p1_y\(4) & ( (!\dc|select_op\(0) & ((!\dc|select_op\(2) & ((!\dm|Add0~9_sumout\))) # (\dc|select_op\(2) & (!\dm|local_m_y\(4))))) ) ) # ( !\dm|local_p1_y\(4) & ( (!\dc|select_op\(0) & ((!\dc|select_op\(2) & 
-- ((!\dm|Add0~9_sumout\))) # (\dc|select_op\(2) & (!\dm|local_m_y\(4))))) # (\dc|select_op\(0) & (!\dc|select_op\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110001100100111011000110010010101000001000001010100000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(0),
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dm|ALT_INV_local_m_y\(4),
	datad => \dm|ALT_INV_Add0~9_sumout\,
	dataf => \dm|ALT_INV_local_p1_y\(4),
	combout => \dm|yout~9_combout\);

-- Location: FF_X40_Y27_N19
\dm|local_ball_p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[4]~11_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(4));

-- Location: LABCELL_X35_Y28_N3
\dm|yout~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~10_combout\ = ( \dm|yout[4]~2_combout\ & ( (!\dm|yout[4]~1_combout\ & (\dm|local_p2_y\(4))) # (\dm|yout[4]~1_combout\ & ((!\dm|yout~9_combout\))) ) ) # ( !\dm|yout[4]~2_combout\ & ( (\dm|yout[4]~1_combout\ & \dm|local_ball_p\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101011100010111000101110001011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_local_p2_y\(4),
	datab => \dm|ALT_INV_yout~9_combout\,
	datac => \dm|ALT_INV_yout[4]~1_combout\,
	datad => \dm|ALT_INV_local_ball_p\(4),
	dataf => \dm|ALT_INV_yout[4]~2_combout\,
	combout => \dm|yout~10_combout\);

-- Location: FF_X35_Y28_N5
\dm|yout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~10_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(4));

-- Location: MLABCELL_X34_Y27_N42
\dm|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan5~0_combout\ = ( \dm|yout\(2) & ( (!\dm|yout\(3) & ((!\dm|yout\(1)) # (!\dm|yout\(0)))) ) ) # ( !\dm|yout\(2) & ( !\dm|yout\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110010001100100011001100110011001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(1),
	datab => \dm|ALT_INV_yout\(3),
	datac => \dm|ALT_INV_yout\(0),
	datae => \dm|ALT_INV_yout\(2),
	combout => \dm|LessThan5~0_combout\);

-- Location: LABCELL_X37_Y27_N12
\dm|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan5~1_combout\ = ( \dm|yout\(5) & ( !\dm|LessThan5~0_combout\ & ( (\dm|yout\(4) & \dm|yout\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(4),
	datac => \dm|ALT_INV_yout\(6),
	datae => \dm|ALT_INV_yout\(5),
	dataf => \dm|ALT_INV_LessThan5~0_combout\,
	combout => \dm|LessThan5~1_combout\);

-- Location: LABCELL_X35_Y28_N51
\dm|local_m_y[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|local_m_y[5]~0_combout\ = ( \dc|select_op\(1) & ( \dc|WideOr10~combout\ ) ) # ( !\dc|select_op\(1) & ( ((!\dm|LessThan5~1_combout\ & \dm|yout[4]~0_combout\)) # (\dc|WideOr10~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_LessThan5~1_combout\,
	datab => \dm|ALT_INV_yout[4]~0_combout\,
	datad => \dc|ALT_INV_WideOr10~combout\,
	dataf => \dc|ALT_INV_select_op\(1),
	combout => \dm|local_m_y[5]~0_combout\);

-- Location: FF_X34_Y28_N2
\dm|local_m_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add6~25_sumout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(0));

-- Location: MLABCELL_X34_Y28_N3
\dm|Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~21_sumout\ = SUM(( \dm|local_m_y\(1) ) + ( GND ) + ( \dm|Add6~26\ ))
-- \dm|Add6~22\ = CARRY(( \dm|local_m_y\(1) ) + ( GND ) + ( \dm|Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_m_y\(1),
	cin => \dm|Add6~26\,
	sumout => \dm|Add6~21_sumout\,
	cout => \dm|Add6~22\);

-- Location: FF_X34_Y28_N5
\dm|local_m_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add6~21_sumout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(1));

-- Location: MLABCELL_X34_Y28_N6
\dm|Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~17_sumout\ = SUM(( \dm|local_m_y\(2) ) + ( GND ) + ( \dm|Add6~22\ ))
-- \dm|Add6~18\ = CARRY(( \dm|local_m_y\(2) ) + ( GND ) + ( \dm|Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_m_y\(2),
	cin => \dm|Add6~22\,
	sumout => \dm|Add6~17_sumout\,
	cout => \dm|Add6~18\);

-- Location: FF_X34_Y28_N8
\dm|local_m_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add6~17_sumout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(2));

-- Location: LABCELL_X35_Y28_N48
\dm|local_m_y[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|local_m_y[3]~feeder_combout\ = ( \dm|Add6~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \dm|ALT_INV_Add6~13_sumout\,
	combout => \dm|local_m_y[3]~feeder_combout\);

-- Location: FF_X35_Y28_N50
\dm|local_m_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|local_m_y[3]~feeder_combout\,
	asdata => VCC,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(3));

-- Location: MLABCELL_X34_Y28_N39
\dm|yout~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~11_combout\ = ( \dm|Add0~13_sumout\ & ( (!\dc|select_op\(0) & ((!\dc|select_op\(2)) # ((\dm|local_m_y\(3))))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & ((\dm|local_p1_y\(3))))) ) ) # ( !\dm|Add0~13_sumout\ & ( (!\dc|select_op\(0) & 
-- (\dc|select_op\(2) & (\dm|local_m_y\(3)))) # (\dc|select_op\(0) & (!\dc|select_op\(2) & ((\dm|local_p1_y\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_select_op\(0),
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dm|ALT_INV_local_m_y\(3),
	datad => \dm|ALT_INV_local_p1_y\(3),
	dataf => \dm|ALT_INV_Add0~13_sumout\,
	combout => \dm|yout~11_combout\);

-- Location: LABCELL_X35_Y28_N42
\dm|yout~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~12_combout\ = ( \dm|yout~11_combout\ & ( (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & ((\dm|local_ball_p\(3))))) # (\dm|yout[4]~2_combout\ & (((\dm|local_p2_y\(3))) # (\dm|yout[4]~1_combout\))) ) ) # ( !\dm|yout~11_combout\ & ( 
-- (!\dm|yout[4]~2_combout\ & (\dm|yout[4]~1_combout\ & ((\dm|local_ball_p\(3))))) # (\dm|yout[4]~2_combout\ & (!\dm|yout[4]~1_combout\ & (\dm|local_p2_y\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout[4]~2_combout\,
	datab => \dm|ALT_INV_yout[4]~1_combout\,
	datac => \dm|ALT_INV_local_p2_y\(3),
	datad => \dm|ALT_INV_local_ball_p\(3),
	dataf => \dm|ALT_INV_yout~11_combout\,
	combout => \dm|yout~12_combout\);

-- Location: FF_X35_Y28_N44
\dm|yout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~12_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(3));

-- Location: LABCELL_X33_Y27_N36
\dm|LessThan3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~6_combout\ = ( \SW[0]~input_o\ & ( \dm|yout\(3) & ( !\dm|Add3~1_combout\ $ (((\p2|Add0~9_sumout\ & !\p2|p_out[1]~8_combout\))) ) ) ) # ( !\SW[0]~input_o\ & ( \dm|yout\(3) & ( !\dm|Add3~1_combout\ $ (((\p2|Add1~9_sumout\ & 
-- !\p2|p_out[1]~8_combout\))) ) ) ) # ( \SW[0]~input_o\ & ( !\dm|yout\(3) & ( !\dm|Add3~1_combout\ $ (((!\p2|Add0~9_sumout\) # (\p2|p_out[1]~8_combout\))) ) ) ) # ( !\SW[0]~input_o\ & ( !\dm|yout\(3) & ( !\dm|Add3~1_combout\ $ (((!\p2|Add1~9_sumout\) # 
-- (\p2|p_out[1]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111010110100000111111000011111100001010010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p2|ALT_INV_Add0~9_sumout\,
	datab => \p2|ALT_INV_Add1~9_sumout\,
	datac => \dm|ALT_INV_Add3~1_combout\,
	datad => \p2|ALT_INV_p_out[1]~8_combout\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \dm|ALT_INV_yout\(3),
	combout => \dm|LessThan3~6_combout\);

-- Location: LABCELL_X33_Y27_N30
\dm|LessThan3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~5_combout\ = ( \dm|Add3~1_combout\ & ( \p2|p_out[1]~8_combout\ & ( !\dm|yout\(3) ) ) ) # ( \dm|Add3~1_combout\ & ( !\p2|p_out[1]~8_combout\ & ( (!\dm|yout\(3) & ((!\SW[0]~input_o\ & ((!\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & 
-- (!\p2|Add0~9_sumout\)))) ) ) ) # ( !\dm|Add3~1_combout\ & ( !\p2|p_out[1]~8_combout\ & ( (!\dm|yout\(3) & ((!\SW[0]~input_o\ & ((\p2|Add1~9_sumout\))) # (\SW[0]~input_o\ & (\p2|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100110010000100000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[0]~input_o\,
	datab => \dm|ALT_INV_yout\(3),
	datac => \p2|ALT_INV_Add0~9_sumout\,
	datad => \p2|ALT_INV_Add1~9_sumout\,
	datae => \dm|ALT_INV_Add3~1_combout\,
	dataf => \p2|ALT_INV_p_out[1]~8_combout\,
	combout => \dm|LessThan3~5_combout\);

-- Location: LABCELL_X33_Y27_N18
\dm|LessThan3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~7_combout\ = ( !\dm|LessThan3~4_combout\ & ( \dm|LessThan3~1_combout\ & ( ((!\dm|LessThan3~5_combout\ & ((!\dm|LessThan3~2_combout\) # (\dm|LessThan3~6_combout\)))) # (\dm|LessThan3~0_combout\) ) ) ) # ( !\dm|LessThan3~4_combout\ & ( 
-- !\dm|LessThan3~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_LessThan3~6_combout\,
	datab => \dm|ALT_INV_LessThan3~2_combout\,
	datac => \dm|ALT_INV_LessThan3~0_combout\,
	datad => \dm|ALT_INV_LessThan3~5_combout\,
	datae => \dm|ALT_INV_LessThan3~4_combout\,
	dataf => \dm|ALT_INV_LessThan3~1_combout\,
	combout => \dm|LessThan3~7_combout\);

-- Location: LABCELL_X33_Y28_N18
\dm|LessThan3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan3~9_combout\ = ( \dm|yout\(6) & ( \p2|p_out[5]~6_combout\ & ( !\p2|p_out[6]~7_combout\ $ ((((\dm|Add3~1_combout\ & \p2|p_out[3]~4_combout\)) # (\p2|p_out[4]~5_combout\))) ) ) ) # ( !\dm|yout\(6) & ( \p2|p_out[5]~6_combout\ & ( 
-- !\p2|p_out[6]~7_combout\ $ (((!\p2|p_out[4]~5_combout\ & ((!\dm|Add3~1_combout\) # (!\p2|p_out[3]~4_combout\))))) ) ) ) # ( \dm|yout\(6) & ( !\p2|p_out[5]~6_combout\ & ( !\p2|p_out[6]~7_combout\ ) ) ) # ( !\dm|yout\(6) & ( !\p2|p_out[5]~6_combout\ & ( 
-- \p2|p_out[6]~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000111100011110001100001110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_Add3~1_combout\,
	datab => \p2|ALT_INV_p_out[4]~5_combout\,
	datac => \p2|ALT_INV_p_out[6]~7_combout\,
	datad => \p2|ALT_INV_p_out[3]~4_combout\,
	datae => \dm|ALT_INV_yout\(6),
	dataf => \p2|ALT_INV_p_out[5]~6_combout\,
	combout => \dm|LessThan3~9_combout\);

-- Location: LABCELL_X36_Y27_N42
\dm|done~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|done~2_combout\ = ( \dm|LessThan3~9_combout\ & ( !\dc|select_op\(2) & ( (!\dc|select_op\(0) & ((!\dm|LessThan3~8_combout\))) # (\dc|select_op\(0) & (\dm|counter\(1))) ) ) ) # ( !\dm|LessThan3~9_combout\ & ( !\dc|select_op\(2) & ( (!\dc|select_op\(0) & 
-- (((!\dm|LessThan3~8_combout\ & \dm|LessThan3~7_combout\)))) # (\dc|select_op\(0) & (\dm|counter\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001110100011101000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_counter\(1),
	datab => \dc|ALT_INV_select_op\(0),
	datac => \dm|ALT_INV_LessThan3~8_combout\,
	datad => \dm|ALT_INV_LessThan3~7_combout\,
	datae => \dm|ALT_INV_LessThan3~9_combout\,
	dataf => \dc|ALT_INV_select_op\(2),
	combout => \dm|done~2_combout\);

-- Location: LABCELL_X37_Y29_N42
\dm|LessThan2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~7_combout\ = ( \p1|p_out[4]~6_combout\ & ( \p1|p_out[3]~5_combout\ & ( (!\dm|yout\(4) & (!\dm|Add1~2_combout\ & (!\dm|yout\(5) $ (!\p1|p_out[5]~7_combout\)))) # (\dm|yout\(4) & (\dm|Add1~2_combout\ & (!\dm|yout\(5) $ 
-- (!\p1|p_out[5]~7_combout\)))) ) ) ) # ( !\p1|p_out[4]~6_combout\ & ( \p1|p_out[3]~5_combout\ & ( (!\dm|yout\(4) & (\dm|Add1~2_combout\ & (!\dm|yout\(5) $ (!\p1|p_out[5]~7_combout\)))) # (\dm|yout\(4) & (!\dm|Add1~2_combout\ & (!\dm|yout\(5) $ 
-- (\p1|p_out[5]~7_combout\)))) ) ) ) # ( \p1|p_out[4]~6_combout\ & ( !\p1|p_out[3]~5_combout\ & ( (!\dm|yout\(4) & (!\dm|yout\(5) $ (!\p1|p_out[5]~7_combout\))) ) ) ) # ( !\p1|p_out[4]~6_combout\ & ( !\p1|p_out[3]~5_combout\ & ( (\dm|yout\(4) & 
-- (!\dm|yout\(5) $ (\p1|p_out[5]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000010001001000101000100001000010000110000010000110000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(4),
	datab => \dm|ALT_INV_yout\(5),
	datac => \dm|ALT_INV_Add1~2_combout\,
	datad => \p1|ALT_INV_p_out[5]~7_combout\,
	datae => \p1|ALT_INV_p_out[4]~6_combout\,
	dataf => \p1|ALT_INV_p_out[3]~5_combout\,
	combout => \dm|LessThan2~7_combout\);

-- Location: LABCELL_X33_Y28_N12
\dm|LessThan2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|LessThan2~6_combout\ = ( \dm|yout\(3) & ( \p1|p_out[1]~3_combout\ & ( (!\p1|p_out[3]~5_combout\ & (!\dm|yout\(2) & (\dm|LessThan2~1_combout\ & \p1|p_out[2]~4_combout\))) # (\p1|p_out[3]~5_combout\ & (!\p1|p_out[2]~4_combout\ & ((!\dm|yout\(2)) # 
-- (\dm|LessThan2~1_combout\)))) ) ) ) # ( !\dm|yout\(3) & ( \p1|p_out[1]~3_combout\ & ( (!\p1|p_out[3]~5_combout\ & ((!\dm|yout\(2)) # ((\p1|p_out[2]~4_combout\) # (\dm|LessThan2~1_combout\)))) # (\p1|p_out[3]~5_combout\ & ((!\p1|p_out[2]~4_combout\) # 
-- ((!\dm|yout\(2) & \dm|LessThan2~1_combout\)))) ) ) ) # ( \dm|yout\(3) & ( !\p1|p_out[1]~3_combout\ & ( (\p1|p_out[3]~5_combout\ & ((!\dm|yout\(2) & ((\p1|p_out[2]~4_combout\) # (\dm|LessThan2~1_combout\))) # (\dm|yout\(2) & (\dm|LessThan2~1_combout\ & 
-- \p1|p_out[2]~4_combout\)))) ) ) ) # ( !\dm|yout\(3) & ( !\p1|p_out[1]~3_combout\ & ( ((!\dm|yout\(2) & ((\p1|p_out[2]~4_combout\) # (\dm|LessThan2~1_combout\))) # (\dm|yout\(2) & (\dm|LessThan2~1_combout\ & \p1|p_out[2]~4_combout\))) # 
-- (\p1|p_out[3]~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110111011111000001000100010111011111101011100100010100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \p1|ALT_INV_p_out[3]~5_combout\,
	datab => \dm|ALT_INV_yout\(2),
	datac => \dm|ALT_INV_LessThan2~1_combout\,
	datad => \p1|ALT_INV_p_out[2]~4_combout\,
	datae => \dm|ALT_INV_yout\(3),
	dataf => \p1|ALT_INV_p_out[1]~3_combout\,
	combout => \dm|LessThan2~6_combout\);

-- Location: LABCELL_X37_Y28_N42
\dm|done~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|done~0_combout\ = ( \dm|LessThan2~6_combout\ & ( \dm|Add1~0_combout\ & ( ((!\dm|LessThan2~5_combout\ & (\dm|yout\(6) & !\dm|LessThan2~7_combout\))) # (\dm|done~q\) ) ) ) # ( !\dm|LessThan2~6_combout\ & ( \dm|Add1~0_combout\ & ( 
-- ((!\dm|LessThan2~5_combout\ & \dm|yout\(6))) # (\dm|done~q\) ) ) ) # ( \dm|LessThan2~6_combout\ & ( !\dm|Add1~0_combout\ & ( (((!\dm|LessThan2~5_combout\ & !\dm|LessThan2~7_combout\)) # (\dm|done~q\)) # (\dm|yout\(6)) ) ) ) # ( !\dm|LessThan2~6_combout\ & 
-- ( !\dm|Add1~0_combout\ & ( (!\dm|LessThan2~5_combout\) # ((\dm|done~q\) # (\dm|yout\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101111111111101100111111111100100010111111110010000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_LessThan2~5_combout\,
	datab => \dm|ALT_INV_yout\(6),
	datac => \dm|ALT_INV_LessThan2~7_combout\,
	datad => \dm|ALT_INV_done~q\,
	datae => \dm|ALT_INV_LessThan2~6_combout\,
	dataf => \dm|ALT_INV_Add1~0_combout\,
	combout => \dm|done~0_combout\);

-- Location: LABCELL_X37_Y27_N39
\dm|done~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|done~1_combout\ = ( \dm|xout\(7) & ( ((!\dm|LessThan6~0_combout\) # (\dm|done~q\)) # (\dm|xout\(6)) ) ) # ( !\dm|xout\(7) & ( \dm|done~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_xout\(6),
	datac => \dm|ALT_INV_done~q\,
	datad => \dm|ALT_INV_LessThan6~0_combout\,
	dataf => \dm|ALT_INV_xout\(7),
	combout => \dm|done~1_combout\);

-- Location: LABCELL_X37_Y27_N42
\dm|done~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|done~4_combout\ = ( !\dc|select_op\(0) & ( (((!\dc|select_op\(2) & ((\VGA|LessThan3~0_combout\))) # (\dc|select_op\(2) & (\dm|LessThan5~1_combout\)))) # (\dm|done~q\) ) ) # ( \dc|select_op\(0) & ( (((!\dc|select_op\(2) & (\dm|done~0_combout\)) # 
-- (\dc|select_op\(2) & ((\dm|done~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101111101011111000011110000111101110111011101110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	datab => \dm|ALT_INV_LessThan5~1_combout\,
	datac => \dm|ALT_INV_done~0_combout\,
	datad => \dm|ALT_INV_done~1_combout\,
	datae => \dc|ALT_INV_select_op\(0),
	dataf => \dc|ALT_INV_select_op\(2),
	datag => \VGA|ALT_INV_LessThan3~0_combout\,
	combout => \dm|done~4_combout\);

-- Location: LABCELL_X37_Y27_N36
\dm|done~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|done~3_combout\ = ( \dm|done~4_combout\ & ( (!\dc|select_op\(1)) # ((\dm|done~q\) # (\dm|done~2_combout\)) ) ) # ( !\dm|done~4_combout\ & ( (\dc|select_op\(1) & ((\dm|done~q\) # (\dm|done~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dc|ALT_INV_select_op\(1),
	datac => \dm|ALT_INV_done~2_combout\,
	datad => \dm|ALT_INV_done~q\,
	dataf => \dm|ALT_INV_done~4_combout\,
	combout => \dm|done~3_combout\);

-- Location: FF_X37_Y27_N38
\dm|done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|done~3_combout\,
	asdata => \~GND~combout\,
	sload => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|done~q\);

-- Location: LABCELL_X35_Y27_N57
\dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0_combout\ = ( \dc|current_state.S_DRAW_P2_BAR~q\ & ( \dm|done~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_P2_BAR~q\,
	combout => \dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0_combout\);

-- Location: FF_X35_Y27_N59
\dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\);

-- Location: FF_X35_Y27_N46
\dc|current_state.S_DRAW_MIDDLE_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|Selector6~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_DRAW_MIDDLE_BAR~q\);

-- Location: LABCELL_X35_Y27_N45
\dc|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|Selector6~0_combout\ = ((!\dm|done~q\ & \dc|current_state.S_DRAW_MIDDLE_BAR~q\)) # (\dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101111000011111010111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_done~q\,
	datac => \dc|ALT_INV_current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\,
	datad => \dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~q\,
	combout => \dc|Selector6~0_combout\);

-- Location: FF_X35_Y27_N47
\dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|Selector6~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\);

-- Location: LABCELL_X35_Y27_N51
\dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0_combout\ = ( \dm|done~q\ & ( \dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~DUPLICATE_q\,
	dataf => \dm|ALT_INV_done~q\,
	combout => \dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0_combout\);

-- Location: FF_X35_Y27_N53
\dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\);

-- Location: LABCELL_X35_Y27_N24
\dc|WideOr10\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|WideOr10~combout\ = ( \dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ & ( \dc|current_state.S_PREPARE_CLEAN~q\ ) ) # ( !\dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ & ( \dc|current_state.S_PREPARE_CLEAN~q\ & ( 
-- (((\dc|current_state.S_PREPARE_DRAW_BALL~q\) # (\dc|current_state.S_PREPARE_DRAW_P2_BAR~q\)) # (\dc|current_state.S_PREPARE_DRAW_P1_BAR~q\)) # (\dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\) ) ) ) # ( \dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ & ( 
-- !\dc|current_state.S_PREPARE_CLEAN~q\ ) ) # ( !\dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\ & ( !\dc|current_state.S_PREPARE_CLEAN~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_current_state.S_PREPARE_DRAW_BOTTOM_BAR~q\,
	datab => \dc|ALT_INV_current_state.S_PREPARE_DRAW_P1_BAR~q\,
	datac => \dc|ALT_INV_current_state.S_PREPARE_DRAW_P2_BAR~q\,
	datad => \dc|ALT_INV_current_state.S_PREPARE_DRAW_BALL~q\,
	datae => \dc|ALT_INV_current_state.S_PREPARE_DRAW_MIDDLE_BAR~q\,
	dataf => \dc|ALT_INV_current_state.S_PREPARE_CLEAN~q\,
	combout => \dc|WideOr10~combout\);

-- Location: LABCELL_X36_Y28_N15
\dm|local_p2_y[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|local_p2_y[0]~0_combout\ = ( !\dc|select_op\(0) & ( (\dc|select_op\(1) & !\dc|select_op\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_select_op\(1),
	datad => \dc|ALT_INV_select_op\(2),
	dataf => \dc|ALT_INV_select_op\(0),
	combout => \dm|local_p2_y[0]~0_combout\);

-- Location: LABCELL_X36_Y28_N12
\dm|local_p2_y[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|local_p2_y[0]~1_combout\ = ( \dm|yout\(6) & ( ((!\dm|LessThan3~7_combout\ & (\dm|local_p2_y[0]~0_combout\ & \dm|Add3~0_combout\))) # (\dc|WideOr10~combout\) ) ) # ( !\dm|yout\(6) & ( ((\dm|local_p2_y[0]~0_combout\ & ((!\dm|LessThan3~7_combout\) # 
-- (\dm|Add3~0_combout\)))) # (\dc|WideOr10~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101011111010111010101111101010101010111010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_WideOr10~combout\,
	datab => \dm|ALT_INV_LessThan3~7_combout\,
	datac => \dm|ALT_INV_local_p2_y[0]~0_combout\,
	datad => \dm|ALT_INV_Add3~0_combout\,
	dataf => \dm|ALT_INV_yout\(6),
	combout => \dm|local_p2_y[0]~1_combout\);

-- Location: FF_X36_Y28_N32
\dm|local_p2_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~25_sumout\,
	asdata => \p2|p_out[0]~9_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(0));

-- Location: LABCELL_X36_Y28_N33
\dm|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~21_sumout\ = SUM(( \dm|local_p2_y\(1) ) + ( GND ) + ( \dm|Add4~26\ ))
-- \dm|Add4~22\ = CARRY(( \dm|local_p2_y\(1) ) + ( GND ) + ( \dm|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(1),
	cin => \dm|Add4~26\,
	sumout => \dm|Add4~21_sumout\,
	cout => \dm|Add4~22\);

-- Location: FF_X36_Y28_N34
\dm|local_p2_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~21_sumout\,
	asdata => \p2|p_out[1]~3_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(1));

-- Location: LABCELL_X36_Y28_N36
\dm|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~17_sumout\ = SUM(( \dm|local_p2_y\(2) ) + ( GND ) + ( \dm|Add4~22\ ))
-- \dm|Add4~18\ = CARRY(( \dm|local_p2_y\(2) ) + ( GND ) + ( \dm|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(2),
	cin => \dm|Add4~22\,
	sumout => \dm|Add4~17_sumout\,
	cout => \dm|Add4~18\);

-- Location: FF_X36_Y28_N37
\dm|local_p2_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~17_sumout\,
	asdata => \p2|p_out[2]~2_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(2));

-- Location: LABCELL_X36_Y28_N39
\dm|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~13_sumout\ = SUM(( \dm|local_p2_y\(3) ) + ( GND ) + ( \dm|Add4~18\ ))
-- \dm|Add4~14\ = CARRY(( \dm|local_p2_y\(3) ) + ( GND ) + ( \dm|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(3),
	cin => \dm|Add4~18\,
	sumout => \dm|Add4~13_sumout\,
	cout => \dm|Add4~14\);

-- Location: FF_X36_Y28_N40
\dm|local_p2_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~13_sumout\,
	asdata => \p2|p_out[3]~4_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(3));

-- Location: LABCELL_X36_Y28_N42
\dm|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~9_sumout\ = SUM(( \dm|local_p2_y\(4) ) + ( GND ) + ( \dm|Add4~14\ ))
-- \dm|Add4~10\ = CARRY(( \dm|local_p2_y\(4) ) + ( GND ) + ( \dm|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(4),
	cin => \dm|Add4~14\,
	sumout => \dm|Add4~9_sumout\,
	cout => \dm|Add4~10\);

-- Location: FF_X36_Y28_N43
\dm|local_p2_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~9_sumout\,
	asdata => \p2|p_out[4]~5_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(4));

-- Location: LABCELL_X36_Y28_N45
\dm|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~5_sumout\ = SUM(( \dm|local_p2_y\(5) ) + ( GND ) + ( \dm|Add4~10\ ))
-- \dm|Add4~6\ = CARRY(( \dm|local_p2_y\(5) ) + ( GND ) + ( \dm|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(5),
	cin => \dm|Add4~10\,
	sumout => \dm|Add4~5_sumout\,
	cout => \dm|Add4~6\);

-- Location: FF_X36_Y28_N47
\dm|local_p2_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~5_sumout\,
	asdata => \p2|p_out[5]~6_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(5));

-- Location: LABCELL_X36_Y28_N48
\dm|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add4~1_sumout\ = SUM(( \dm|local_p2_y\(6) ) + ( GND ) + ( \dm|Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p2_y\(6),
	cin => \dm|Add4~6\,
	sumout => \dm|Add4~1_sumout\);

-- Location: FF_X36_Y28_N49
\dm|local_p2_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add4~1_sumout\,
	asdata => \p2|p_out[6]~7_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p2_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p2_y\(6));

-- Location: FF_X39_Y27_N13
\dm|local_ball_p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \bl|ball_out[6]~13_combout\,
	ena => \dc|WideOr10~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_ball_p\(6));

-- Location: LABCELL_X33_Y28_N48
\dm|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add0~1_sumout\ = SUM(( \dm|yout\(6) ) + ( GND ) + ( \dm|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_yout\(6),
	cin => \dm|Add0~6\,
	sumout => \dm|Add0~1_sumout\);

-- Location: LABCELL_X37_Y28_N18
\dm|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add2~1_sumout\ = SUM(( \dm|local_p1_y\(6) ) + ( GND ) + ( \dm|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_p1_y\(6),
	cin => \dm|Add2~6\,
	sumout => \dm|Add2~1_sumout\);

-- Location: FF_X37_Y28_N19
\dm|local_p1_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add2~1_sumout\,
	asdata => \p1|p_out[6]~8_combout\,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_p1_y[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_p1_y\(6));

-- Location: MLABCELL_X34_Y28_N18
\dm|Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|Add6~1_sumout\ = SUM(( \dm|local_m_y\(6) ) + ( GND ) + ( \dm|Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dm|ALT_INV_local_m_y\(6),
	cin => \dm|Add6~6\,
	sumout => \dm|Add6~1_sumout\);

-- Location: FF_X34_Y28_N20
\dm|local_m_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|Add6~1_sumout\,
	asdata => VCC,
	sload => \dc|WideOr10~combout\,
	ena => \dm|local_m_y[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|local_m_y\(6));

-- Location: MLABCELL_X34_Y28_N27
\dm|yout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~3_combout\ = ( \dm|local_m_y\(6) & ( (!\dc|select_op\(2) & ((!\dc|select_op\(0) & (!\dm|Add0~1_sumout\)) # (\dc|select_op\(0) & ((!\dm|local_p1_y\(6)))))) ) ) # ( !\dm|local_m_y\(6) & ( (!\dc|select_op\(2) & ((!\dc|select_op\(0) & 
-- (!\dm|Add0~1_sumout\)) # (\dc|select_op\(0) & ((!\dm|local_p1_y\(6)))))) # (\dc|select_op\(2) & (((!\dc|select_op\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011110010110000101111001011000010001100100000001000110010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_Add0~1_sumout\,
	datab => \dc|ALT_INV_select_op\(2),
	datac => \dc|ALT_INV_select_op\(0),
	datad => \dm|ALT_INV_local_p1_y\(6),
	dataf => \dm|ALT_INV_local_m_y\(6),
	combout => \dm|yout~3_combout\);

-- Location: LABCELL_X35_Y28_N30
\dm|yout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \dm|yout~4_combout\ = ( \dm|yout[4]~2_combout\ & ( (!\dm|yout[4]~1_combout\ & (\dm|local_p2_y\(6))) # (\dm|yout[4]~1_combout\ & ((!\dm|yout~3_combout\))) ) ) # ( !\dm|yout[4]~2_combout\ & ( (\dm|yout[4]~1_combout\ & \dm|local_ball_p\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101110111010001000111011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_local_p2_y\(6),
	datab => \dm|ALT_INV_yout[4]~1_combout\,
	datac => \dm|ALT_INV_local_ball_p\(6),
	datad => \dm|ALT_INV_yout~3_combout\,
	dataf => \dm|ALT_INV_yout[4]~2_combout\,
	combout => \dm|yout~4_combout\);

-- Location: FF_X35_Y28_N32
\dm|yout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \dm|yout~4_combout\,
	ena => \dm|ALT_INV_yout[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dm|yout\(6));

-- Location: MLABCELL_X34_Y27_N0
\VGA|user_input_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~9_sumout\ = SUM(( !\dm|xout\(5) $ (!\dm|yout\(0)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~10\ = CARRY(( !\dm|xout\(5) $ (!\dm|yout\(0)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~11\ = SHARE((\dm|xout\(5) & \dm|yout\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_xout\(5),
	datac => \dm|ALT_INV_yout\(0),
	cin => GND,
	sharein => GND,
	sumout => \VGA|user_input_translator|Add1~9_sumout\,
	cout => \VGA|user_input_translator|Add1~10\,
	shareout => \VGA|user_input_translator|Add1~11\);

-- Location: MLABCELL_X34_Y27_N3
\VGA|user_input_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~13_sumout\ = SUM(( !\dm|yout\(1) $ (!\dm|xout\(6)) ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~14\ = CARRY(( !\dm|yout\(1) $ (!\dm|xout\(6)) ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~15\ = SHARE((\dm|yout\(1) & \dm|xout\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(1),
	datac => \dm|ALT_INV_xout\(6),
	cin => \VGA|user_input_translator|Add1~10\,
	sharein => \VGA|user_input_translator|Add1~11\,
	sumout => \VGA|user_input_translator|Add1~13_sumout\,
	cout => \VGA|user_input_translator|Add1~14\,
	shareout => \VGA|user_input_translator|Add1~15\);

-- Location: MLABCELL_X34_Y27_N6
\VGA|user_input_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~17_sumout\ = SUM(( !\dm|yout\(0) $ (!\dm|yout\(2) $ (\dm|xout\(7))) ) + ( \VGA|user_input_translator|Add1~15\ ) + ( \VGA|user_input_translator|Add1~14\ ))
-- \VGA|user_input_translator|Add1~18\ = CARRY(( !\dm|yout\(0) $ (!\dm|yout\(2) $ (\dm|xout\(7))) ) + ( \VGA|user_input_translator|Add1~15\ ) + ( \VGA|user_input_translator|Add1~14\ ))
-- \VGA|user_input_translator|Add1~19\ = SHARE((!\dm|yout\(0) & (\dm|yout\(2) & \dm|xout\(7))) # (\dm|yout\(0) & ((\dm|xout\(7)) # (\dm|yout\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(0),
	datac => \dm|ALT_INV_yout\(2),
	datad => \dm|ALT_INV_xout\(7),
	cin => \VGA|user_input_translator|Add1~14\,
	sharein => \VGA|user_input_translator|Add1~15\,
	sumout => \VGA|user_input_translator|Add1~17_sumout\,
	cout => \VGA|user_input_translator|Add1~18\,
	shareout => \VGA|user_input_translator|Add1~19\);

-- Location: MLABCELL_X34_Y27_N9
\VGA|user_input_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~21_sumout\ = SUM(( !\dm|yout\(3) $ (!\dm|yout\(1)) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~22\ = CARRY(( !\dm|yout\(3) $ (!\dm|yout\(1)) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~23\ = SHARE((\dm|yout\(3) & \dm|yout\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_yout\(3),
	datad => \dm|ALT_INV_yout\(1),
	cin => \VGA|user_input_translator|Add1~18\,
	sharein => \VGA|user_input_translator|Add1~19\,
	sumout => \VGA|user_input_translator|Add1~21_sumout\,
	cout => \VGA|user_input_translator|Add1~22\,
	shareout => \VGA|user_input_translator|Add1~23\);

-- Location: MLABCELL_X34_Y27_N12
\VGA|user_input_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~25_sumout\ = SUM(( !\dm|yout\(4) $ (!\dm|yout\(2)) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~26\ = CARRY(( !\dm|yout\(4) $ (!\dm|yout\(2)) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~27\ = SHARE((\dm|yout\(4) & \dm|yout\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_yout\(4),
	datac => \dm|ALT_INV_yout\(2),
	cin => \VGA|user_input_translator|Add1~22\,
	sharein => \VGA|user_input_translator|Add1~23\,
	sumout => \VGA|user_input_translator|Add1~25_sumout\,
	cout => \VGA|user_input_translator|Add1~26\,
	shareout => \VGA|user_input_translator|Add1~27\);

-- Location: MLABCELL_X34_Y27_N15
\VGA|user_input_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~29_sumout\ = SUM(( !\dm|yout\(5) $ (!\dm|yout\(3)) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~30\ = CARRY(( !\dm|yout\(5) $ (!\dm|yout\(3)) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~31\ = SHARE((\dm|yout\(5) & \dm|yout\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(5),
	datac => \dm|ALT_INV_yout\(3),
	cin => \VGA|user_input_translator|Add1~26\,
	sharein => \VGA|user_input_translator|Add1~27\,
	sumout => \VGA|user_input_translator|Add1~29_sumout\,
	cout => \VGA|user_input_translator|Add1~30\,
	shareout => \VGA|user_input_translator|Add1~31\);

-- Location: MLABCELL_X34_Y27_N18
\VGA|user_input_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~33_sumout\ = SUM(( !\dm|yout\(4) $ (!\dm|yout\(6)) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~34\ = CARRY(( !\dm|yout\(4) $ (!\dm|yout\(6)) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~35\ = SHARE((\dm|yout\(4) & \dm|yout\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_yout\(4),
	datac => \dm|ALT_INV_yout\(6),
	cin => \VGA|user_input_translator|Add1~30\,
	sharein => \VGA|user_input_translator|Add1~31\,
	sumout => \VGA|user_input_translator|Add1~33_sumout\,
	cout => \VGA|user_input_translator|Add1~34\,
	shareout => \VGA|user_input_translator|Add1~35\);

-- Location: MLABCELL_X34_Y27_N21
\VGA|user_input_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~37_sumout\ = SUM(( \dm|yout\(5) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~38\ = CARRY(( \dm|yout\(5) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \dm|ALT_INV_yout\(5),
	cin => \VGA|user_input_translator|Add1~34\,
	sharein => \VGA|user_input_translator|Add1~35\,
	sumout => \VGA|user_input_translator|Add1~37_sumout\,
	cout => \VGA|user_input_translator|Add1~38\,
	shareout => \VGA|user_input_translator|Add1~39\);

-- Location: MLABCELL_X34_Y27_N24
\VGA|user_input_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~5_sumout\ = SUM(( \dm|yout\(6) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~6\ = CARRY(( \dm|yout\(6) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \dm|ALT_INV_yout\(6),
	cin => \VGA|user_input_translator|Add1~38\,
	sharein => \VGA|user_input_translator|Add1~39\,
	sumout => \VGA|user_input_translator|Add1~5_sumout\,
	cout => \VGA|user_input_translator|Add1~6\,
	shareout => \VGA|user_input_translator|Add1~7\);

-- Location: MLABCELL_X34_Y27_N27
\VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~1_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add1~7\ ) + ( \VGA|user_input_translator|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add1~6\,
	sharein => \VGA|user_input_translator|Add1~7\,
	sumout => \VGA|user_input_translator|Add1~1_sumout\);

-- Location: LABCELL_X37_Y27_N3
\VGA|valid_160x120~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|valid_160x120~0_combout\ = ( \dm|xout\(6) & ( (!\dm|xout\(7) & !\VGA|LessThan3~0_combout\) ) ) # ( !\dm|xout\(6) & ( (!\VGA|LessThan3~0_combout\ & ((!\dm|xout\(5)) # (!\dm|xout\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dm|ALT_INV_xout\(5),
	datac => \dm|ALT_INV_xout\(7),
	datad => \VGA|ALT_INV_LessThan3~0_combout\,
	dataf => \dm|ALT_INV_xout\(6),
	combout => \VGA|valid_160x120~0_combout\);

-- Location: LABCELL_X37_Y27_N27
\VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2) = ( \VGA|valid_160x120~0_combout\ & ( \VGA|user_input_translator|Add1~5_sumout\ & ( !\VGA|user_input_translator|Add1~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|ALT_INV_valid_160x120~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2));

-- Location: MLABCELL_X39_Y28_N42
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2) = (!\VGA|controller|controller_translator|Add1~5_sumout\ & \VGA|controller|controller_translator|Add1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2));

-- Location: LABCELL_X36_Y28_N18
\dc|WideOr11\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|WideOr11~combout\ = ( \dc|current_state.S_DRAW_MIDDLE_BAR~q\ ) # ( !\dc|current_state.S_DRAW_MIDDLE_BAR~q\ & ( !\dc|WideOr9~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \dc|ALT_INV_WideOr9~0_combout\,
	dataf => \dc|ALT_INV_current_state.S_DRAW_MIDDLE_BAR~q\,
	combout => \dc|WideOr11~combout\);

-- Location: LABCELL_X36_Y28_N21
\dc|colour[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|colour\(2) = ( \dc|WideOr11~combout\ & ( (!\dc|WideOr10~combout\) # (\dc|colour\(2)) ) ) # ( !\dc|WideOr11~combout\ & ( (\dc|WideOr10~combout\ & \dc|colour\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \dc|ALT_INV_WideOr10~combout\,
	datad => \dc|ALT_INV_colour\(2),
	dataf => \dc|ALT_INV_WideOr11~combout\,
	combout => \dc|colour\(2));

-- Location: M10K_X41_Y29_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N33
\VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2) = ( \VGA|valid_160x120~0_combout\ & ( !\VGA|user_input_translator|Add1~5_sumout\ & ( \VGA|user_input_translator|Add1~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|ALT_INV_valid_160x120~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2));

-- Location: MLABCELL_X39_Y28_N30
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2) = (\VGA|controller|controller_translator|Add1~5_sumout\ & !\VGA|controller|controller_translator|Add1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2));

-- Location: LABCELL_X36_Y28_N27
\dc|colour[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|colour\(1) = ( \dc|WideOr10~combout\ & ( \dc|colour\(1) ) ) # ( !\dc|WideOr10~combout\ & ( !\dc|colour~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_colour~0_combout\,
	datad => \dc|ALT_INV_colour\(1),
	dataf => \dc|ALT_INV_WideOr10~combout\,
	combout => \dc|colour\(1));

-- Location: M10K_X38_Y28_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y27_N6
\VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2) = ( \VGA|valid_160x120~0_combout\ & ( !\VGA|user_input_translator|Add1~5_sumout\ & ( !\VGA|user_input_translator|Add1~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|ALT_INV_valid_160x120~0_combout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2));

-- Location: MLABCELL_X39_Y28_N45
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2) = (!\VGA|controller|controller_translator|Add1~5_sumout\ & !\VGA|controller|controller_translator|Add1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2));

-- Location: M10K_X38_Y26_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: FF_X39_Y28_N50
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: MLABCELL_X39_Y28_N51
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\ = \VGA|VideoMemory|auto_generated|address_reg_b\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\);

-- Location: FF_X39_Y28_N53
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y28_N33
\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a8\))) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a8\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: FF_X39_Y28_N52
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: M10K_X38_Y29_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y28_N39
\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\)))) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: LABCELL_X35_Y27_N33
\dc|WideOr14\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|WideOr14~combout\ = ( \dc|select_op~0_combout\ & ( \dc|current_state.S_DRAW_P2_BAR~q\ ) ) # ( !\dc|select_op~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dc|ALT_INV_current_state.S_DRAW_P2_BAR~q\,
	dataf => \dc|ALT_INV_select_op~0_combout\,
	combout => \dc|WideOr14~combout\);

-- Location: LABCELL_X35_Y27_N30
\dc|colour[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \dc|colour\(0) = ( \dc|WideOr14~combout\ & ( (!\dc|WideOr10~combout\) # (\dc|colour\(0)) ) ) # ( !\dc|WideOr14~combout\ & ( (\dc|colour\(0) & \dc|WideOr10~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \dc|ALT_INV_colour\(0),
	datad => \dc|ALT_INV_WideOr10~combout\,
	dataf => \dc|ALT_INV_WideOr14~combout\,
	combout => \dc|colour\(0));

-- Location: M10K_X41_Y27_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y28_N36
\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: LABCELL_X43_Y26_N12
\sd|sc|p2_score~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p2_score~5_combout\ = ( !\bl|win~2_combout\ & ( (\bl|win~0_combout\ & (\KEY[0]~input_o\ & (\bl|speed_out[3]~0_combout\ & !\sd|sc|p2_score\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_win~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \bl|ALT_INV_speed_out[3]~0_combout\,
	datad => \sd|sc|ALT_INV_p2_score\(0),
	dataf => \bl|ALT_INV_win~2_combout\,
	combout => \sd|sc|p2_score~5_combout\);

-- Location: LABCELL_X43_Y26_N54
\sd|sc|p2_score[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p2_score[2]~2_combout\ = ( \KEY[0]~input_o\ & ( \bl|win~0_combout\ & ( (\fr|Equal0~4_combout\ & (((!\bl|win~2_combout\ & !\bl|Equal1~1_combout\)) # (\sd|sc|winner[0]~1_combout\))) ) ) ) # ( !\KEY[0]~input_o\ & ( \bl|win~0_combout\ ) ) # ( 
-- \KEY[0]~input_o\ & ( !\bl|win~0_combout\ & ( (\fr|Equal0~4_combout\ & \sd|sc|winner[0]~1_combout\) ) ) ) # ( !\KEY[0]~input_o\ & ( !\bl|win~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000101010111111111111111110100000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_Equal0~4_combout\,
	datab => \bl|ALT_INV_win~2_combout\,
	datac => \bl|ALT_INV_Equal1~1_combout\,
	datad => \sd|sc|ALT_INV_winner[0]~1_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \bl|ALT_INV_win~0_combout\,
	combout => \sd|sc|p2_score[2]~2_combout\);

-- Location: FF_X43_Y26_N14
\sd|sc|p2_score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p2_score~5_combout\,
	ena => \sd|sc|p2_score[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p2_score\(0));

-- Location: LABCELL_X43_Y26_N24
\sd|sc|p1_score[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[0]~1_combout\ = ( \KEY[0]~input_o\ & ( \bl|win~0_combout\ & ( (\fr|Equal0~4_combout\ & (\bl|Equal3~0_combout\ & \bl|speed_out[3]~0_combout\)) ) ) ) # ( \KEY[0]~input_o\ & ( !\bl|win~0_combout\ & ( (\fr|Equal0~4_combout\ & 
-- (\bl|speed_out[3]~0_combout\ & ((\bl|Equal3~0_combout\) # (\bl|always0~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001010100000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_Equal0~4_combout\,
	datab => \bl|ALT_INV_always0~1_combout\,
	datac => \bl|ALT_INV_Equal3~0_combout\,
	datad => \bl|ALT_INV_speed_out[3]~0_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \bl|ALT_INV_win~0_combout\,
	combout => \sd|sc|p1_score[0]~1_combout\);

-- Location: LABCELL_X43_Y26_N36
\sd|sc|p1_score[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[0]~6_combout\ = ( \bl|Equal4~1_combout\ & ( (\bl|speed_out[3]~0_combout\ & (((!\bl|Equal4~0_combout\ & \bl|always0~1_combout\)) # (\bl|Equal3~0_combout\))) ) ) # ( !\bl|Equal4~1_combout\ & ( (\bl|speed_out[3]~0_combout\ & 
-- ((\bl|always0~1_combout\) # (\bl|Equal3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011001000110000001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal4~0_combout\,
	datab => \bl|ALT_INV_speed_out[3]~0_combout\,
	datac => \bl|ALT_INV_Equal3~0_combout\,
	datad => \bl|ALT_INV_always0~1_combout\,
	dataf => \bl|ALT_INV_Equal4~1_combout\,
	combout => \sd|sc|p1_score[0]~6_combout\);

-- Location: LABCELL_X43_Y26_N42
\sd|sc|p1_score[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[0]~0_combout\ = ( \sd|sc|p1_score[0]~6_combout\ & ( \bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & ((!\fr|Equal0~4_combout\) # ((!\bl|Equal3~0_combout\ & !\sd|sc|winner[0]~1_combout\)))) ) ) ) # ( !\sd|sc|p1_score[0]~6_combout\ & ( 
-- \bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & ((!\fr|Equal0~4_combout\) # (!\sd|sc|winner[0]~1_combout\))) ) ) ) # ( \sd|sc|p1_score[0]~6_combout\ & ( !\bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & !\fr|Equal0~4_combout\) ) ) ) # ( 
-- !\sd|sc|p1_score[0]~6_combout\ & ( !\bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & ((!\fr|Equal0~4_combout\) # (!\sd|sc|winner[0]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100000011000000110011001100000011001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal3~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \fr|ALT_INV_Equal0~4_combout\,
	datad => \sd|sc|ALT_INV_winner[0]~1_combout\,
	datae => \sd|sc|ALT_INV_p1_score[0]~6_combout\,
	dataf => \bl|ALT_INV_direction_out~1_combout\,
	combout => \sd|sc|p1_score[0]~0_combout\);

-- Location: LABCELL_X88_Y23_N57
\sd|sc|p1_score[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[1]~3_combout\ = ( \sd|sc|p1_score\(1) & ( \sd|sc|p1_score[0]~0_combout\ ) ) # ( !\sd|sc|p1_score\(1) & ( \sd|sc|p1_score[0]~0_combout\ & ( (\sd|sc|p1_score[0]~1_combout\ & \sd|sc|p1_score\(0)) ) ) ) # ( \sd|sc|p1_score\(1) & ( 
-- !\sd|sc|p1_score[0]~0_combout\ & ( (\sd|sc|p1_score[0]~1_combout\ & !\sd|sc|p1_score\(0)) ) ) ) # ( !\sd|sc|p1_score\(1) & ( !\sd|sc|p1_score[0]~0_combout\ & ( (\sd|sc|p1_score[0]~1_combout\ & \sd|sc|p1_score\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100000011000000000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd|sc|ALT_INV_p1_score[0]~1_combout\,
	datac => \sd|sc|ALT_INV_p1_score\(0),
	datae => \sd|sc|ALT_INV_p1_score\(1),
	dataf => \sd|sc|ALT_INV_p1_score[0]~0_combout\,
	combout => \sd|sc|p1_score[1]~3_combout\);

-- Location: FF_X88_Y23_N59
\sd|sc|p1_score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p1_score[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p1_score\(1));

-- Location: LABCELL_X88_Y23_N48
\sd|sc|p1_score[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[2]~4_combout\ = ( \sd|sc|p1_score\(2) & ( \sd|sc|p1_score\(1) & ( ((!\sd|sc|p1_score\(0) & \sd|sc|p1_score[0]~1_combout\)) # (\sd|sc|p1_score[0]~0_combout\) ) ) ) # ( !\sd|sc|p1_score\(2) & ( \sd|sc|p1_score\(1) & ( (\sd|sc|p1_score\(0) & 
-- \sd|sc|p1_score[0]~1_combout\) ) ) ) # ( \sd|sc|p1_score\(2) & ( !\sd|sc|p1_score\(1) & ( (\sd|sc|p1_score[0]~0_combout\) # (\sd|sc|p1_score[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111100000011000000110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datac => \sd|sc|ALT_INV_p1_score[0]~1_combout\,
	datad => \sd|sc|ALT_INV_p1_score[0]~0_combout\,
	datae => \sd|sc|ALT_INV_p1_score\(2),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|sc|p1_score[2]~4_combout\);

-- Location: FF_X88_Y23_N50
\sd|sc|p1_score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p1_score[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p1_score\(2));

-- Location: LABCELL_X88_Y23_N36
\sd|sc|p1_score[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[3]~2_combout\ = ( \sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( ((\sd|sc|p1_score[0]~1_combout\ & ((!\sd|sc|p1_score\(0)) # (!\sd|sc|p1_score\(2))))) # (\sd|sc|p1_score[0]~0_combout\) ) ) ) # ( !\sd|sc|p1_score\(3) & ( 
-- \sd|sc|p1_score\(1) & ( (\sd|sc|p1_score[0]~1_combout\ & (\sd|sc|p1_score\(0) & \sd|sc|p1_score\(2))) ) ) ) # ( \sd|sc|p1_score\(3) & ( !\sd|sc|p1_score\(1) & ( (\sd|sc|p1_score[0]~0_combout\) # (\sd|sc|p1_score[0]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000001000000010101010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score[0]~1_combout\,
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datac => \sd|sc|ALT_INV_p1_score\(2),
	datad => \sd|sc|ALT_INV_p1_score[0]~0_combout\,
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|sc|p1_score[3]~2_combout\);

-- Location: FF_X88_Y23_N38
\sd|sc|p1_score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p1_score[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p1_score\(3));

-- Location: LABCELL_X88_Y23_N45
\sd|h3|ss_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h3|ss_out[0]~0_combout\ = ( \sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( !\sd|sc|p1_score\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score\(2),
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h3|ss_out[0]~0_combout\);

-- Location: LABCELL_X43_Y26_N18
\sd|sc|p2_score~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p2_score~3_combout\ = ( !\sd|sc|p2_score\(1) & ( \sd|sc|p2_score\(0) & ( (!\bl|Equal1~1_combout\ & (!\bl|win~2_combout\ & (\bl|win~0_combout\ & \KEY[0]~input_o\))) ) ) ) # ( \sd|sc|p2_score\(1) & ( !\sd|sc|p2_score\(0) & ( (!\bl|Equal1~1_combout\ & 
-- (!\bl|win~2_combout\ & (\bl|win~0_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal1~1_combout\,
	datab => \bl|ALT_INV_win~2_combout\,
	datac => \bl|ALT_INV_win~0_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|sc|p2_score~3_combout\);

-- Location: FF_X43_Y26_N20
\sd|sc|p2_score[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p2_score~3_combout\,
	ena => \sd|sc|p2_score[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p2_score\(1));

-- Location: LABCELL_X43_Y26_N33
\sd|sc|p2_score~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p2_score~0_combout\ = ( \bl|win~0_combout\ & ( (!\bl|Equal1~1_combout\ & (\KEY[0]~input_o\ & !\bl|win~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal1~1_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \bl|ALT_INV_win~2_combout\,
	dataf => \bl|ALT_INV_win~0_combout\,
	combout => \sd|sc|p2_score~0_combout\);

-- Location: LABCELL_X88_Y13_N30
\sd|sc|p2_score~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p2_score~4_combout\ = ( \sd|sc|p2_score~0_combout\ & ( !\sd|sc|p2_score\(2) $ (((!\sd|sc|p2_score\(1)) # (!\sd|sc|p2_score\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(1),
	datab => \sd|sc|ALT_INV_p2_score\(0),
	datad => \sd|sc|ALT_INV_p2_score\(2),
	dataf => \sd|sc|ALT_INV_p2_score~0_combout\,
	combout => \sd|sc|p2_score~4_combout\);

-- Location: FF_X88_Y13_N32
\sd|sc|p2_score[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p2_score~4_combout\,
	ena => \sd|sc|p2_score[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p2_score\(2));

-- Location: LABCELL_X88_Y13_N33
\sd|sc|p2_score~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p2_score~1_combout\ = ( \sd|sc|p2_score~0_combout\ & ( !\sd|sc|p2_score\(3) $ (((!\sd|sc|p2_score\(1)) # ((!\sd|sc|p2_score\(0)) # (!\sd|sc|p2_score\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111100000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(1),
	datab => \sd|sc|ALT_INV_p2_score\(0),
	datac => \sd|sc|ALT_INV_p2_score\(2),
	datad => \sd|sc|ALT_INV_p2_score\(3),
	dataf => \sd|sc|ALT_INV_p2_score~0_combout\,
	combout => \sd|sc|p2_score~1_combout\);

-- Location: FF_X88_Y13_N35
\sd|sc|p2_score[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p2_score~1_combout\,
	ena => \sd|sc|p2_score[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p2_score\(3));

-- Location: LABCELL_X88_Y13_N24
\sd|h1|ss_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h1|ss_out[0]~0_combout\ = ( \sd|sc|p2_score\(3) & ( (\sd|sc|p2_score\(1) & !\sd|sc|p2_score\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(1),
	datab => \sd|sc|ALT_INV_p2_score\(2),
	dataf => \sd|sc|ALT_INV_p2_score\(3),
	combout => \sd|h1|ss_out[0]~0_combout\);

-- Location: LABCELL_X88_Y13_N42
\sd|sc|winner[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|winner[0]~1_combout\ = ( \sd|sc|p1_score\(0) & ( ((\sd|sc|p2_score\(0) & \sd|h1|ss_out[0]~0_combout\)) # (\sd|h3|ss_out[0]~0_combout\) ) ) # ( !\sd|sc|p1_score\(0) & ( (\sd|sc|p2_score\(0) & \sd|h1|ss_out[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd|sc|ALT_INV_p2_score\(0),
	datac => \sd|h3|ALT_INV_ss_out[0]~0_combout\,
	datad => \sd|h1|ALT_INV_ss_out[0]~0_combout\,
	dataf => \sd|sc|ALT_INV_p1_score\(0),
	combout => \sd|sc|winner[0]~1_combout\);

-- Location: LABCELL_X43_Y26_N39
\sd|sc|p1_score[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[0]~8_combout\ = ( \fr|Equal0~4_combout\ & ( \sd|sc|winner[0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd|sc|ALT_INV_winner[0]~1_combout\,
	dataf => \fr|ALT_INV_Equal0~4_combout\,
	combout => \sd|sc|p1_score[0]~8_combout\);

-- Location: LABCELL_X43_Y26_N6
\sd|sc|p1_score[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[0]~7_combout\ = ( \bl|always0~1_combout\ & ( \bl|Equal4~0_combout\ & ( (\fr|Equal0~4_combout\ & (\bl|speed_out[3]~0_combout\ & ((!\bl|Equal4~1_combout\) # (\bl|Equal3~0_combout\)))) ) ) ) # ( !\bl|always0~1_combout\ & ( 
-- \bl|Equal4~0_combout\ & ( (\fr|Equal0~4_combout\ & (\bl|speed_out[3]~0_combout\ & \bl|Equal3~0_combout\)) ) ) ) # ( \bl|always0~1_combout\ & ( !\bl|Equal4~0_combout\ & ( (\fr|Equal0~4_combout\ & \bl|speed_out[3]~0_combout\) ) ) ) # ( 
-- !\bl|always0~1_combout\ & ( !\bl|Equal4~0_combout\ & ( (\fr|Equal0~4_combout\ & (\bl|speed_out[3]~0_combout\ & \bl|Equal3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000100010001000100000001000000010001000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \fr|ALT_INV_Equal0~4_combout\,
	datab => \bl|ALT_INV_speed_out[3]~0_combout\,
	datac => \bl|ALT_INV_Equal3~0_combout\,
	datad => \bl|ALT_INV_Equal4~1_combout\,
	datae => \bl|ALT_INV_always0~1_combout\,
	dataf => \bl|ALT_INV_Equal4~0_combout\,
	combout => \sd|sc|p1_score[0]~7_combout\);

-- Location: LABCELL_X43_Y26_N0
\sd|sc|p1_score[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|p1_score[0]~5_combout\ = ( \sd|sc|p1_score\(0) & ( \bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & (!\sd|sc|p1_score[0]~8_combout\ & ((!\bl|Equal3~0_combout\) # (!\sd|sc|p1_score[0]~7_combout\)))) ) ) ) # ( !\sd|sc|p1_score\(0) & ( 
-- \bl|direction_out~1_combout\ & ( (\bl|Equal3~0_combout\ & (\KEY[0]~input_o\ & \sd|sc|p1_score[0]~7_combout\)) ) ) ) # ( \sd|sc|p1_score\(0) & ( !\bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & (!\sd|sc|p1_score[0]~8_combout\ & 
-- !\sd|sc|p1_score[0]~7_combout\)) ) ) ) # ( !\sd|sc|p1_score\(0) & ( !\bl|direction_out~1_combout\ & ( (\KEY[0]~input_o\ & \sd|sc|p1_score[0]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011001100000000000000000000000100010011000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_Equal3~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \sd|sc|ALT_INV_p1_score[0]~8_combout\,
	datad => \sd|sc|ALT_INV_p1_score[0]~7_combout\,
	datae => \sd|sc|ALT_INV_p1_score\(0),
	dataf => \bl|ALT_INV_direction_out~1_combout\,
	combout => \sd|sc|p1_score[0]~5_combout\);

-- Location: FF_X43_Y26_N2
\sd|sc|p1_score[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|p1_score[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|p1_score\(0));

-- Location: LABCELL_X88_Y13_N0
\sd|sc|winner~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|winner~0_combout\ = ( \KEY[0]~input_o\ & ( \sd|h3|ss_out[0]~0_combout\ & ( \sd|sc|p1_score\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd|sc|ALT_INV_p1_score\(0),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \sd|h3|ALT_INV_ss_out[0]~0_combout\,
	combout => \sd|sc|winner~0_combout\);

-- Location: LABCELL_X43_Y26_N30
\sd|sc|winner[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|winner[0]~2_combout\ = ( \sd|sc|winner[0]~1_combout\ & ( (!\KEY[0]~input_o\) # (\fr|Equal0~4_combout\) ) ) # ( !\sd|sc|winner[0]~1_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \fr|ALT_INV_Equal0~4_combout\,
	dataf => \sd|sc|ALT_INV_winner[0]~1_combout\,
	combout => \sd|sc|winner[0]~2_combout\);

-- Location: FF_X88_Y13_N2
\sd|sc|winner[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|winner~0_combout\,
	ena => \sd|sc|winner[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|winner\(0));

-- Location: LABCELL_X88_Y13_N21
\sd|sc|winner~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|sc|winner~3_combout\ = ( \KEY[0]~input_o\ & ( \sd|h3|ss_out[0]~0_combout\ & ( !\sd|sc|p1_score\(0) ) ) ) # ( \KEY[0]~input_o\ & ( !\sd|h3|ss_out[0]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score\(0),
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \sd|h3|ALT_INV_ss_out[0]~0_combout\,
	combout => \sd|sc|winner~3_combout\);

-- Location: FF_X88_Y13_N23
\sd|sc|winner[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sd|sc|winner~3_combout\,
	ena => \sd|sc|winner[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sd|sc|winner\(1));

-- Location: LABCELL_X88_Y13_N36
\sd|h5|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h5|Decoder0~0_combout\ = ( !\sd|sc|winner\(1) & ( \sd|sc|winner\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sd|sc|ALT_INV_winner\(0),
	datae => \sd|sc|ALT_INV_winner\(1),
	combout => \sd|h5|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y13_N45
\sd|h5|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h5|Decoder0~1_combout\ = (!\sd|sc|winner\(0) & \sd|sc|winner\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_winner\(0),
	datad => \sd|sc|ALT_INV_winner\(1),
	combout => \sd|h5|Decoder0~1_combout\);

-- Location: LABCELL_X88_Y13_N15
\sd|h5|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h5|Decoder0~2_combout\ = ( \sd|sc|winner\(1) ) # ( !\sd|sc|winner\(1) & ( \sd|sc|winner\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_winner\(0),
	datae => \sd|sc|ALT_INV_winner\(1),
	combout => \sd|h5|Decoder0~2_combout\);

-- Location: LABCELL_X88_Y23_N24
\sd|h2|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h2|WideOr4~0_combout\ = ( \sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( (\sd|sc|p1_score\(0) & !\sd|sc|p1_score\(2)) ) ) ) # ( !\sd|sc|p1_score\(3) & ( !\sd|sc|p1_score\(1) & ( !\sd|sc|p1_score\(0) $ (!\sd|sc|p1_score\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datac => \sd|sc|ALT_INV_p1_score\(2),
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h2|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y23_N33
\sd|h2|ss_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h2|ss_out[1]~0_combout\ = ( !\sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( (\sd|sc|p1_score\(2) & !\sd|sc|p1_score\(0)) ) ) ) # ( !\sd|sc|p1_score\(3) & ( !\sd|sc|p1_score\(1) & ( (\sd|sc|p1_score\(2) & \sd|sc|p1_score\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score\(2),
	datac => \sd|sc|ALT_INV_p1_score\(0),
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h2|ss_out[1]~0_combout\);

-- Location: LABCELL_X88_Y23_N0
\sd|h3|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h3|Decoder0~0_combout\ = ( !\sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(0) & !\sd|sc|p1_score\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datac => \sd|sc|ALT_INV_p1_score\(2),
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h3|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y23_N21
\sd|h2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h2|WideOr3~0_combout\ = ( \sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(2) & \sd|sc|p1_score\(0)) ) ) ) # ( !\sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( (\sd|sc|p1_score\(2) & \sd|sc|p1_score\(0)) ) ) ) # ( \sd|sc|p1_score\(3) 
-- & ( !\sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(2) & \sd|sc|p1_score\(0)) ) ) ) # ( !\sd|sc|p1_score\(3) & ( !\sd|sc|p1_score\(1) & ( !\sd|sc|p1_score\(2) $ (!\sd|sc|p1_score\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010000010100000101000000101000001010000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score\(2),
	datac => \sd|sc|ALT_INV_p1_score\(0),
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h2|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y23_N12
\sd|h2|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h2|WideOr2~0_combout\ = ( \sd|sc|p1_score\(1) & ( (\sd|sc|p1_score\(0) & ((!\sd|sc|p1_score\(2)) # (!\sd|sc|p1_score\(3)))) ) ) # ( !\sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(2) & (\sd|sc|p1_score\(0))) # (\sd|sc|p1_score\(2) & 
-- ((!\sd|sc|p1_score\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001001110010011100100111001000110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score\(2),
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datac => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h2|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y23_N15
\sd|h2|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h2|WideOr1~0_combout\ = ( \sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(2) & ((!\sd|sc|p1_score\(3)) # (\sd|sc|p1_score\(0)))) # (\sd|sc|p1_score\(2) & (\sd|sc|p1_score\(0) & !\sd|sc|p1_score\(3))) ) ) # ( !\sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(2) & 
-- (\sd|sc|p1_score\(0) & !\sd|sc|p1_score\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000010111011001000101011101100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p1_score\(2),
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datad => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h2|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y23_N6
\sd|h2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h2|WideOr0~0_combout\ = ( !\sd|sc|p1_score\(3) & ( \sd|sc|p1_score\(1) & ( (!\sd|sc|p1_score\(0)) # (!\sd|sc|p1_score\(2)) ) ) ) # ( \sd|sc|p1_score\(3) & ( !\sd|sc|p1_score\(1) & ( !\sd|sc|p1_score\(2) ) ) ) # ( !\sd|sc|p1_score\(3) & ( 
-- !\sd|sc|p1_score\(1) & ( \sd|sc|p1_score\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011111100111111000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sd|sc|ALT_INV_p1_score\(0),
	datac => \sd|sc|ALT_INV_p1_score\(2),
	datae => \sd|sc|ALT_INV_p1_score\(3),
	dataf => \sd|sc|ALT_INV_p1_score\(1),
	combout => \sd|h2|WideOr0~0_combout\);

-- Location: LABCELL_X88_Y13_N27
\sd|h0|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h0|WideOr4~0_combout\ = ( \sd|sc|p2_score\(3) & ( (\sd|sc|p2_score\(1) & (!\sd|sc|p2_score\(2) & \sd|sc|p2_score\(0))) ) ) # ( !\sd|sc|p2_score\(3) & ( (!\sd|sc|p2_score\(1) & (!\sd|sc|p2_score\(2) $ (!\sd|sc|p2_score\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100000101000001010000010100000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(1),
	datab => \sd|sc|ALT_INV_p2_score\(2),
	datac => \sd|sc|ALT_INV_p2_score\(0),
	dataf => \sd|sc|ALT_INV_p2_score\(3),
	combout => \sd|h0|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y13_N6
\sd|h0|ss_out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h0|ss_out[1]~0_combout\ = ( \sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & (\sd|sc|p2_score\(2) & !\sd|sc|p2_score\(1))) ) ) # ( !\sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & (\sd|sc|p2_score\(2) & \sd|sc|p2_score\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(3),
	datab => \sd|sc|ALT_INV_p2_score\(2),
	datac => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|h0|ss_out[1]~0_combout\);

-- Location: LABCELL_X88_Y13_N9
\sd|h1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h1|Decoder0~0_combout\ = ( !\sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & (!\sd|sc|p2_score\(2) & \sd|sc|p2_score\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(3),
	datac => \sd|sc|ALT_INV_p2_score\(2),
	datad => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|h1|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y13_N48
\sd|h0|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h0|WideOr3~0_combout\ = ( \sd|sc|p2_score\(0) & ( !\sd|sc|p2_score\(2) $ (((!\sd|sc|p2_score\(3) & \sd|sc|p2_score\(1)))) ) ) # ( !\sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & (\sd|sc|p2_score\(2) & !\sd|sc|p2_score\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000011001100011001101100110001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(3),
	datab => \sd|sc|ALT_INV_p2_score\(2),
	datad => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|h0|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y13_N51
\sd|h0|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h0|WideOr2~0_combout\ = ( \sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3)) # (!\sd|sc|p2_score\(2)) ) ) # ( !\sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & (\sd|sc|p2_score\(2) & !\sd|sc|p2_score\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(3),
	datab => \sd|sc|ALT_INV_p2_score\(2),
	datad => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|h0|WideOr2~0_combout\);

-- Location: LABCELL_X88_Y13_N54
\sd|h0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h0|WideOr1~0_combout\ = ( \sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & ((!\sd|sc|p2_score\(2)) # (\sd|sc|p2_score\(1)))) # (\sd|sc|p2_score\(3) & (!\sd|sc|p2_score\(2) & \sd|sc|p2_score\(1))) ) ) # ( !\sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & 
-- (!\sd|sc|p2_score\(2) & \sd|sc|p2_score\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100010001110100011101000111010001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(3),
	datab => \sd|sc|ALT_INV_p2_score\(2),
	datac => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|h0|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y13_N57
\sd|h0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sd|h0|WideOr0~0_combout\ = ( \sd|sc|p2_score\(0) & ( (!\sd|sc|p2_score\(3) & (!\sd|sc|p2_score\(2) $ (!\sd|sc|p2_score\(1)))) # (\sd|sc|p2_score\(3) & (!\sd|sc|p2_score\(2) & !\sd|sc|p2_score\(1))) ) ) # ( !\sd|sc|p2_score\(0) & ( !\sd|sc|p2_score\(3) $ 
-- (((!\sd|sc|p2_score\(2) & !\sd|sc|p2_score\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010101010010110101010101001011010101000000101101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sd|sc|ALT_INV_p2_score\(3),
	datac => \sd|sc|ALT_INV_p2_score\(2),
	datad => \sd|sc|ALT_INV_p2_score\(1),
	dataf => \sd|sc|ALT_INV_p2_score\(0),
	combout => \sd|h0|WideOr0~0_combout\);

-- Location: IOIBUF_X56_Y0_N1
\CLOCK2_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: PLLREFCLKSELECT_X89_Y7_N0
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X89_Y1_N0
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "378.000546 mhz",
	pll_atb => 0,
	pll_bwctrl => 6000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 14,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 14,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "27.000039 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 1)
-- pragma translate_on
PORT MAP (
	coreclkfb => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin\,
	ecnc1test => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \ALT_INV_KEY[0]~input_o\,
	refclkin => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin\,
	tclk => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X89_Y5_N0
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 1)
-- pragma translate_on
PORT MAP (
	cntnen => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X89_Y2_N1
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 16,
	dprio0_cnt_lo_div => 15,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.193566 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 1,
  output_counter_index => 2)
-- pragma translate_on
PORT MAP (
	nen0 => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2\,
	tclk0 => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk\(0));

-- Location: CLKCTRL_G11
\sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk\(0),
	outclk => \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: IOIBUF_X24_Y81_N1
\AUD_DACLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: LABCELL_X24_Y67_N27
\sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\ = ( \AUD_DACLRCK~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_AUD_DACLRCK~input_o\,
	combout => \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\);

-- Location: FF_X24_Y67_N29
\sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\);

-- Location: FF_X35_Y63_N47
\sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\);

-- Location: MLABCELL_X34_Y62_N30
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X35_Y63_N42
\sm|codec|Audio_Out_Serializer|left_channel_was_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|left_channel_was_read~0_combout\ = ( \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ ) # ( !\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & \sm|codec|Audio_Out_Serializer|left_channel_was_read~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	combout => \sm|codec|Audio_Out_Serializer|left_channel_was_read~0_combout\);

-- Location: FF_X35_Y63_N44
\sm|codec|Audio_Out_Serializer|left_channel_was_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|left_channel_was_read~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_was_read~q\);

-- Location: LABCELL_X35_Y63_N48
\sm|codec|done_dac_channel_sync~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|done_dac_channel_sync~0_combout\ = ((!\sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & \sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\)) # (\sm|codec|done_dac_channel_sync~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100100010111111110010001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \sm|codec|ALT_INV_done_dac_channel_sync~q\,
	combout => \sm|codec|done_dac_channel_sync~0_combout\);

-- Location: FF_X35_Y63_N50
\sm|codec|done_dac_channel_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|done_dac_channel_sync~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|done_dac_channel_sync~q\);

-- Location: LABCELL_X35_Y63_N45
\sm|codec|Audio_Out_Serializer|read_right_channel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ = ( \sm|codec|done_dac_channel_sync~q\ & ( (!\sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & (\sm|codec|Audio_Out_Serializer|left_channel_was_read~q\ & 
-- \sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_was_read~q\,
	datac => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	dataf => \sm|codec|ALT_INV_done_dac_channel_sync~q\,
	combout => \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\);

-- Location: MLABCELL_X34_Y62_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (!\KEY[0]~input_o\) # 
-- (\sm|codec|Audio_Out_Serializer|comb~2_combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (!\KEY[0]~input_o\) # (!\sm|codec|Audio_Out_Serializer|comb~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X34_Y62_N32
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X35_Y62_N30
\sm|codec|Audio_Out_Serializer|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~9_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Add1~10\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~9_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~10\);

-- Location: FF_X35_Y62_N31
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~9_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(0));

-- Location: MLABCELL_X34_Y62_N33
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X34_Y62_N35
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X34_Y62_N36
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X34_Y62_N38
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X34_Y62_N39
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X34_Y62_N41
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X34_Y62_N42
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X34_Y62_N44
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X34_Y62_N45
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X34_Y62_N47
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X34_Y62_N48
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X34_Y62_N50
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X35_Y62_N15
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) 
-- & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X35_Y62_N12
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) 
-- & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X35_Y62_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) # (\sm|codec|Audio_Out_Serializer|comb~0_combout\))) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ & ( (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X35_Y62_N2
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X35_Y62_N33
\sm|codec|Audio_Out_Serializer|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~5_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~10\ ))
-- \sm|codec|Audio_Out_Serializer|Add1~6\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Add1~10\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~5_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~6\);

-- Location: LABCELL_X35_Y62_N36
\sm|codec|Audio_Out_Serializer|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~1_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~6\ ))
-- \sm|codec|Audio_Out_Serializer|Add1~2\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Add1~6\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~1_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~2\);

-- Location: LABCELL_X35_Y62_N39
\sm|codec|Audio_Out_Serializer|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~29_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~2\ ))
-- \sm|codec|Audio_Out_Serializer|Add1~30\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Add1~2\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~29_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~30\);

-- Location: LABCELL_X35_Y62_N42
\sm|codec|Audio_Out_Serializer|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~25_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~30\ ))
-- \sm|codec|Audio_Out_Serializer|Add1~26\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Add1~30\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~25_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~26\);

-- Location: LABCELL_X35_Y62_N45
\sm|codec|Audio_Out_Serializer|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~21_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~26\ ))
-- \sm|codec|Audio_Out_Serializer|Add1~22\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Add1~26\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~21_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~22\);

-- Location: LABCELL_X35_Y62_N48
\sm|codec|Audio_Out_Serializer|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~17_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~22\ ))
-- \sm|codec|Audio_Out_Serializer|Add1~18\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \sm|codec|Audio_Out_Serializer|Add1~22\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~17_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add1~18\);

-- Location: LABCELL_X35_Y62_N51
\sm|codec|Audio_Out_Serializer|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add1~13_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) + ( VCC ) + ( \sm|codec|Audio_Out_Serializer|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \sm|codec|Audio_Out_Serializer|Add1~18\,
	sumout => \sm|codec|Audio_Out_Serializer|Add1~13_sumout\);

-- Location: FF_X35_Y62_N53
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~13_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(7));

-- Location: FF_X35_Y62_N49
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~17_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(6));

-- Location: FF_X35_Y62_N43
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~25_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(4));

-- Location: FF_X35_Y62_N47
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~21_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(5));

-- Location: FF_X35_Y62_N41
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~29_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(3));

-- Location: LABCELL_X35_Y62_N24
\sm|codec|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Equal3~0_combout\ = ( !\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(3) & ( (!\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(7) & (!\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(6) & 
-- (!\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(4) & !\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(7),
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(6),
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(4),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(5),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(3),
	combout => \sm|codec|Equal3~0_combout\);

-- Location: FF_X35_Y62_N37
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~1_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(2));

-- Location: FF_X35_Y62_N34
\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add1~5_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(1));

-- Location: LABCELL_X35_Y63_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X35_Y63_N3
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X35_Y63_N5
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X35_Y63_N6
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X35_Y63_N8
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X35_Y63_N9
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X35_Y63_N11
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X35_Y63_N12
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X35_Y63_N14
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X35_Y63_N15
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X35_Y63_N17
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X35_Y63_N18
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\);

-- Location: FF_X35_Y63_N20
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X36_Y63_N45
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\);

-- Location: LABCELL_X36_Y63_N36
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X36_Y63_N39
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\ = ( \sm|codec|Audio_Out_Serializer|comb~0_combout\ & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout\))) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|comb~0_combout\ & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\);

-- Location: FF_X36_Y63_N41
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X36_Y62_N3
\sm|codec|Audio_Out_Serializer|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|comb~1_combout\ = (!\sm|codec|Audio_Out_Serializer|comb~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|comb~1_combout\);

-- Location: LABCELL_X35_Y63_N54
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\ = ( \KEY[0]~input_o\ & ( !\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ $ (\sm|codec|Audio_Out_Serializer|comb~1_combout\) ) 
-- ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\);

-- Location: FF_X35_Y63_N2
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X36_Y63_N0
\sm|codec|Audio_Out_Serializer|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~13_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Add0~14\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~13_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~14\);

-- Location: FF_X36_Y63_N1
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~13_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(0));

-- Location: LABCELL_X36_Y63_N3
\sm|codec|Audio_Out_Serializer|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~9_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~14\ ))
-- \sm|codec|Audio_Out_Serializer|Add0~10\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Add0~14\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~9_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~10\);

-- Location: LABCELL_X36_Y63_N6
\sm|codec|Audio_Out_Serializer|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~5_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~10\ ))
-- \sm|codec|Audio_Out_Serializer|Add0~6\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Add0~10\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~5_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~6\);

-- Location: FF_X36_Y63_N8
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~5_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(2));

-- Location: LABCELL_X36_Y63_N9
\sm|codec|Audio_Out_Serializer|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~1_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~6\ ))
-- \sm|codec|Audio_Out_Serializer|Add0~2\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Add0~6\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~1_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~2\);

-- Location: FF_X36_Y63_N10
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~1_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(3));

-- Location: FF_X36_Y63_N5
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~9_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(1));

-- Location: LABCELL_X36_Y63_N12
\sm|codec|Audio_Out_Serializer|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~29_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~2\ ))
-- \sm|codec|Audio_Out_Serializer|Add0~30\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Add0~2\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~29_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~30\);

-- Location: LABCELL_X36_Y63_N15
\sm|codec|Audio_Out_Serializer|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~25_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~30\ ))
-- \sm|codec|Audio_Out_Serializer|Add0~26\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Add0~30\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~25_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~26\);

-- Location: FF_X36_Y63_N17
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~25_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(5));

-- Location: LABCELL_X36_Y63_N18
\sm|codec|Audio_Out_Serializer|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~21_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~26\ ))
-- \sm|codec|Audio_Out_Serializer|Add0~22\ = CARRY(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \sm|codec|Audio_Out_Serializer|Add0~26\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~21_sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Add0~22\);

-- Location: FF_X36_Y63_N20
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~21_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(6));

-- Location: LABCELL_X36_Y63_N21
\sm|codec|Audio_Out_Serializer|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Add0~17_sumout\ = SUM(( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) + ( VCC ) + ( \sm|codec|Audio_Out_Serializer|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	cin => \sm|codec|Audio_Out_Serializer|Add0~22\,
	sumout => \sm|codec|Audio_Out_Serializer|Add0~17_sumout\);

-- Location: FF_X36_Y63_N23
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~17_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(7));

-- Location: FF_X36_Y63_N13
\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Add0~29_sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(4));

-- Location: LABCELL_X36_Y63_N42
\sm|codec|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Equal2~0_combout\ = ( !\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(4) & ( (!\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(5) & (!\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(6) & 
-- !\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(5),
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(6),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(7),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(4),
	combout => \sm|codec|Equal2~0_combout\);

-- Location: LABCELL_X36_Y63_N24
\sm|codec|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Equal2~1_combout\ = ( \sm|codec|Equal2~0_combout\ & ( (!\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(0) & (!\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(2) & 
-- (!\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(3) & !\sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(0),
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(2),
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(3),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_left_channel_fifo_write_space\(1),
	dataf => \sm|codec|ALT_INV_Equal2~0_combout\,
	combout => \sm|codec|Equal2~1_combout\);

-- Location: LABCELL_X36_Y62_N0
\sm|codec|Audio_Out_Serializer|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|comb~0_combout\ = ( !\sm|codec|Equal2~1_combout\ & ( ((!\sm|codec|Equal3~0_combout\) # ((\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(1)) # 
-- (\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(2)))) # (\sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111110111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(0),
	datab => \sm|codec|ALT_INV_Equal3~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(2),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_right_channel_fifo_write_space\(1),
	dataf => \sm|codec|ALT_INV_Equal2~1_combout\,
	combout => \sm|codec|Audio_Out_Serializer|comb~0_combout\);

-- Location: LABCELL_X35_Y62_N27
\sm|codec|Audio_Out_Serializer|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|comb~2_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q\ & ( !\sm|codec|Audio_Out_Serializer|comb~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \sm|codec|Audio_Out_Serializer|comb~2_combout\);

-- Location: LABCELL_X35_Y62_N9
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X35_Y62_N6
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & (!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\);

-- Location: LABCELL_X35_Y62_N3
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (((!\sm|codec|Audio_Out_Serializer|comb~2_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((!\sm|codec|Audio_Out_Serializer|comb~2_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) # 
-- (\sm|codec|Audio_Out_Serializer|comb~2_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\)))) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (((\sm|codec|Audio_Out_Serializer|comb~2_combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((!\sm|codec|Audio_Out_Serializer|comb~2_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) # (\sm|codec|Audio_Out_Serializer|comb~2_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101011011000000010101101110100001111110111010000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X35_Y62_N5
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X35_Y62_N55
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X35_Y62_N18
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) 
-- ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\KEY[0]~input_o\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\)) ) ) ) # ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & ((!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) ) 
-- ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\KEY[0]~input_o\ & !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001100110001000100000001000000010010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datae => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X35_Y62_N20
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X35_Y62_N54
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) ) # ( !\sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( (\KEY[0]~input_o\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110011001000100011001100010000001100100001000000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: LABCELL_X35_Y62_N57
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( 
-- (\sm|codec|Audio_Out_Serializer|comb~2_combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~0_combout\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X35_Y62_N58
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: FF_X36_Y63_N58
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X36_Y63_N30
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ = ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) 
-- & !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X36_Y63_N33
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout\ & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) 
-- & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~3_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\);

-- Location: LABCELL_X36_Y63_N54
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & ( 
-- (!\sm|codec|Audio_Out_Serializer|comb~1_combout\ & ((!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))))) # (\sm|codec|Audio_Out_Serializer|comb~1_combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\)))) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout\ & ( (!\sm|codec|Audio_Out_Serializer|comb~1_combout\ & ((!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))))) # (\sm|codec|Audio_Out_Serializer|comb~1_combout\ & (((!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001111100010000000111110001000011011111110100001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV__~4_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X36_Y63_N56
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X36_Y63_N48
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( (\KEY[0]~input_o\ & ((!\sm|codec|Audio_Out_Serializer|comb~1_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) ) # 
-- ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( (\KEY[0]~input_o\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q\ & \sm|codec|Audio_Out_Serializer|comb~1_combout\)) ) ) ) # ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( (\KEY[0]~input_o\ & 
-- ((!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\) # (\sm|codec|Audio_Out_Serializer|comb~1_combout\))) ) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\ & (\KEY[0]~input_o\ & !\sm|codec|Audio_Out_Serializer|comb~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100011001100000000000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datae => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X36_Y63_N50
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X36_Y63_N57
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ = ( \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( (\KEY[0]~input_o\ & ((!\sm|codec|Audio_Out_Serializer|comb~1_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) # (\sm|codec|Audio_Out_Serializer|comb~1_combout\ & 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) ) # ( !\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ( (\KEY[0]~input_o\ & 
-- ((!\sm|codec|Audio_Out_Serializer|comb~1_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001111000011000000111100000010000011100000001000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\);

-- Location: LABCELL_X36_Y63_N27
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ & \sm|codec|Audio_Out_Serializer|comb~1_combout\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout\ & ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~0_combout\,
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\);

-- Location: FF_X36_Y63_N28
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X35_Y63_N51
\sm|codec|Audio_Out_Serializer|read_left_channel\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ = ( \sm|codec|done_dac_channel_sync~q\ & ( (\sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\ & (!\sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	datab => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \sm|codec|ALT_INV_done_dac_channel_sync~q\,
	combout => \sm|codec|Audio_Out_Serializer|read_left_channel~combout\);

-- Location: LABCELL_X42_Y27_N48
\bl|noise~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \bl|noise~0_combout\ = ( \bl|win~1_combout\ & ( \bl|Equal2~1_combout\ ) ) # ( !\bl|win~1_combout\ & ( \bl|Equal2~1_combout\ ) ) # ( \bl|win~1_combout\ & ( !\bl|Equal2~1_combout\ ) ) # ( !\bl|win~1_combout\ & ( !\bl|Equal2~1_combout\ & ( 
-- (((!\br|direction_out\(0) & \bl|LessThan0~0_combout\)) # (\bl|Equal1~1_combout\)) # (\bl|Equal3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \br|ALT_INV_direction_out\(0),
	datab => \bl|ALT_INV_Equal3~0_combout\,
	datac => \bl|ALT_INV_LessThan0~0_combout\,
	datad => \bl|ALT_INV_Equal1~1_combout\,
	datae => \bl|ALT_INV_win~1_combout\,
	dataf => \bl|ALT_INV_Equal2~1_combout\,
	combout => \bl|noise~0_combout\);

-- Location: MLABCELL_X39_Y61_N30
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) 
-- + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) 
-- + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X39_Y61_N24
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( \sm|codec|Audio_Out_Serializer|comb~2_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\sm|codec|Audio_Out_Serializer|comb~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111100001111000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	datae => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X39_Y61_N31
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X39_Y61_N33
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X39_Y61_N35
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X39_Y61_N36
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y61_N37
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X39_Y61_N39
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y61_N40
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X39_Y61_N42
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y61_N44
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y61_N45
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y61_N46
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X39_Y61_N48
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) 
-- + ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X39_Y61_N49
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: MLABCELL_X34_Y62_N54
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = (\KEY[0]~input_o\ & !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: MLABCELL_X34_Y62_N3
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ ) # ( !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X34_Y62_N56
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X34_Y62_N15
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X34_Y62_N16
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X34_Y62_N12
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X36_Y61_N30
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X34_Y62_N57
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (!\KEY[0]~input_o\) # 
-- (!\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) ) ) # ( !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X36_Y61_N32
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X36_Y61_N27
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X36_Y61_N29
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X36_Y61_N24
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) ) # ( !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X36_Y61_N21
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X36_Y61_N23
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X36_Y61_N33
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X36_Y61_N35
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X36_Y61_N18
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X36_Y61_N36
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X36_Y61_N38
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X36_Y61_N3
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = (\KEY[0]~input_o\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X36_Y61_N5
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X36_Y61_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) ) # ( !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X36_Y61_N57
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = (\KEY[0]~input_o\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X36_Y61_N59
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X36_Y61_N39
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X36_Y61_N41
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X36_Y61_N54
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4) & 
-- !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X36_Y61_N15
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X36_Y61_N17
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X36_Y61_N42
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X36_Y61_N44
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X36_Y61_N12
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5) & 
-- !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X36_Y61_N51
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = (\KEY[0]~input_o\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X36_Y61_N53
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X36_Y61_N45
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X36_Y61_N47
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X36_Y61_N48
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) ) # ( !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X36_Y62_N30
\sm|sc|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~25_sumout\ = SUM(( \sm|sc|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|sc|Add0~26\ = CARRY(( \sm|sc|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(0),
	cin => GND,
	sumout => \sm|sc|Add0~25_sumout\,
	cout => \sm|sc|Add0~26\);

-- Location: LABCELL_X36_Y62_N21
\sm|sc|counter[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|counter[7]~0_combout\ = ( \bl|noise~0_combout\ & ( \sm|codec|Audio_Out_Serializer|comb~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~0_combout\,
	dataf => \bl|ALT_INV_noise~0_combout\,
	combout => \sm|sc|counter[7]~0_combout\);

-- Location: LABCELL_X36_Y62_N15
\sm|sc|counter[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|counter[7]~1_combout\ = ( \KEY[0]~input_o\ & ( !\sm|sc|counter[7]~0_combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter[7]~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|sc|counter[7]~1_combout\);

-- Location: LABCELL_X36_Y62_N9
\sm|sc|counter[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|counter[7]~2_combout\ = ( \KEY[0]~input_o\ & ( (\sm|sc|counter[7]~0_combout\) # (\sm|sc|Equal0~1_combout\) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \sm|sc|ALT_INV_Equal0~1_combout\,
	datad => \sm|sc|ALT_INV_counter[7]~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|sc|counter[7]~2_combout\);

-- Location: FF_X36_Y62_N32
\sm|sc|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~25_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(0));

-- Location: LABCELL_X36_Y62_N33
\sm|sc|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~29_sumout\ = SUM(( \sm|sc|counter\(1) ) + ( GND ) + ( \sm|sc|Add0~26\ ))
-- \sm|sc|Add0~30\ = CARRY(( \sm|sc|counter\(1) ) + ( GND ) + ( \sm|sc|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(1),
	cin => \sm|sc|Add0~26\,
	sumout => \sm|sc|Add0~29_sumout\,
	cout => \sm|sc|Add0~30\);

-- Location: FF_X36_Y62_N35
\sm|sc|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~29_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(1));

-- Location: LABCELL_X36_Y62_N36
\sm|sc|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~33_sumout\ = SUM(( \sm|sc|counter\(2) ) + ( GND ) + ( \sm|sc|Add0~30\ ))
-- \sm|sc|Add0~34\ = CARRY(( \sm|sc|counter\(2) ) + ( GND ) + ( \sm|sc|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(2),
	cin => \sm|sc|Add0~30\,
	sumout => \sm|sc|Add0~33_sumout\,
	cout => \sm|sc|Add0~34\);

-- Location: FF_X36_Y62_N38
\sm|sc|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~33_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(2));

-- Location: LABCELL_X36_Y62_N39
\sm|sc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~1_sumout\ = SUM(( \sm|sc|counter\(3) ) + ( GND ) + ( \sm|sc|Add0~34\ ))
-- \sm|sc|Add0~2\ = CARRY(( \sm|sc|counter\(3) ) + ( GND ) + ( \sm|sc|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(3),
	cin => \sm|sc|Add0~34\,
	sumout => \sm|sc|Add0~1_sumout\,
	cout => \sm|sc|Add0~2\);

-- Location: FF_X36_Y62_N41
\sm|sc|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~1_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(3));

-- Location: LABCELL_X36_Y62_N42
\sm|sc|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~5_sumout\ = SUM(( \sm|sc|counter\(4) ) + ( GND ) + ( \sm|sc|Add0~2\ ))
-- \sm|sc|Add0~6\ = CARRY(( \sm|sc|counter\(4) ) + ( GND ) + ( \sm|sc|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(4),
	cin => \sm|sc|Add0~2\,
	sumout => \sm|sc|Add0~5_sumout\,
	cout => \sm|sc|Add0~6\);

-- Location: FF_X36_Y62_N43
\sm|sc|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~5_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(4));

-- Location: LABCELL_X36_Y62_N45
\sm|sc|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~9_sumout\ = SUM(( \sm|sc|counter\(5) ) + ( GND ) + ( \sm|sc|Add0~6\ ))
-- \sm|sc|Add0~10\ = CARRY(( \sm|sc|counter\(5) ) + ( GND ) + ( \sm|sc|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(5),
	cin => \sm|sc|Add0~6\,
	sumout => \sm|sc|Add0~9_sumout\,
	cout => \sm|sc|Add0~10\);

-- Location: FF_X36_Y62_N46
\sm|sc|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~9_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(5));

-- Location: LABCELL_X36_Y62_N48
\sm|sc|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~13_sumout\ = SUM(( \sm|sc|counter\(6) ) + ( GND ) + ( \sm|sc|Add0~10\ ))
-- \sm|sc|Add0~14\ = CARRY(( \sm|sc|counter\(6) ) + ( GND ) + ( \sm|sc|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(6),
	cin => \sm|sc|Add0~10\,
	sumout => \sm|sc|Add0~13_sumout\,
	cout => \sm|sc|Add0~14\);

-- Location: FF_X36_Y62_N50
\sm|sc|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~13_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(6));

-- Location: LABCELL_X36_Y62_N51
\sm|sc|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~17_sumout\ = SUM(( \sm|sc|counter\(7) ) + ( GND ) + ( \sm|sc|Add0~14\ ))
-- \sm|sc|Add0~18\ = CARRY(( \sm|sc|counter\(7) ) + ( GND ) + ( \sm|sc|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(7),
	cin => \sm|sc|Add0~14\,
	sumout => \sm|sc|Add0~17_sumout\,
	cout => \sm|sc|Add0~18\);

-- Location: FF_X36_Y62_N52
\sm|sc|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~17_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(7));

-- Location: LABCELL_X36_Y62_N54
\sm|sc|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Add0~21_sumout\ = SUM(( \sm|sc|counter\(8) ) + ( GND ) + ( \sm|sc|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|sc|ALT_INV_counter\(8),
	cin => \sm|sc|Add0~18\,
	sumout => \sm|sc|Add0~21_sumout\);

-- Location: FF_X36_Y62_N56
\sm|sc|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|Add0~21_sumout\,
	sclr => \sm|sc|counter[7]~1_combout\,
	ena => \sm|sc|counter[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|counter\(8));

-- Location: LABCELL_X36_Y62_N6
\sm|sc|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Equal0~0_combout\ = ( \sm|sc|counter\(0) & ( (\sm|sc|counter\(2) & (\sm|sc|counter\(7) & (\sm|sc|counter\(1) & \sm|sc|counter\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|sc|ALT_INV_counter\(2),
	datab => \sm|sc|ALT_INV_counter\(7),
	datac => \sm|sc|ALT_INV_counter\(1),
	datad => \sm|sc|ALT_INV_counter\(8),
	dataf => \sm|sc|ALT_INV_counter\(0),
	combout => \sm|sc|Equal0~0_combout\);

-- Location: LABCELL_X36_Y62_N12
\sm|sc|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|Equal0~1_combout\ = ( \sm|sc|counter\(3) & ( (\sm|sc|counter\(5) & (\sm|sc|Equal0~0_combout\ & (\sm|sc|counter\(6) & \sm|sc|counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|sc|ALT_INV_counter\(5),
	datab => \sm|sc|ALT_INV_Equal0~0_combout\,
	datac => \sm|sc|ALT_INV_counter\(6),
	datad => \sm|sc|ALT_INV_counter\(4),
	dataf => \sm|sc|ALT_INV_counter\(3),
	combout => \sm|sc|Equal0~1_combout\);

-- Location: LABCELL_X36_Y62_N18
\sm|sc|next_state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|next_state~0_combout\ = !\sm|sc|Equal0~1_combout\ $ (!\sm|sc|current_state~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|sc|ALT_INV_Equal0~1_combout\,
	datad => \sm|sc|ALT_INV_current_state~q\,
	combout => \sm|sc|next_state~0_combout\);

-- Location: FF_X36_Y62_N19
\sm|sc|current_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|sc|next_state~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|sc|current_state~q\);

-- Location: LABCELL_X36_Y62_N27
\sm|sc|writedata_right[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|writedata_right[16]~1_combout\ = ( !\sm|sc|current_state~q\ & ( \bl|noise~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_noise~0_combout\,
	dataf => \sm|sc|ALT_INV_current_state~q\,
	combout => \sm|sc|writedata_right[16]~1_combout\);

-- Location: LABCELL_X36_Y62_N24
\sm|sc|writedata_right[23]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|sc|writedata_right[23]~0_combout\ = ( \sm|sc|current_state~q\ & ( \bl|noise~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \bl|ALT_INV_noise~0_combout\,
	dataf => \sm|sc|ALT_INV_current_state~q\,
	combout => \sm|sc|writedata_right[23]~0_combout\);

-- Location: M10K_X38_Y61_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~2_combout\,
	portadatain => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X39_Y62_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + 
-- ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + 
-- ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X39_Y62_N24
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\ = ( !\KEY[0]~input_o\ & ( \sm|codec|Audio_Out_Serializer|comb~1_combout\ ) ) # ( \KEY[0]~input_o\ & ( 
-- !\sm|codec|Audio_Out_Serializer|comb~1_combout\ ) ) # ( !\KEY[0]~input_o\ & ( !\sm|codec|Audio_Out_Serializer|comb~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\);

-- Location: FF_X39_Y62_N1
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X39_Y62_N3
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X39_Y62_N5
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X39_Y62_N6
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y62_N7
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X39_Y62_N9
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y62_N10
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X39_Y62_N12
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y62_N14
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y62_N15
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y62_N16
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X39_Y62_N18
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + 
-- ( GND ) + ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\);

-- Location: FF_X39_Y62_N20
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X35_Y63_N24
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( \KEY[0]~input_o\ & ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: LABCELL_X35_Y63_N57
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\ = ( \KEY[0]~input_o\ & ( \sm|codec|Audio_Out_Serializer|read_left_channel~combout\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\);

-- Location: FF_X35_Y63_N26
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X34_Y62_N6
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[0]~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\);

-- Location: FF_X34_Y62_N7
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X35_Y63_N30
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) # (!\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(0) & ( (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X37_Y60_N30
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X35_Y63_N27
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( !\KEY[0]~input_o\ ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (!\KEY[0]~input_o\) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\);

-- Location: FF_X37_Y60_N32
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X37_Y60_N24
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[1]~1_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\);

-- Location: FF_X37_Y60_N25
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X37_Y60_N27
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(1) & ( (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: LABCELL_X37_Y60_N57
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\ = (\KEY[0]~input_o\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[2]~2_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\);

-- Location: FF_X37_Y60_N59
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X37_Y60_N33
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y60_N34
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X37_Y60_N54
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X37_Y60_N36
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y60_N38
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: LABCELL_X37_Y60_N51
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[3]~3_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\);

-- Location: FF_X37_Y60_N53
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X37_Y60_N48
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(3) & ( (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X37_Y60_N21
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[4]~4_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\);

-- Location: FF_X37_Y60_N23
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X37_Y60_N39
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y60_N41
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: LABCELL_X37_Y60_N18
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X37_Y60_N3
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\ = (\KEY[0]~input_o\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[5]~5_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\);

-- Location: FF_X37_Y60_N5
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X37_Y60_N42
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y60_N43
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: LABCELL_X37_Y60_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X37_Y60_N45
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\);

-- Location: FF_X37_Y60_N47
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: LABCELL_X37_Y60_N15
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & ( 
-- \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_ram_read_address[6]~6_combout\,
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\);

-- Location: FF_X37_Y60_N17
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X37_Y60_N12
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa\(6) & ( (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: M10K_X38_Y62_N0
\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sound_mod:sm|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_vne1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 24,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 24,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \sm|codec|Audio_Out_Serializer|ALT_INV_comb~1_combout\,
	portadatain => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X35_Y63_N36
\sm|codec|Audio_Out_Serializer|always4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|always4~0_combout\ = ( \sm|codec|done_dac_channel_sync~q\ & ( !\sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk~q\ $ (!\sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_last_test_clk~q\,
	datac => \sm|codec|DAC_Left_Right_Clock_Edges|ALT_INV_cur_test_clk~q\,
	dataf => \sm|codec|ALT_INV_done_dac_channel_sync~q\,
	combout => \sm|codec|Audio_Out_Serializer|always4~0_combout\);

-- Location: IOIBUF_X16_Y81_N18
\AUD_BCLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: LABCELL_X35_Y74_N24
\sm|codec|Bit_Clock_Edges|cur_test_clk~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Bit_Clock_Edges|cur_test_clk~feeder_combout\ = ( \AUD_BCLK~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_AUD_BCLK~input_o\,
	combout => \sm|codec|Bit_Clock_Edges|cur_test_clk~feeder_combout\);

-- Location: FF_X35_Y74_N26
\sm|codec|Bit_Clock_Edges|cur_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Bit_Clock_Edges|cur_test_clk~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Bit_Clock_Edges|cur_test_clk~q\);

-- Location: FF_X35_Y63_N41
\sm|codec|Bit_Clock_Edges|last_test_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \sm|codec|Bit_Clock_Edges|cur_test_clk~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Bit_Clock_Edges|last_test_clk~q\);

-- Location: LABCELL_X35_Y63_N39
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\ = (!\sm|codec|Audio_Out_Serializer|always4~0_combout\ & ((!\sm|codec|Bit_Clock_Edges|last_test_clk~q\) # (\sm|codec|Bit_Clock_Edges|cur_test_clk~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010101010101000001010101010100000101010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_always4~0_combout\,
	datac => \sm|codec|Bit_Clock_Edges|ALT_INV_last_test_clk~q\,
	datad => \sm|codec|Bit_Clock_Edges|ALT_INV_cur_test_clk~q\,
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\);

-- Location: MLABCELL_X34_Y62_N18
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~26_combout\ = ( \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ( (\sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\ & \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[8]~2_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~26_combout\);

-- Location: MLABCELL_X34_Y62_N21
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~27_combout\ = ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg~26_combout\ & ( (\KEY[0]~input_o\ & ((!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) # 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0)))) ) ) # ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg~26_combout\ & ( (\KEY[0]~input_o\ & 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010000010101010101000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg~26_combout\,
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~27_combout\);

-- Location: FF_X34_Y62_N23
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(1));

-- Location: LABCELL_X37_Y62_N42
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~25_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(1))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1))))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(1))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(1),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~25_combout\);

-- Location: LABCELL_X35_Y63_N33
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\ = ( \KEY[0]~input_o\ & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- \sm|codec|Audio_Out_Serializer|always4~0_combout\)) ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_always4~0_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\);

-- Location: MLABCELL_X34_Y62_N27
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\ = ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datae => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg[8]~2_combout\,
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\);

-- Location: FF_X37_Y62_N44
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~25_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(2));

-- Location: LABCELL_X37_Y62_N45
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~24_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(2))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(2)))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(2),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~24_combout\);

-- Location: FF_X37_Y62_N47
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~24_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(3));

-- Location: LABCELL_X37_Y62_N48
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~23_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(3))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(3))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(3),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~23_combout\);

-- Location: FF_X37_Y62_N49
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~23_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(4));

-- Location: LABCELL_X37_Y62_N51
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~22_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(4))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(4))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(4),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~22_combout\);

-- Location: FF_X37_Y62_N53
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~22_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(5));

-- Location: LABCELL_X37_Y62_N54
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~21_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(5))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(5)))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(5),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~21_combout\);

-- Location: FF_X37_Y62_N56
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~21_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(6));

-- Location: LABCELL_X37_Y62_N57
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~20_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(6))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(6))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(6),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~20_combout\);

-- Location: FF_X37_Y62_N58
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~20_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(7));

-- Location: LABCELL_X37_Y62_N12
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~19_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(7) & ( 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(7) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7)))) ) ) ) # ( 
-- \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(7) & ( 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\)) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) ) # ( 
-- !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(7) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(7) & \sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010101110101011110100010101000101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datae => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(7),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~19_combout\);

-- Location: FF_X37_Y62_N13
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~19_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(8));

-- Location: LABCELL_X37_Y61_N33
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~18_combout\ = ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(8) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(8) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(8),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~18_combout\);

-- Location: FF_X37_Y61_N35
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~18_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(9));

-- Location: LABCELL_X37_Y61_N30
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~17_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(9))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9))))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(9))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(9),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~17_combout\);

-- Location: FF_X37_Y61_N32
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~17_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(10));

-- Location: LABCELL_X37_Y61_N3
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~16_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(10))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10))))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(10))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(10),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~16_combout\);

-- Location: FF_X37_Y61_N5
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~16_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(11));

-- Location: LABCELL_X37_Y61_N0
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~15_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(11)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(11)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(11),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~15_combout\);

-- Location: FF_X37_Y61_N1
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~15_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(12));

-- Location: LABCELL_X37_Y61_N45
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~14_combout\ = ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(12) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(12) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12)))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(12),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~14_combout\);

-- Location: FF_X37_Y61_N47
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~14_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(13));

-- Location: LABCELL_X37_Y61_N42
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~13_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(13)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(13)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(13),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~13_combout\);

-- Location: FF_X37_Y61_N44
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~13_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(14));

-- Location: LABCELL_X37_Y61_N51
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~12_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(14))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(14)))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(14),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~12_combout\);

-- Location: FF_X37_Y61_N53
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~12_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(15));

-- Location: LABCELL_X37_Y61_N48
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~11_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(15))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15))))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(15))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(15),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~11_combout\);

-- Location: FF_X37_Y61_N50
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~11_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(16));

-- Location: LABCELL_X37_Y61_N57
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~10_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(16))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16) & ( 
-- (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & (!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(16))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(16))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(16),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~10_combout\);

-- Location: FF_X37_Y61_N59
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~10_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(17));

-- Location: LABCELL_X37_Y61_N54
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~9_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(17)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(17)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(17),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~9_combout\);

-- Location: FF_X37_Y61_N56
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~9_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(18));

-- Location: LABCELL_X37_Y61_N27
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~8_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(18)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(18)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(18),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~8_combout\);

-- Location: FF_X37_Y61_N29
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~8_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(19));

-- Location: LABCELL_X37_Y61_N24
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~7_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(19)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(19)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(19),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~7_combout\);

-- Location: FF_X37_Y61_N25
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~7_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(20));

-- Location: LABCELL_X37_Y61_N21
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~6_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(20))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20))))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(20))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(20)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(20),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~6_combout\);

-- Location: FF_X37_Y61_N23
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~6_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(21));

-- Location: LABCELL_X37_Y61_N18
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~5_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(21)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21)))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(21)))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datad => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(21),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~5_combout\);

-- Location: FF_X37_Y61_N19
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~5_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(22));

-- Location: LABCELL_X37_Y61_N15
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~4_combout\ = ( \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & ( ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(22))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22))))) # 
-- (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\) ) ) # ( !\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(22))) # (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(22)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(22),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~4_combout\);

-- Location: FF_X37_Y61_N17
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~4_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(23));

-- Location: LABCELL_X37_Y61_N12
\sm|codec|Audio_Out_Serializer|data_out_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|data_out_shift_reg~0_combout\ = ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(23) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & ((!\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\) # 
-- ((\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23))))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) ) # ( !\sm|codec|Audio_Out_Serializer|data_out_shift_reg\(23) & ( (!\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (\sm|codec|Audio_Out_Serializer|read_right_channel~0_combout\ & (\sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23)))) # (\sm|codec|Audio_Out_Serializer|read_left_channel~combout\ & 
-- (((\sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \sm|codec|Audio_Out_Serializer|ALT_INV_read_left_channel~combout\,
	datab => \sm|codec|Audio_Out_Serializer|ALT_INV_read_right_channel~0_combout\,
	datac => \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(23),
	combout => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~0_combout\);

-- Location: FF_X37_Y61_N13
\sm|codec|Audio_Out_Serializer|data_out_shift_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|data_out_shift_reg~0_combout\,
	sclr => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1_combout\,
	ena => \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(24));

-- Location: LABCELL_X35_Y61_N12
\sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout\ = ( \sm|codec|Audio_Out_Serializer|data_out_shift_reg\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \sm|codec|Audio_Out_Serializer|ALT_INV_data_out_shift_reg\(24),
	combout => \sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout\);

-- Location: FF_X35_Y61_N13
\sm|codec|Audio_Out_Serializer|serial_audio_out_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \sm|codec|Audio_Out_Serializer|serial_audio_out_data~q\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X8_Y81_N18
\AUD_ADCLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 2);
-- pragma translate_on
END structure;


