v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 46800 41200 1 0 0 EMBEDDEDHT1632.sym
[
T 52395 47398 8 10 0 1 0 0 1
refdes=U?
T 52395 47400 8 10 0 1 0 0 1
device=LED Matrix Driver
T 51895 47100 8 10 0 1 0 0 1
model=HT1632
T 51400 43400 9 10 1 0 0 0 1
Led_Vss
T 51000 43700 9 10 1 0 0 0 1
Row31/Com8
T 50900 44000 9 10 1 0 0 0 1
Row24/Com15
T 51600 44300 9 10 1 0 0 0 1
Row23
T 51600 44600 9 10 1 0 0 0 1
Row0
T 51600 44900 9 10 1 0 0 0 1
Com7
T 51600 45200 9 10 1 0 0 0 1
Com0
T 51400 45500 9 10 1 0 0 0 1
Led_Vdd
T 50800 42200 9 10 1 0 0 0 1
PWM Control
T 48900 42100 9 10 1 0 0 0 2
Timing
Generator
T 50500 45000 9 10 1 0 0 0 1
LED Driver
T 48900 44900 9 10 1 0 0 0 4
Control
and
Timing
Circuit
T 50800 46500 9 10 1 0 0 0 1
Display RAM
T 47100 44950 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc139.pdf
T 47100 44140 5 10 0 0 0 0 1
slot=1
T 47100 44750 5 10 0 0 0 0 1
net=GND:8
T 47100 44550 5 10 0 0 0 0 1
net=Vcc:16
T 47100 44350 5 10 0 0 0 0 1
description=2 2-to-4 decoder/demultiplexer
T 47100 43540 5 10 0 0 0 0 1
slotdef=2:14,12,13,11,10,15,9
T 47100 43740 5 10 0 0 0 0 1
slotdef=1:2,4,3,5,6,1,7
T 47100 43940 5 10 0 0 0 0 1
numslots=2
T 47100 43140 5 10 0 0 0 0 1
footprint=DIP16
T 47100 43340 5 10 0 0 0 0 1
device=74139
L 52200 43400 52800 43400 3 0 0 0 -1 -1
L 52200 43700 52800 43700 3 0 0 0 -1 -1
L 52200 44000 52800 44000 3 0 0 0 -1 -1
L 52200 44300 52800 44300 3 0 0 0 -1 -1
L 52200 44600 52800 44600 3 0 0 0 -1 -1
L 52200 44900 52800 44900 3 0 0 0 -1 -1
L 52200 45200 52800 45200 3 0 0 0 -1 -1
L 52200 45500 52800 45500 3 0 0 0 -1 -1
P 47400 47100 48000 47100 1 0 0
{
T 47400 47100 5 10 0 0 0 0 1
pintype=unknown
T 48055 47095 5 10 1 1 0 0 1
pinlabel=Vdd
T 47905 47145 5 10 0 1 0 6 1
pinnumber=21
T 47400 47100 5 10 0 0 0 0 1
pinseq=0
}
P 47400 46900 48000 46900 1 0 0
{
T 47400 46900 5 10 0 0 0 0 1
pintype=unknown
T 48055 46895 5 10 1 1 0 0 1
pinlabel=Vss
T 47905 46945 5 10 0 1 0 6 1
pinnumber=14
T 47400 46900 5 10 0 0 0 0 1
pinseq=0
}
P 47400 44800 48000 44800 1 0 0
{
T 47400 44800 5 10 0 0 0 0 1
pintype=unknown
T 48055 44795 5 10 1 1 0 0 1
pinlabel=DATA
T 47905 44845 5 10 0 1 0 6 1
pinnumber=16
T 47400 44800 5 10 0 0 0 0 1
pinseq=0
}
P 47400 45100 48000 45100 1 0 0
{
T 47400 45100 5 10 0 0 0 0 1
pintype=unknown
T 48055 45095 5 10 1 1 0 0 1
pinlabel=/WR
T 47905 45145 5 10 0 1 0 6 1
pinnumber=17
T 47400 45100 5 10 0 0 0 0 1
pinseq=0
}
P 47400 45400 48000 45400 1 0 0
{
T 47400 45400 5 10 0 0 0 0 1
pintype=unknown
T 48055 45395 5 10 1 1 0 0 1
pinlabel=/RD
T 47905 45445 5 10 0 1 0 6 1
pinnumber=18
T 47400 45400 5 10 0 0 0 0 1
pinseq=0
}
P 47400 45700 48000 45700 1 0 0
{
T 47400 45700 5 10 0 0 0 0 1
pintype=unknown
T 48055 45695 5 10 1 1 0 0 1
pinlabel=/CS
T 47905 45745 5 10 0 1 0 6 1
pinnumber=19
T 47400 45700 5 10 0 0 0 0 1
pinseq=0
}
L 50200 46300 50400 46500 3 0 0 0 -1 -1
L 50200 46400 50200 46300 3 0 0 0 -1 -1
L 50000 46400 50200 46400 3 0 0 0 -1 -1
L 50200 46600 50000 46600 3 0 0 0 -1 -1
L 50200 46700 50200 46600 3 0 0 0 -1 -1
L 50400 46500 50200 46700 3 0 0 0 -1 -1
L 50000 46300 50000 46400 3 0 0 0 -1 -1
L 49800 46500 50000 46300 3 0 0 0 -1 -1
L 50000 46700 50000 46600 3 0 0 0 -1 -1
L 49800 46500 50000 46700 3 0 0 0 -1 -1
L 51600 46100 51400 46300 3 0 0 0 -1 -1
L 51500 46100 51600 46100 3 0 0 0 -1 -1
L 51500 45900 51500 46100 3 0 0 0 -1 -1
L 51300 46100 51300 45900 3 0 0 0 -1 -1
L 51200 46100 51300 46100 3 0 0 0 -1 -1
L 51400 46300 51200 46100 3 0 0 0 -1 -1
L 51600 45900 51500 45900 3 0 0 0 -1 -1
L 51400 45700 51600 45900 3 0 0 0 -1 -1
L 51200 45900 51300 45900 3 0 0 0 -1 -1
L 51400 45700 51200 45900 3 0 0 0 -1 -1
L 51600 43000 51400 43200 3 0 0 0 -1 -1
L 51500 43000 51600 43000 3 0 0 0 -1 -1
L 51500 42800 51500 43000 3 0 0 0 -1 -1
L 51300 43000 51300 42800 3 0 0 0 -1 -1
L 51200 43000 51300 43000 3 0 0 0 -1 -1
L 51400 43200 51200 43000 3 0 0 0 -1 -1
L 51600 42800 51500 42800 3 0 0 0 -1 -1
L 51400 42600 51600 42800 3 0 0 0 -1 -1
L 51200 42800 51300 42800 3 0 0 0 -1 -1
L 51400 42600 51200 42800 3 0 0 0 -1 -1
L 50200 44700 50400 44900 3 0 0 0 -1 -1
L 50200 44800 50200 44700 3 0 0 0 -1 -1
L 50000 44800 50200 44800 3 0 0 0 -1 -1
L 50200 45000 50000 45000 3 0 0 0 -1 -1
L 50200 45100 50200 45000 3 0 0 0 -1 -1
L 50400 44900 50200 45100 3 0 0 0 -1 -1
L 50000 44700 50000 44800 3 0 0 0 -1 -1
L 49800 44900 50000 44700 3 0 0 0 -1 -1
L 50000 45100 50000 45000 3 0 0 0 -1 -1
L 49800 44900 50000 45100 3 0 0 0 -1 -1
L 48800 43200 48900 43100 3 0 0 0 -1 -1
L 48800 43200 48700 43100 3 0 0 0 -1 -1
L 48800 42600 48800 43200 3 0 0 0 -1 -1
L 50400 42400 50300 42300 3 0 0 0 -1 -1
L 50400 42400 50300 42500 3 0 0 0 -1 -1
L 50100 42400 50400 42400 3 0 0 0 -1 -1
L 50100 43500 50100 42400 3 0 0 0 -1 -1
L 49800 43500 50100 43500 3 0 0 0 -1 -1
P 47400 42100 48000 42100 1 0 0
{
T 47400 42100 5 10 0 0 0 0 1
pintype=unknown
T 48055 42095 5 10 1 1 0 0 1
pinlabel=SYNC
T 47905 42145 5 10 0 1 0 6 1
pinnumber=20
T 47400 42100 5 10 0 0 0 0 1
pinseq=0
}
P 47400 42400 48000 42400 1 0 0
{
T 47400 42400 5 10 0 0 0 0 1
pintype=unknown
T 48055 42395 5 10 1 1 0 0 1
pinlabel=OSC
T 47905 42445 5 10 0 1 0 6 1
pinnumber=15
T 47400 42400 5 10 0 0 0 0 1
pinseq=0
}
B 47800 41900 2000 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 50400 41900 2000 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 50400 43200 2000 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47800 43200 2000 3600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 50400 46300 2000 500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47600 41700 5000 5600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 47100 43340 5 10 0 0 0 0 1
device=74139
T 47100 43140 5 10 0 0 0 0 1
footprint=DIP16
T 51895 47100 5 10 1 1 0 0 1
model=HT1632
T 52395 47400 5 10 0 1 0 0 1
device=LED Matrix Driver
T 52395 47398 5 10 1 1 0 0 1
refdes=U0
}
C 42200 45700 1 0 0 switch-dip4-1.sym
{
T 43600 47075 5 8 0 0 0 0 1
device=SWITCH_DIP4
T 42500 47250 5 10 1 1 0 0 1
refdes=U1
}
N 43500 47000 43700 47000 4
N 43700 47000 43700 45700 4
N 43700 45700 47400 45700 4
N 43500 46700 43700 46700 4
N 43500 46400 43700 46400 4
N 43500 46100 43700 46100 4
C 41700 50000 1 0 1 io-1.sym
{
T 40800 50200 5 10 0 0 0 6 1
net=CS1in:1
T 41500 50600 5 10 0 0 0 6 1
device=none
T 40800 50100 5 10 1 1 0 7 1
value=CS1
}
N 41700 50100 54900 50100 4
C 41700 49700 1 0 1 io-1.sym
{
T 40800 49900 5 10 0 0 0 6 1
net=CS2in:1
T 41500 50300 5 10 0 0 0 6 1
device=none
T 40800 49800 5 10 1 1 0 7 1
value=CS2
}
C 41700 49400 1 0 1 io-1.sym
{
T 40800 49600 5 10 0 0 0 6 1
net=CS3in:1
T 41500 50000 5 10 0 0 0 6 1
device=none
T 40800 49500 5 10 1 1 0 7 1
value=CS3
}
C 41700 49100 1 0 1 io-1.sym
{
T 40800 49300 5 10 0 0 0 6 1
net=CS4in:1
T 41500 49700 5 10 0 0 0 6 1
device=none
T 40800 49200 5 10 1 1 0 7 1
value=CS4
}
N 54900 49800 41700 49800 4
N 54900 49500 41700 49500 4
N 54900 49200 41700 49200 4
N 42200 47000 42100 47000 4
N 42100 47000 42100 49200 4
N 42200 46700 42000 46700 4
N 42000 46700 42000 49500 4
N 42200 46400 41900 46400 4
N 41900 46400 41900 49800 4
N 42200 46100 41800 46100 4
N 41800 46100 41800 50100 4
C 54900 50000 1 0 0 io-1.sym
{
T 55800 50200 5 10 0 0 0 0 1
net=CS1out:1
T 55100 50600 5 10 0 0 0 0 1
device=none
T 55800 50100 5 10 1 1 0 1 1
value=CS1
}
C 54900 49700 1 0 0 io-1.sym
{
T 55800 49900 5 10 0 0 0 0 1
net=CS2out:1
T 55100 50300 5 10 0 0 0 0 1
device=none
T 55800 49800 5 10 1 1 0 1 1
value=CS2
}
C 54900 49400 1 0 0 io-1.sym
{
T 55800 49600 5 10 0 0 0 0 1
net=CS3out:1
T 55100 50000 5 10 0 0 0 0 1
device=none
T 55800 49500 5 10 1 1 0 1 1
value=CS3
}
C 54900 49100 1 0 0 io-1.sym
{
T 55800 49300 5 10 0 0 0 0 1
net=CS4out:1
T 55100 49700 5 10 0 0 0 0 1
device=none
T 55800 49200 5 10 1 1 0 1 1
value=CS4
}
C 44300 48800 1 0 1 io-1.sym
{
T 43400 49000 5 10 0 0 0 6 1
net=Vssin:1
T 44100 49400 5 10 0 0 0 6 1
device=none
T 43400 48900 5 10 1 1 0 7 1
value=5V
}
C 44300 48500 1 0 1 io-1.sym
{
T 43400 48700 5 10 0 0 0 6 1
net=GNDin:1
T 44100 49100 5 10 0 0 0 6 1
device=none
T 43400 48600 5 10 1 1 0 7 1
value=GND
}
C 54900 48800 1 0 0 io-1.sym
{
T 55800 49000 5 10 0 0 0 0 1
net=VSSout:1
T 55100 49400 5 10 0 0 0 0 1
device=none
T 55800 48900 5 10 1 1 0 1 1
value=5V
}
C 54900 48500 1 0 0 io-1.sym
{
T 55800 48700 5 10 0 0 0 0 1
net=GNDout:1
T 55100 49100 5 10 0 0 0 0 1
device=none
T 55800 48600 5 10 1 1 0 1 1
value=GND
}
N 47400 46900 46300 46900 4
N 46300 46900 46300 48600 4
N 44300 48600 54900 48600 4
N 44300 48900 54900 48900 4
N 46600 47100 46600 48900 4
N 46600 47100 47400 47100 4
C 41900 45000 1 0 1 io-1.sym
{
T 41000 45200 5 10 0 0 0 6 1
net=RDin:1
T 41700 45600 5 10 0 0 0 6 1
device=none
T 41000 45100 5 10 1 1 0 7 1
value=/RD
}
C 41900 44700 1 0 1 io-1.sym
{
T 41000 44900 5 10 0 0 0 6 1
net=WRin:1
T 41700 45300 5 10 0 0 0 6 1
device=none
T 41000 44800 5 10 1 1 0 7 1
value=/WR
}
C 41900 44400 1 0 1 io-1.sym
{
T 41000 44600 5 10 0 0 0 6 1
net=DATAin:1
T 41700 45000 5 10 0 0 0 6 1
device=none
T 41000 44500 5 10 1 1 0 7 1
value=DATA
}
C 41900 44100 1 0 1 io-1.sym
{
T 41000 44300 5 10 0 0 0 6 1
net=OSCin:1
T 41700 44700 5 10 0 0 0 6 1
device=none
T 41000 44200 5 10 1 1 0 7 1
value=OSC
}
C 41900 43800 1 0 1 io-1.sym
{
T 41000 44000 5 10 0 0 0 6 1
net=SYNCin:1
T 41700 44400 5 10 0 0 0 6 1
device=none
T 41000 43900 5 10 1 1 0 7 1
value=SYNC
}
N 41900 45100 43700 45100 4
N 43700 45100 43700 45400 4
N 43700 45400 47400 45400 4
N 47400 45100 44000 45100 4
N 44000 45100 44000 44800 4
N 44000 44800 41900 44800 4
N 41900 44500 44300 44500 4
N 44300 44500 44300 44800 4
N 44300 44800 47400 44800 4
N 41900 44200 44300 44200 4
N 44300 42400 44300 44200 4
N 44300 42400 47400 42400 4
N 47400 42100 44000 42100 4
N 44000 42100 44000 43900 4
N 44000 43900 41900 43900 4
C 55300 44900 1 0 0 io-1.sym
{
T 56200 45100 5 10 0 0 0 0 1
net=RDout:1
T 55500 45500 5 10 0 0 0 0 1
device=none
T 56200 45000 5 10 1 1 0 1 1
value=/RD
}
C 55300 44600 1 0 0 io-1.sym
{
T 56200 44800 5 10 0 0 0 0 1
net=WRout:1
T 55500 45200 5 10 0 0 0 0 1
device=none
T 56200 44700 5 10 1 1 0 1 1
value=/WR
}
C 55300 44300 1 0 0 io-1.sym
{
T 56200 44500 5 10 0 0 0 0 1
net=DATAout:1
T 55500 44900 5 10 0 0 0 0 1
device=none
T 56200 44400 5 10 1 1 0 1 1
value=DATA
}
C 55300 44000 1 0 0 io-1.sym
{
T 56200 44200 5 10 0 0 0 0 1
net=OSCout:1
T 55500 44600 5 10 0 0 0 0 1
device=none
T 56200 44100 5 10 1 1 0 1 1
value=OSC
}
C 55300 43700 1 0 0 io-1.sym
{
T 56200 43900 5 10 0 0 0 0 1
net=SYNCout:1
T 55500 44300 5 10 0 0 0 0 1
device=none
T 56200 43800 5 10 1 1 0 1 1
value=SYNC
}
N 45300 45400 45300 48400 4
N 45300 48400 54100 48400 4
N 54100 45000 54100 48400 4
N 54100 45000 55300 45000 4
N 45500 45100 45500 48200 4
N 45500 48200 53900 48200 4
N 53900 44700 53900 48200 4
N 53900 44700 55300 44700 4
N 45700 44800 45700 48000 4
N 45700 48000 53700 48000 4
N 53700 44400 53700 48000 4
N 53700 44400 55300 44400 4
N 45900 42400 45900 47800 4
N 45900 47800 53500 47800 4
N 53500 44100 53500 47800 4
N 53500 44100 55300 44100 4
N 46100 42100 46100 41500 4
N 46100 41500 53500 41500 4
N 53500 41500 53500 43800 4
N 53500 43800 55300 43800 4
