5 10 101 3 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd static2.2.vcd -o static2.2.cdd -v static2.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" static2.2.v 1 22 1
2 1 8 120015 1 32 1004 0 0 1 1 VAL0
2 2 8 b000e 1 0 21004 0 0 1 16 0 0
2 3 8 b0015 1 8 1044 1 2 1 18 0 1 1 1 0 0
2 4 8 70007 0 1 1410 0 0 1 1 a
2 5 8 70015 2 35 6 3 4
2 6 9 120015 1 32 1008 0 0 1 1 VAL1
2 7 9 b000e 1 0 21004 0 0 1 16 0 0
2 8 9 b0015 1 8 1084 6 7 1 18 0 1 1 0 0 0
2 9 9 70007 0 1 1410 0 0 1 1 b
2 10 9 70015 2 35 6 8 9
2 11 10 120015 1 32 1004 0 0 1 1 VAL0
2 12 10 b000e 1 0 21008 0 0 1 16 1 0
2 13 10 b0015 1 8 1104 11 12 1 18 0 1 0 1 0 0
2 14 10 70007 0 1 1410 0 0 1 1 c
2 15 10 70015 2 35 6 13 14
2 16 11 120015 1 32 1008 0 0 1 1 VAL1
2 17 11 b000e 1 0 21008 0 0 1 16 1 0
2 18 11 b0015 1 8 1208 16 17 1 18 0 1 0 0 1 0
2 19 11 70007 0 1 1410 0 0 1 1 d
2 20 11 70015 2 35 a 18 19
1 VAL0 0 c0000 1 0 31 0 1 17 0 0 0 0 0
1 VAL1 0 c0000 1 0 31 0 1 17 1 0 0 0 0
1 a 6 60009 1 0 0 0 1 17 1 1 0 0 0
1 b 6 6000c 1 0 0 0 1 17 1 1 0 0 0
1 c 6 6000f 1 0 0 0 1 17 1 1 0 0 0
1 d 6 60012 1 0 0 0 1 17 1 1 0 0 0
4 5 f 5 5
4 10 f 10 10
4 15 f 15 15
4 20 f 20 20
3 1 main.$u0 "main.$u0" static2.2.v 0 20 1
