\documentclass[twoside]{book}

% Packages required by doxygen
\usepackage{fixltx2e}
\usepackage{calc}
\usepackage{doxygen}
\usepackage[export]{adjustbox} % also loads graphicx
\usepackage{graphicx}
\usepackage[utf8]{inputenc}
\usepackage{makeidx}
\usepackage{multicol}
\usepackage{multirow}
\PassOptionsToPackage{warn}{textcomp}
\usepackage{textcomp}
\usepackage[nointegrals]{wasysym}
\usepackage[table]{xcolor}

% Font selection
\usepackage[T1]{fontenc}
\usepackage[scaled=.90]{helvet}
\usepackage{courier}
\usepackage{amssymb}
\usepackage{sectsty}
\renewcommand{\familydefault}{\sfdefault}
\allsectionsfont{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\renewcommand{\DoxyLabelFont}{%
  \fontseries{bc}\selectfont%
  \color{darkgray}%
}
\newcommand{\+}{\discretionary{\mbox{\scriptsize$\hookleftarrow$}}{}{}}

% Page & text layout
\usepackage{geometry}
\geometry{%
  a4paper,%
  top=2.5cm,%
  bottom=2.5cm,%
  left=2.5cm,%
  right=2.5cm%
}
\tolerance=750
\hfuzz=15pt
\hbadness=750
\setlength{\emergencystretch}{15pt}
\setlength{\parindent}{0cm}
\setlength{\parskip}{3ex plus 2ex minus 2ex}
\makeatletter
\renewcommand{\paragraph}{%
  \@startsection{paragraph}{4}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@parafont%
  }%
}
\renewcommand{\subparagraph}{%
  \@startsection{subparagraph}{5}{0ex}{-1.0ex}{1.0ex}{%
    \normalfont\normalsize\bfseries\SS@subparafont%
  }%
}
\makeatother

% Headers & footers
\usepackage{fancyhdr}
\pagestyle{fancyplain}
\fancyhead[LE]{\fancyplain{}{\bfseries\thepage}}
\fancyhead[CE]{\fancyplain{}{}}
\fancyhead[RE]{\fancyplain{}{\bfseries\leftmark}}
\fancyhead[LO]{\fancyplain{}{\bfseries\rightmark}}
\fancyhead[CO]{\fancyplain{}{}}
\fancyhead[RO]{\fancyplain{}{\bfseries\thepage}}
\fancyfoot[LE]{\fancyplain{}{}}
\fancyfoot[CE]{\fancyplain{}{}}
\fancyfoot[RE]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[LO]{\fancyplain{}{\bfseries\scriptsize Generated by Doxygen }}
\fancyfoot[CO]{\fancyplain{}{}}
\fancyfoot[RO]{\fancyplain{}{}}
\renewcommand{\footrulewidth}{0.4pt}
\renewcommand{\chaptermark}[1]{%
  \markboth{#1}{}%
}
\renewcommand{\sectionmark}[1]{%
  \markright{\thesection\ #1}%
}

% Indices & bibliography
\usepackage{natbib}
\usepackage[titles]{tocloft}
\setcounter{tocdepth}{3}
\setcounter{secnumdepth}{5}
\makeindex

% Hyperlinks (required, but should be loaded last)
\usepackage{ifpdf}
\ifpdf
  \usepackage[pdftex,pagebackref=true]{hyperref}
\else
  \usepackage[ps2pdf,pagebackref=true]{hyperref}
\fi
\hypersetup{%
  colorlinks=true,%
  linkcolor=blue,%
  citecolor=blue,%
  unicode%
}

% Custom commands
\newcommand{\clearemptydoublepage}{%
  \newpage{\pagestyle{empty}\cleardoublepage}%
}

\usepackage{caption}
\captionsetup{labelsep=space,justification=centering,font={bf},singlelinecheck=off,skip=4pt,position=top}

%===== C O N T E N T S =====

\begin{document}

% Titlepage & ToC
\hypersetup{pageanchor=false,
             bookmarksnumbered=true,
             pdfencoding=unicode
            }
\pagenumbering{alph}
\begin{titlepage}
\vspace*{7cm}
\begin{center}%
{\Large Wire\+Cell\+Toolkit }\\
\vspace*{1cm}
{\large Generated by Doxygen 1.8.13}\\
\end{center}
\end{titlepage}
\clearemptydoublepage
\pagenumbering{roman}
\tableofcontents
\clearemptydoublepage
\pagenumbering{arabic}
\hypersetup{pageanchor=true}

%--- Begin generated contents ---
\chapter{Wire Cell Applications}
\label{md_apps__r_e_a_d_m_e}
\Hypertarget{md_apps__r_e_a_d_m_e}
\input{md_apps__r_e_a_d_m_e}
\chapter{Wire Cell Utilities}
\label{md_util__r_e_a_d_m_e}
\Hypertarget{md_util__r_e_a_d_m_e}
\input{md_util__r_e_a_d_m_e}
\chapter{Wire Cell Interfaces}
\label{md_iface__r_e_a_d_m_e}
\Hypertarget{md_iface__r_e_a_d_m_e}
\input{md_iface__r_e_a_d_m_e}
\chapter{Wire Cell Gen}
\label{md_gen__r_e_a_d_m_e}
\Hypertarget{md_gen__r_e_a_d_m_e}
\input{md_gen__r_e_a_d_m_e}
\chapter{Namespace Index}
\input{namespaces}
\chapter{Hierarchical Index}
\input{hierarchy}
\chapter{Class Index}
\input{annotated}
\chapter{File Index}
\input{files}
\chapter{Namespace Documentation}
\input{namespaceboost}
\input{namespacecnpy}
\input{namespacefmt}
\input{namespace_f_m_t___b_e_g_i_n___n_a_m_e_s_p_a_c_e}
\input{namespaceinstantiations}
\input{namespaceinternal}
\input{namespacespdlog}
\input{namespacespdlog_1_1details}
\input{namespacespdlog_1_1details_1_1fmt__helper}
\input{namespacespdlog_1_1details_1_1os}
\input{namespacespdlog_1_1level}
\input{namespacespdlog_1_1sinks}
\input{namespacestd}
\input{namespacewct}
\input{namespacewct_1_1sigproc}
\input{namespace_wire_cell}
\input{namespace_wire_cell_1_1_array}
\input{namespace_wire_cell_1_1_bits}
\input{namespace_wire_cell_1_1_factory}
\input{namespace_wire_cell_1_1_frame_tools}
\input{namespace_wire_cell_1_1_gen}
\input{namespace_wire_cell_1_1_gen_1_1_noise}
\input{namespace_wire_cell_1_1_img}
\input{namespace_wire_cell_1_1_img_1_1_data}
\input{namespace_wire_cell_1_1_log}
\input{namespace_wire_cell_1_1_persist}
\input{namespace_wire_cell_1_1_ray_grid}
\input{namespace_wire_cell_1_1_response}
\input{namespace_wire_cell_1_1_response_1_1_schema}
\input{namespace_wire_cell_1_1_ress}
\input{namespace_wire_cell_1_1_sig_proc}
\input{namespace_wire_cell_1_1_sig_proc_1_1_derivations}
\input{namespace_wire_cell_1_1_sig_proc_1_1_diagnostics}
\input{namespace_wire_cell_1_1_sig_proc_1_1_microboone}
\input{namespace_wire_cell_1_1_sig_proc_1_1_protodune}
\input{namespace_wire_cell_1_1_sio}
\input{namespace_wire_cell_1_1_string}
\input{namespace_wire_cell_1_1tagrules}
\input{namespace_wire_cell_1_1_testing}
\input{namespace_wire_cell_1_1units}
\input{namespace_wire_cell_1_1_waveform}
\input{namespace_wire_cell_1_1_wire_schema}
\input{namespace_wire_cell_apps}
\input{namespace_wire_cell_tbb}
\chapter{Class Documentation}
\input{classspdlog_1_1details_1_1_a__formatter}
\input{classspdlog_1_1details_1_1a__formatter}
\input{class_wire_cell_1_1_ray_grid_1_1_activity}
\input{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_a_d_c_bit_shift}
\input{classinternal_1_1add__thousands__sep}
\input{class_wire_cell_1_1_gen_1_1_add_noise}
\input{class_wire_cell_1_1_addresser}
\input{classspdlog_1_1details_1_1aggregate__formatter}
\input{structalign__spec}
\input{classspdlog_1_1sinks_1_1android__sink}
\input{struct_wire_cell_1_1_wire_schema_1_1_anode}
\input{class_wire_cell_1_1_gen_1_1_anode_face}
\input{class_wire_cell_1_1_gen_1_1_anode_plane}
\input{structinternal_1_1ansi__color__escape}
\input{classspdlog_1_1sinks_1_1ansicolor__sink}
\input{classinternal_1_1arg__converter}
\input{classarg__formatter}
\input{classinternal_1_1arg__formatter__base}
\input{structarg__join}
\input{classinternal_1_1arg__map}
\input{structinternal_1_1arg__ref}
\input{class_wire_cell_1_1_assertion_error}
\input{structspdlog_1_1async__factory__impl}
\input{classspdlog_1_1async__logger}
\input{structspdlog_1_1details_1_1async__msg}
\input{structinternal_1_1auto__id}
\input{classspdlog_1_1details_1_1b__formatter}
\input{classspdlog_1_1details_1_1_b__formatter}
\input{classback__insert__range}
\input{classspdlog_1_1sinks_1_1base__sink}
\input{classinternal_1_1basic__buffer}
\input{classbasic__cstring__view}
\input{structinternal_1_1basic__data}
\input{classspdlog_1_1sinks_1_1basic__file__sink}
\input{classbasic__format__arg}
\input{classbasic__format__args}
\input{classbasic__format__context}
\input{structbasic__format__specs}
\input{classbasic__memory__buffer}
\input{classbasic__parse__context}
\input{classbasic__printf__context}
\input{structbasic__printf__context__t}
\input{classbasic__string__view}
\input{classbasic__writer}
\input{class_wire_cell_1_1_sio_1_1_bee_depo_source}
\input{structbasic__writer_1_1int__writer_1_1bin__writer}
\input{class_wire_cell_1_1_gen_1_1_binned_diffusion}
\input{class_wire_cell_1_1_gen_1_1_binned_diffusion__transform}
\input{class_wire_cell_1_1_binning}
\input{class_wire_cell_1_1_gen_1_1_birks_recombination}
\input{class_wire_cell_1_1_gen_1_1_blip_source}
\input{class_wire_cell_1_1_ray_grid_1_1_blob}
\input{structblob__jsoner}
\input{class_wire_cell_1_1_img_1_1_blob_clustering}
\input{class_wire_cell_1_1_img_1_1_blob_grouping}
\input{struct_wire_cell_1_1_ray_grid_1_1blobref__hash}
\input{class_wire_cell_1_1_img_1_1_blob_reframer}
\input{class_wire_cell_1_1_img_1_1_blob_set_sync}
\input{class_wire_cell_1_1_img_1_1_blob_solving}
\input{class_wire_cell_1_1_bounding_box}
\input{class_wire_cell_1_1_gen_1_1_box_recombination}
\input{structbuffer__context}
\input{classbuffered__file}
\input{class_wire_cell_1_1_buffered_histogram2_d}
\input{classspdlog_1_1details_1_1bytes__range}
\input{classspdlog_1_1details_1_1_c__formatter}
\input{classspdlog_1_1details_1_1c__formatter}
\input{classspdlog_1_1details_1_1ch__formatter}
\input{structchannel__wire__collector__t}
\input{class_wire_cell_1_1_sig_proc_1_1_channel_selector}
\input{class_wire_cell_1_1_sig_proc_1_1_channel_splitter}
\input{struct_wire_cell_1_1_gen_1_1_static_channel_status_1_1_channel_status}
\input{classinternal_1_1char__converter}
\input{structinternal_1_1char__counter}
\input{structinternal_1_1arg__formatter__base_1_1char__spec__handler}
\input{classinternal_1_1char__specs__checker}
\input{structinternal_1_1char__t}
\input{structchar__t}
\input{structinternal_1_1char__traits}
\input{structinternal_1_1char__traits_3_01char_01_4}
\input{structinternal_1_1char__traits_3_01wchar__t_01_4}
\input{structinternal_1_1checked}
\input{structinternal_1_1checked__args}
\input{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_chirp}
\input{structinternal_1_1chrono__format__checker}
\input{structinternal_1_1chrono__formatter}
\input{classspdlog_1_1details_1_1circular__q}
\input{struct_wire_cell_1_1cluster__node__t}
\input{class_wire_cell_1_1_img_1_1_cluster_sink}
\input{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_coherent_noise_sub}
\input{class_wire_cell_1_1_response_1_1_cold_elec}
\input{classspdlog_1_1details_1_1color__start__formatter}
\input{classspdlog_1_1details_1_1color__stop__formatter}
\input{structinternal_1_1color__type}
\input{unioninternal_1_1color__type_1_1color__union}
\input{struct_wire_cell_1_1_compare_points}
\input{struct_wire_cell_1_1_sig_proc_1_1_compare_rois}
\input{structcompile__string}
\input{structinternal_1_1conditional__helper}
\input{class_wire_cell_apps_1_1_config_dumper}
\input{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_config_filter_base}
\input{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_config_filter_base}
\input{class_wire_cell_1_1_config_manager}
\input{structspdlog_1_1details_1_1console__mutex}
\input{structspdlog_1_1details_1_1console__nullmutex}
\input{structspdlog_1_1details_1_1console__stderr}
\input{structspdlog_1_1details_1_1console__stdout}
\input{classinternal_1_1container__buffer}
\input{class_wire_cell_1_1tagrules_1_1_context}
\input{classinternal_1_1context__base}
\input{structconvert__to__int}
\input{structconvert__to__int_3_01_t_00_01_char_00_01void_01_4}
\input{struct_wire_cell_1_1_ray_grid_1_1coordinate__t}
\input{class_wire_cell_1_1_ray_grid_1_1_coordinates}
\input{structcore__format__specs}
\input{classinternal_1_1counting__iterator}
\input{structinternal_1_1arg__formatter__base_1_1cstring__spec__handler}
\input{classinternal_1_1cstring__type__checker}
\input{classinternal_1_1custom__formatter}
\input{structinternal_1_1custom__value}
\input{class_wire_cell_1_1_d3_vector}
\input{classspdlog_1_1details_1_1d__formatter}
\input{classspdlog_1_1details_1_1_d__formatter}
\input{classspdlog_1_1sinks_1_1daily__file__sink}
\input{structspdlog_1_1sinks_1_1daily__filename__calculator}
\input{class_wire_cell_tbb_1_1_data_flow_graph}
\input{class_wire_cell_1_1_sig_proc_1_1_d_b_channel_selector}
\input{structbasic__writer_1_1int__writer_1_1dec__writer}
\input{struct_decay_time}
\input{classinternal_1_1decimal__formatter}
\input{classinternal_1_1decimal__formatter__null}
\input{class_wire_cell_1_1_gen_1_1_depo_bagger}
\input{class_wire_cell_1_1_gen_1_1_depo_chunker}
\input{class_wire_cell_1_1_gen_1_1_depo_fanout}
\input{class_wire_cell_1_1_gen_1_1_depo_framer}
\input{class_wire_cell_1_1_gen_1_1_depo_merger}
\input{class_wire_cell_1_1_depo_plane}
\input{class_wire_cell_1_1_gen_1_1_depo_plane_x}
\input{class_wire_cell_1_1_gen_1_1_depo_set_fanout}
\input{class_wire_cell_1_1_gen_1_1_depo_splat}
\input{class_wire_cell_1_1_gen_1_1_depo_transform}
\input{class_wire_cell_1_1_gen_1_1_depo_zipper}
\input{struct_wire_cell_1_1_wire_schema_1_1_detector}
\input{class_wire_cell_1_1_detsim}
\input{struct_wire_cell_1_1_dfp_graph}
\input{class_wire_cell_1_1_diffuser}
\input{class_wire_cell_1_1_diffusion}
\input{class_wire_cell_1_1_gen_1_1_digitizer}
\input{classspdlog_1_1sinks_1_1dist__sink}
\input{class_wire_cell_1_1_gen_1_1_drifter}
\input{class_wire_cell_1_1_drop_sink_proc}
\input{class_wire_cell_1_1_gen_1_1_ductor}
\input{structinternal_1_1dummy__int}
\input{structinternal_1_1dummy__string__view}
\input{class_wire_cell_1_1_dump_depos}
\input{class_wire_cell_1_1_gen_1_1_dump_frames}
\input{structinternal_1_1dynamic__format__specs}
\input{classdynamic__formatter}
\input{classinternal_1_1dynamic__specs__handler}
\input{classspdlog_1_1details_1_1e__formatter}
\input{classspdlog_1_1details_1_1_e__formatter}
\input{struct_wire_cell_1_1_dfp_graph_1_1_edge_property}
\input{class_wire_cell_1_1_gen_1_1_elec_response}
\input{class_electrons_adapter}
\input{class_wire_cell_1_1_gen_1_1_empirical_noise_model}
\input{classerror__code}
\input{structinternal_1_1error__handler}
\input{struct_wire_cell_1_1_exception}
\input{class_wire_cell_1_1_exec_mon}
\input{classspdlog_1_1details_1_1f__formatter}
\input{classspdlog_1_1details_1_1_f__formatter}
\input{struct_wire_cell_1_1_wire_schema_1_1_face}
\input{struct_wire_cell_1_1_factory_exception}
\input{struct_wire_cell_1_1_fanin}
\input{class_wire_cell_tbb_1_1_fanin_body}
\input{class_wire_cell_tbb_1_1_fanin_wrapper}
\input{class_wire_cell_1_1_fanout}
\input{class_wire_cell_1_1_sig_proc_1_1_field_response}
\input{struct_wire_cell_1_1_response_1_1_schema_1_1_field_response}
\input{classfile}
\input{classspdlog_1_1details_1_1file__helper}
\input{structinternal_1_1fill}
\input{class_wire_cell_1_1_filter_proc}
\input{classspdlog_1_1details_1_1flag__formatter}
\input{structfloat__spec__handler}
\input{classinternal_1_1float__type__checker}
\input{classformat__arg__store}
\input{structformat__args}
\input{structformat__args__t}
\input{structformat__context__t}
\input{classformat__error}
\input{structformat__handler}
\input{classformat__int}
\input{classinternal_1_1format__string__checker}
\input{structformat__to__n__args}
\input{structformat__to__n__context}
\input{structformat__to__n__result}
\input{structinternal_1_1format__type}
\input{classinternal_1_1formatbuf}
\input{structformatter}
\input{classspdlog_1_1formatter}
\input{structformatter_3_01arg__join_3_01_it_00_01_char_01_4_00_01_char_01_4}
\input{structformatter_3_01_range_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__range_338ef07b6d6c7537efaa2c888f2ea4c8d}
\input{structfmt_1_1formatter_3_01spdlog_1_1details_1_1bytes__range_3_01_t_01_4_01_4}
\input{structformatter_3_01std_1_1chrono_1_1duration_3_01_rep_00_01_period_01_4_00_01_char_01_4}
\input{structformatter_3_01std_1_1tm_00_01_char_01_4}
\input{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1format__typeef2b7d59b5441fbead72290e06693dea}
\input{structformatter_3_01_t_00_01_char_00_01typename_01std_1_1enable__if_3_01internal_1_1is__streamabdfe791f5d6e0a8acd43f884d0761b8af}
\input{structformatter_3_01_tuple_t_00_01_char_00_01typename_01std_1_1enable__if_3_01fmt_1_1is__tuple__a8a88f793f5f612c28a21643fc88182d}
\input{structbasic__format__context_1_1formatter__type}
\input{structbasic__printf__context_1_1formatter__type}
\input{structformatting__base}
\input{structformatting__range}
\input{structformatting__tuple}
\input{class_wire_cell_1_1_gen_1_1_fourdee}
\input{classinternal_1_1fp}
\input{class_wire_cell_1_1_gen_1_1_frame_fanin}
\input{class_wire_cell_1_1_gen_1_1_frame_fanout}
\input{class_wire_cell_1_1_sig_proc_1_1_frame_merger}
\input{class_wire_cell_1_1_sig_proc_1_1_frame_splitter}
\input{class_wire_cell_1_1_gen_1_1_frame_summer}
\input{classspdlog_1_1details_1_1full__formatter}
\input{structinternal_1_1function}
\input{class_wire_cell_tbb_1_1_function_body}
\input{class_wire_cell_1_1_function_node_proc}
\input{class_wire_cell_tbb_1_1_function_wrapper}
\input{struct_wire_cell_1_1_gen_1_1_gaus_desc}
\input{class_wire_cell_1_1_gen_1_1_gaussian_diffusion}
\input{structinternal_1_1gen__digits__params}
\input{class_wire_cell_1_1_response_1_1_generator}
\input{struct_wire_cell_1_1_generator_iter}
\input{class_wire_cell_1_1_gen_wire}
\input{structinternal_1_1get__type}
\input{class_wire_cell_1_1_img_1_1_grid_tiling}
\input{class_wire_cell_1_1_ray_grid_1_1_grouping}
\input{classspdlog_1_1details_1_1_h__formatter}
\input{classbasic__format__arg_1_1handle}
\input{structstd_1_1hash_3_01_wire_cell_1_1cluster__node__t_01_4}
\input{structstd_1_1hash_3_01_wire_cell_1_1_wire_plane_id_01_4}
\input{structbasic__writer_1_1int__writer_1_1hex__writer}
\input{class_wire_cell_1_1_sig_proc_1_1_hf_filter}
\input{class_wire_cell_1_1_response_1_1_hf_filter}
\input{classspdlog_1_1details_1_1_i__formatter}
\input{classspdlog_1_1details_1_1i__formatter}
\input{class_wire_cell_1_1_i_anode_face}
\input{class_wire_cell_1_1_i_anode_plane}
\input{class_wire_cell_1_1_i_application}
\input{class_wire_cell_1_1_i_blob}
\input{class_wire_cell_1_1_i_blob_set}
\input{class_wire_cell_1_1_i_blob_set_fanin}
\input{class_wire_cell_1_1_i_blob_set_fanout}
\input{class_wire_cell_1_1_i_blob_set_processor}
\input{class_wire_cell_1_1_i_blob_set_sink}
\input{class_wire_cell_1_1_i_channel}
\input{class_wire_cell_1_1_i_channel_filter}
\input{class_wire_cell_1_1_i_channel_noise_database}
\input{class_wire_cell_1_1_i_channel_response}
\input{class_wire_cell_1_1_i_channel_spectrum}
\input{class_wire_cell_1_1_i_channel_status}
\input{class_wire_cell_1_1_i_cluster}
\input{class_wire_cell_1_1_i_cluster_fanin}
\input{class_wire_cell_1_1_i_cluster_filter}
\input{class_wire_cell_1_1_i_cluster_framer}
\input{class_wire_cell_1_1_i_clustering}
\input{class_wire_cell_1_1_i_cluster_sink}
\input{class_wire_cell_1_1_i_component}
\input{class_wire_cell_1_1_i_configurable}
\input{structinternal_1_1id__adapter}
\input{class_wire_cell_1_1_i_data}
\input{class_wire_cell_1_1_i_data_flow_graph}
\input{class_wire_cell_1_1_i_deconvolution}
\input{class_wire_cell_1_1_i_depo}
\input{class_wire_cell_1_1_i_depo_collector}
\input{struct_wire_cell_1_1_i_depo_drift_compare}
\input{class_wire_cell_1_1_i_depo_fanout}
\input{class_wire_cell_1_1_i_depo_filter}
\input{class_wire_cell_1_1_i_depo_framer}
\input{class_wire_cell_1_1_i_depo_merger}
\input{class_wire_cell_1_1_i_depo_set}
\input{class_wire_cell_1_1_i_depo_set_fanout}
\input{class_wire_cell_1_1_i_depo_sink}
\input{class_wire_cell_1_1_i_depo_source}
\input{class_wire_cell_1_1_i_diffuser}
\input{class_wire_cell_1_1_i_diffusion}
\input{struct_wire_cell_1_1_i_diffusion_compare_lbegin}
\input{class_wire_cell_1_1_i_drifter}
\input{class_wire_cell_1_1_i_ductor}
\input{class_wire_cell_1_1_i_factory}
\input{class_wire_cell_1_1_i_fanin_node}
\input{class_wire_cell_1_1_i_fanin_node_base}
\input{class_wire_cell_1_1_i_fanout_node}
\input{class_wire_cell_1_1_i_fanout_node_base}
\input{class_wire_cell_1_1_i_field_response}
\input{class_wire_cell_1_1_i_filter_waveform}
\input{class_wire_cell_1_1_i_frame}
\input{class_wire_cell_1_1_i_frame_fanin}
\input{class_wire_cell_1_1_i_frame_fanout}
\input{class_wire_cell_1_1_i_frame_filter}
\input{class_wire_cell_1_1_i_frame_joiner}
\input{class_wire_cell_1_1_i_frame_sink}
\input{class_wire_cell_1_1_i_frame_slicer}
\input{class_wire_cell_1_1_i_frame_slices}
\input{class_wire_cell_1_1_i_frame_source}
\input{class_wire_cell_1_1_i_frame_splitter}
\input{class_wire_cell_1_1_i_function_node}
\input{class_wire_cell_1_1_i_function_node_base}
\input{class_wire_cell_1_1_i_hydra_node}
\input{class_wire_cell_1_1_i_hydra_node_base}
\input{class_wire_cell_1_1_i_impact_response}
\input{class_wire_cell_1_1_i_join_node}
\input{class_wire_cell_1_1_i_join_node_base}
\input{class_wire_cell_1_1_gen_1_1_impact_data}
\input{class_wire_cell_1_1_gen_1_1_impact_response}
\input{class_wire_cell_1_1_gen_1_1_impact_transform}
\input{class_wire_cell_1_1_gen_1_1_impact_zipper}
\input{class_wire_cell_1_1_i_named_factory}
\input{structstd_1_1index__sequence}
\input{class_wire_cell_1_1_indexed_graph}
\input{class_wire_cell_1_1_indexed_set}
\input{struct_wire_cell_1_1_index_error}
\input{structinternal_1_1init}
\input{class_wire_cell_1_1_i_node}
\input{structinternal_1_1int__checker}
\input{structinternal_1_1int__checker_3_01true_01_4}
\input{structinternal_1_1int__traits}
\input{classinternal_1_1int__type__checker}
\input{structinternal_1_1integer__sequence}
\input{class_wire_cell_1_1_interface}
\input{class_wire_cell_1_1_i_o_error}
\input{class_wire_cell_1_1_i_plane_impact_response}
\input{class_wire_cell_1_1_i_point_field_sink}
\input{class_wire_cell_1_1_i_processor}
\input{class_wire_cell_1_1_i_queuedout_node}
\input{class_wire_cell_1_1_i_queuedout_node_base}
\input{class_wire_cell_1_1_i_random}
\input{class_wire_cell_1_1_i_recombination_model}
\input{structis__compile__string}
\input{structis__constructible}
\input{structis__contiguous}
\input{structis__contiguous_3_01internal_1_1basic__buffer_3_01_char_01_4_01_4}
\input{structis__contiguous_3_01std_1_1basic__string_3_01_char_01_4_01_4}
\input{structinternal_1_1is__integer}
\input{classinternal_1_1is__like__std__string}
\input{structinternal_1_1is__like__std__string_3_01fmt_1_1basic__string__view_3_01_char_01_4_01_4}
\input{classinternal_1_1is__output__iterator}
\input{structis__range}
\input{structinternal_1_1is__range__}
\input{structinternal_1_1is__range___3_01_t_00_01typename_01std_1_1conditional_3_01false_00_01condition3cb3b849b8281fb701deab896849f46a}
\input{classinternal_1_1is__streamable}
\input{structinternal_1_1is__string}
\input{structinternal_1_1is__string_3_01const_01std_1_1_f_i_l_e_01_5_01_4}
\input{structinternal_1_1is__string_3_01std_1_1_f_i_l_e_01_5_01_4}
\input{structis__tuple__like}
\input{classinternal_1_1is__tuple__like__}
\input{classinternal_1_1is__zero__int}
\input{class_wire_cell_1_1_i_scalar_field_sink}
\input{class_wire_cell_1_1_i_sequence}
\input{class_wire_cell_1_1_i_sink_node}
\input{class_wire_cell_1_1_i_sink_node_base}
\input{class_wire_cell_1_1_i_slice}
\input{class_wire_cell_1_1_i_slice_fanout}
\input{class_wire_cell_1_1_i_slice_frame}
\input{class_wire_cell_1_1_i_slice_frame_sink}
\input{class_wire_cell_1_1_i_slice_striper}
\input{class_wire_cell_1_1_i_source_node}
\input{class_wire_cell_1_1_i_source_node_base}
\input{class_wire_cell_1_1_i_split_node}
\input{class_wire_cell_1_1_i_split_node_base}
\input{class_wire_cell_1_1_i_stripe}
\input{class_wire_cell_1_1_i_stripe_set}
\input{class_wire_cell_1_1_i_stripe_set_sink}
\input{structinternal_1_1it__category}
\input{structinternal_1_1it__category_3_01_t_01_5_01_4}
\input{structinternal_1_1it__category_3_01_t_00_01typename_01void___3_01typename_01_t_1_1iterator__category_01_4_1_1type_01_4}
\input{class_wire_cell_1_1_iterator}
\input{class_wire_cell_1_1_iterator_adapter}
\input{class_wire_cell_1_1_iterator_base}
\input{class_wire_cell_1_1_i_tiling}
\input{class_wire_cell_1_1_i_trace}
\input{class_wire_cell_1_1_i_waveform}
\input{class_wire_cell_1_1_i_wire}
\input{struct_wire_cell_1_1_i_wire_compare_ident}
\input{struct_wire_cell_1_1_i_wire_compare_index}
\input{struct_wire_cell_1_1_i_wire_compare_segment}
\input{class_wire_cell_1_1_i_wire_generator}
\input{class_wire_cell_1_1_i_wire_parameters}
\input{class_wire_cell_1_1_i_wire_plane}
\input{class_wire_cell_1_1_i_wire_schema}
\input{class_wire_cell_1_1_i_wire_source}
\input{class_wire_cell_1_1_i_wire_summarizer}
\input{class_wire_cell_1_1_i_wire_summary}
\input{class_wire_cell_tbb_1_1_join_body}
\input{class_wire_cell_tbb_1_1_join_wrapper}
\input{class_wire_cell_1_1_img_1_1_json_blob_set_sink}
\input{class_wire_cell_1_1_img_1_1_json_cluster_tap}
\input{class_wire_cell_1_1_sio_1_1_json_depo_source}
\input{class_sio_1_1_json_recombination_adaptor}
\input{struct_wire_cell_1_1_key_error}
\input{class_wire_cell_1_1_sig_proc_1_1_l1_s_p_filter}
\input{structlabel__writer__t}
\input{classspdlog_1_1details_1_1level__formatter}
\input{class_wire_cell_1_1_response_1_1_lf_filter}
\input{class_wire_cell_1_1_sig_proc_1_1_lf_filter}
\input{class_wire_cell_1_1linterp}
\input{classinternal_1_1locale__ref}
\input{structspdlog_1_1details_1_1log__msg}
\input{classspdlog_1_1logger}
\input{classspdlog_1_1details_1_1m__formatter}
\input{classspdlog_1_1details_1_1_m__formatter}
\input{class_wire_cell_1_1_main}
\input{structstd_1_1make__index__sequence}
\input{structstd_1_1make__index__sequence_3_010_00_01_is_8_8_8_01_4}
\input{structinternal_1_1make__integer__sequence}
\input{structinternal_1_1make__integer__sequence_3_01_t_00_010_00_01_ns_8_8_8_01_4}
\input{structinternal_1_1make__unsigned__or__bool}
\input{structinternal_1_1make__unsigned__or__bool_3_01bool_01_4}
\input{class_wire_cell_1_1_gen_1_1_mega_anode_plane}
\input{class_wire_cell_1_1_mem_usage}
\input{class_wire_cell_1_1_gen_1_1_mip_recombination}
\input{class_wire_cell_1_1_gen_1_1_misconfigure}
\input{structmonostate}
\input{classspdlog_1_1details_1_1mpmc__blocking__queue}
\input{class_wire_cell_1_1_gen_1_1_multi_ductor}
\input{class_wire_cell_1_1_img_1_1_naive_striper}
\input{classspdlog_1_1details_1_1name__formatter}
\input{structinternal_1_1named__arg}
\input{structinternal_1_1named__arg__base}
\input{class_wire_cell_1_1_named_factory}
\input{class_wire_cell_1_1_named_factory_registry}
\input{structinternal_1_1needs__conversion}
\input{structinternal_1_1no__formatter__error}
\input{structinternal_1_1no__thousands__sep}
\input{struct_wire_cell_1_1_ray_grid_1_1_solving_1_1node__t}
\input{struct_wire_cell_1_1_ray_grid_1_1_grouping_1_1node__t}
\input{class_wire_cell_apps_1_1_node_dumper}
\input{class_wire_cell_tbb_1_1_node_wrapper}
\input{class_noise_adder_proc}
\input{class_wire_cell_1_1_gen_1_1_noise_source}
\input{struct_wire_cell_1_1_gen_1_1_empirical_noise_model_1_1_noise_spectrum}
\input{class_wire_cell_1_1_sig_proc_1_1_nominal_channel_response}
\input{structcnpy_1_1_npy_array}
\input{structinternal_1_1null}
\input{structspdlog_1_1details_1_1null__atomic__int}
\input{structspdlog_1_1details_1_1null__mutex}
\input{classspdlog_1_1sinks_1_1null__sink}
\input{classinternal_1_1null__terminating__iterator}
\input{structbasic__writer_1_1int__writer_1_1num__writer}
\input{classstd_1_1numeric__limits_3_01fmt_1_1internal_1_1dummy__int_01_4}
\input{class_wire_cell_1_1_sio_1_1_numpy_depo_saver}
\input{class_wire_cell_1_1_sio_1_1_numpy_frame_saver}
\input{class_wire_cell_1_1_object_array2d}
\input{class_wire_cell_1_1_sig_proc_1_1_omnibus}
\input{class_wire_cell_1_1_sig_proc_1_1_omnibus_noise_filter}
\input{class_wire_cell_1_1_sig_proc_1_1_omnibus_p_m_t_noise_filter}
\input{class_wire_cell_1_1_sig_proc_1_1_omnibus_sig_proc}
\input{class_wire_cell_1_1_sig_proc_1_1_omni_channel_noise_d_b}
\input{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_one_channel_noise}
\input{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_noise}
\input{class_wire_cell_1_1_sig_proc_1_1_microboone_1_1_one_channel_status}
\input{classspdlog_1_1sinks_1_1ostream__sink}
\input{classoutput__range}
\input{classspdlog_1_1details_1_1p__formatter}
\input{structspdlog_1_1details_1_1padding__info}
\input{struct_wire_cell_1_1_ress_1_1_params}
\input{class_wire_cell_1_1_persist_1_1_parser}
\input{class_wire_cell_1_1_sig_proc_1_1_diagnostics_1_1_partial}
\input{struct_wire_cell_1_1_response_1_1_schema_1_1_path_response}
\input{classspdlog_1_1pattern__formatter}
\input{struct_pdf}
\input{class_wire_cell_1_1_sig_proc_1_1_peak_finding}
\input{class_wire_cell_1_1_sig_proc_1_1_per_channel_response}
\input{class_wire_cell_1_1_gen_1_1_per_channel_variation}
\input{classspdlog_1_1details_1_1periodic__worker}
\input{classspdlog_1_1details_1_1pid__formatter}
\input{class_wire_cell_1_1_pimpos}
\input{struct_wire_cell_1_1_wire_schema_1_1_plane}
\input{class_wire_cell_1_1_plane_diffuser}
\input{class_wire_cell_1_1_gen_1_1_plane_impact_response}
\input{struct_wire_cell_1_1_response_1_1_schema_1_1_plane_response}
\input{class_wire_cell_1_1_plugin}
\input{class_wire_cell_1_1_plugin_manager}
\input{class_wire_cell_1_1_sig_proc_1_1_p_m_t_noise_r_o_i}
\input{class_point_adapter}
\input{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_point_maker}
\input{structinternal_1_1precision__adapter}
\input{classinternal_1_1precision__checker}
\input{structinternal_1_1prettify__handler}
\input{classprintf__arg__formatter}
\input{structprintf__formatter}
\input{classinternal_1_1printf__precision__handler}
\input{classinternal_1_1printf__width__handler}
\input{class_wire_cell_1_1_proc}
\input{class_wire_cell_1_1_quantity}
\input{class_wire_cell_1_1_queued_node_proc}
\input{class_wire_cell_tbb_1_1_queuedout_body}
\input{class_wire_cell_tbb_1_1_queuedout_wrapper}
\input{classspdlog_1_1details_1_1_r__formatter}
\input{classspdlog_1_1details_1_1r__formatter}
\input{class_wire_cell_1_1_gen_1_1_random}
\input{struct_wire_cell_1_1_random_iter}
\input{class_random_t}
\input{struct_wire_cell_1_1_range_feed}
\input{class_wire_cell_1_1_gen_1_1_r_c_response}
\input{class_wire_cell_1_1_gen_1_1_reframer}
\input{classspdlog_1_1details_1_1registry}
\input{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_rel_gain_calib}
\input{class_wire_cell_1_1_gen_1_1_response_sys}
\input{structinternal_1_1function_1_1result}
\input{structinternal_1_1result__of}
\input{structinternal_1_1result__of_3_01_f_07_args_8_8_8_08_4}
\input{class_wire_cell_1_1_gen_1_1_retagger}
\input{struct_return_bool}
\input{struct_return_value}
\input{structrgb}
\input{class_wire_cell_1_1_sig_proc_1_1_r_o_i__formation}
\input{class_wire_cell_1_1_sig_proc_1_1_r_o_i__refinement}
\input{classspdlog_1_1sinks_1_1rotating__file__sink}
\input{class_wire_cell_1_1_runtime_error}
\input{classspdlog_1_1details_1_1_s__formatter}
\input{struct_wire_cell_1_1_gen_1_1_blip_source_1_1_scalar_maker}
\input{classspdlog_1_1details_1_1scoped__pad}
\input{class_wire_cell_1_1_sequence_adapter}
\input{struct_wire_cell_1_1shared__queued}
\input{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4}
\input{classspdlog_1_1details_1_1short__level__formatter}
\input{class_wire_cell_1_1_shunt_proc}
\input{class_wire_cell_1_1_sig_proc_1_1_signal_r_o_i}
\input{class_wire_cell_1_1_sig_slot_sink_source_adapter}
\input{class_wire_cell_1_1_gen_1_1_silent_noise}
\input{class_wire_cell_1_1_simple_blob}
\input{class_wire_cell_1_1_simple_blob_set}
\input{class_wire_cell_1_1_simple_channel}
\input{class_wire_cell_1_1_sig_proc_1_1_simple_channel_noise_d_b}
\input{class_wire_cell_1_1_simple_cluster}
\input{class_wire_cell_1_1_simple_depo}
\input{class_wire_cell_1_1_simple_depo_set}
\input{class_wire_cell_1_1_simple_frame}
\input{class_wire_cell_1_1_response_1_1_simple_r_c}
\input{class_wire_cell_1_1_simple_trace}
\input{class_wire_cell_1_1_simple_wire}
\input{class_wire_cell_1_1_singleton}
\input{classspdlog_1_1sinks_1_1sink}
\input{class_wire_cell_tbb_1_1_sink_body}
\input{class_wire_cell_1_1_sink_node_proc}
\input{class_wire_cell_tbb_1_1_sink_node_wrapper}
\input{class_wire_cell_1_1_sink_proc}
\input{class_wire_cell_1_1_img_1_1_data_1_1_slice}
\input{class_wire_cell_1_1_img_1_1_slice_fanout}
\input{class_wire_cell_1_1_img_1_1_data_1_1_slice_frame}
\input{class_wire_cell_1_1_img_1_1_slices_sink}
\input{class_wire_cell_1_1_ray_grid_1_1_solving}
\input{struct_sort_by_index}
\input{classspdlog_1_1details_1_1source__filename__formatter}
\input{classspdlog_1_1details_1_1source__funcname__formatter}
\input{classspdlog_1_1details_1_1source__linenum__formatter}
\input{structspdlog_1_1source__loc}
\input{classspdlog_1_1details_1_1source__location__formatter}
\input{class_wire_cell_tbb_1_1_source_body}
\input{class_wire_cell_1_1_source_node_proc}
\input{class_wire_cell_tbb_1_1_source_node_wrapper}
\input{class_wire_cell_1_1_source_proc}
\input{classspdlog_1_1spdlog__ex}
\input{classinternal_1_1specs__checker}
\input{classinternal_1_1specs__handler}
\input{classinternal_1_1specs__setter}
\input{class_wire_cell_1_1_gen_1_1_static_channel_status}
\input{classspdlog_1_1sinks_1_1stdout__sink}
\input{class_step_adapter}
\input{class_wire_cell_1_1_sig_proc_1_1_protodune_1_1_sticky_code_mitig}
\input{class_wire_cell_1_1_wire_schema_1_1_store}
\input{struct_wire_cell_1_1_wire_schema_1_1_store_d_b}
\input{structinternal_1_1string__value}
\input{struct_wire_cell_1_1_ray_grid_1_1_strip}
\input{class_wire_cell_1_1_img_1_1_data_1_1_stripe}
\input{class_wire_cell_1_1_img_1_1_data_1_1_stripe_set}
\input{class_wire_cell_1_1_img_1_1_stripes_sink}
\input{class_wire_cell_1_1_img_1_1_sum_slice_base}
\input{class_wire_cell_1_1_img_1_1_sum_slicer}
\input{class_wire_cell_1_1_img_1_1_sum_slices}
\input{structspdlog_1_1synchronous__factory}
\input{classspdlog_1_1sinks_1_1syslog__sink}
\input{class_wire_cell_1_1_response_1_1_sys_resp}
\input{classsystem__error}
\input{classspdlog_1_1details_1_1t__formatter}
\input{classspdlog_1_1details_1_1_t__formatter}
\input{class_wire_cell_tbb_1_1_tbb_flow}
\input{structinternal_1_1test__stream}
\input{classtext__style}
\input{classspdlog_1_1details_1_1thread__pool}
\input{class_wire_cell_1_1_ray_grid_1_1_tiling}
\input{class_wire_cell_1_1_gen_1_1_time_gated_depos}
\input{class_wire_cell_1_1_time_keeper}
\input{class_wire_cell_1_1_gen_1_1_track_depos}
\input{class_wire_cell_1_1_gen_1_1_transported_depo}
\input{classinternal_1_1truncating__iterator}
\input{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1false__type_01_4}
\input{classinternal_1_1truncating__iterator_3_01_output_it_00_01std_1_1true__type_01_4}
\input{classinternal_1_1truncating__iterator__base}
\input{class_wire_cell_1_1_gen_1_1_truth_smearer}
\input{class_wire_cell_1_1_gen_1_1_truth_trace_i_d}
\input{struct_wire_cell_1_1tuple__helper}
\input{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4}
\input{struct_wire_cell_1_1type__repeater}
\input{struct_wire_cell_1_1type__repeater_3_010_00_01_t_01_4}
\input{classu8string__view}
\input{struct_uniform_box}
\input{classspdlog_1_1details_1_1v__formatter}
\input{classinternal_1_1value}
\input{struct_wire_cell_1_1_value_error}
\input{struct_wire_cell_1_1_dfp_graph_1_1_vertex_property}
\input{structinternal_1_1void__}
\input{structwformat__args}
\input{structinternal_1_1width__adapter}
\input{classinternal_1_1width__checker}
\input{classspdlog_1_1sinks_1_1wincolor__sink}
\input{struct_wire_cell_1_1_wire_schema_1_1_wire}
\input{class_wire_cell_1_1_gen_1_1_wire_bounded_depos}
\input{struct_wirebounds}
\input{class_wire_cell_1_1_wire_generator}
\input{class_wire_cell_1_1_wire_params}
\input{class_wire_cell_1_1_gen_1_1_wire_plane}
\input{struct_wire_plane_cache}
\input{class_wire_cell_1_1_wire_plane_id}
\input{struct_wire_cell_1_1_wire_plane_selector}
\input{class_wire_cell_1_1_gen_1_1_wire_schema_file}
\input{class_wire_cell_1_1_wire_source}
\input{class_wire_cell_1_1_wire_summarizer}
\input{class_wire_cell_1_1_wire_summary}
\input{struct_wire_summary_1_1_wire_summary_cache}
\input{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped}
\input{struct_wire_cell_1_1tuple__helper_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_const}
\input{struct_wire_cell_1_1shared__queued_3_01_t_3_01_types_8_8_8_01_4_01_4_1_1_wrapped_shared}
\input{class_wire_cell_tbb_1_1_wrapper_factory}
\input{struct_wire_cell_tbb_1_1_wrapper_maker}
\input{struct_wire_cell_tbb_1_1_wrapper_maker_t}
\input{classspdlog_1_1details_1_1_y__formatter}
\input{classspdlog_1_1details_1_1z__formatter}
\input{class_wire_cell_1_1_z_s_ended_trace}
\chapter{File Documentation}
\input{wcsonnet_8cxx}
\input{wire-cell_8cxx}
\input{_config_dumper_8h}
\input{_main_8h}
\input{_node_dumper_8h}
\input{apps_2_r_e_a_d_m_e_8md}
\input{util_2_r_e_a_d_m_e_8md}
\input{iface_2_r_e_a_d_m_e_8md}
\input{gen_2_r_e_a_d_m_e_8md}
\input{_config_dumper_8cxx}
\input{_main_8cxx}
\input{_node_dumper_8cxx}
\input{_add_noise_8h}
\input{_anode_face_8h}
\input{_anode_plane_8h}
\input{_binned_diffusion_8h}
\input{_binned_diffusion__transform_8h}
\input{_blip_source_8h}
\input{_depo_bagger_8h}
\input{_depo_chunker_8h}
\input{_depo_fanout_8h}
\input{_depo_framer_8h}
\input{_depo_merger_8h}
\input{_depo_plane_8h}
\input{_depo_plane_x_8h}
\input{_depo_set_fanout_8h}
\input{_depo_splat_8h}
\input{_depo_transform_8h}
\input{_depo_zipper_8h}
\input{_detsim_8h}
\input{_diffuser_8h}
\input{_diffusion_8h}
\input{_digitizer_8h}
\input{_drifter_8h}
\input{_ductor_8h}
\input{_dump_depos_8h}
\input{_dump_frames_8h}
\input{_elec_response_8h}
\input{_empirical_noise_model_8h}
\input{_fourdee_8h}
\input{_frame_fanin_8h}
\input{_frame_fanout_8h}
\input{_frame_summer_8h}
\input{_frame_util_8h}
\input{_gaussian_diffusion_8h}
\input{_gen_pipeline_8h}
\input{_impact_data_8h}
\input{_impact_transform_8h}
\input{_impact_zipper_8h}
\input{_mega_anode_plane_8h}
\input{_misconfigure_8h}
\input{_multi_ductor_8h}
\input{_noise_source_8h}
\input{_per_channel_variation_8h}
\input{_plane_diffuser_8h}
\input{_plane_impact_response_8h}
\input{_random_8h}
\input{_r_c_response_8h}
\input{_recombination_models_8h}
\input{_reframer_8h}
\input{_response_sys_8h}
\input{_retagger_8h}
\input{_silent_noise_8h}
\input{_static_channel_status_8h}
\input{_time_gated_depos_8h}
\input{_track_depos_8h}
\input{_transported_depo_8h}
\input{_truth_smearer_8h}
\input{_truth_trace_i_d_8h}
\input{_wire_bounded_depos_8h}
\input{_wire_generator_8h}
\input{_wire_params_8h}
\input{_wire_plane_8h}
\input{_wire_schema_file_8h}
\input{_wire_source_8h}
\input{_wire_summarizer_8h}
\input{_wire_summary_8h}
\input{_z_s_ended_trace_8h}
\input{_add_noise_8cxx}
\input{_anode_face_8cxx}
\input{_anode_plane_8cxx}
\input{_binned_diffusion_8cxx}
\input{_binned_diffusion__transform_8cxx}
\input{_blip_source_8cxx}
\input{_depo_bagger_8cxx}
\input{_depo_chunker_8cxx}
\input{_depo_fanout_8cxx}
\input{_depo_framer_8cxx}
\input{_depo_merger_8cxx}
\input{_depo_plane_x_8cxx}
\input{_depo_set_fanout_8cxx}
\input{_depo_splat_8cxx}
\input{_depo_transform_8cxx}
\input{_depo_zipper_8cxx}
\input{_diffuser_8cxx}
\input{_diffusion_8cxx}
\input{_digitizer_8cxx}
\input{_drifter_8cxx}
\input{_ductor_8cxx}
\input{_dump_depos_8cxx}
\input{_dump_frames_8cxx}
\input{_elec_response_8cxx}
\input{_empirical_noise_model_8cxx}
\input{_fourdee_8cxx}
\input{_frame_fanin_8cxx}
\input{_frame_fanout_8cxx}
\input{_frame_summer_8cxx}
\input{_frame_util_8cxx}
\input{_gaussian_diffusion_8cxx}
\input{_impact_data_8cxx}
\input{_impact_transform_8cxx}
\input{_impact_zipper_8cxx}
\input{_mega_anode_plane_8cxx}
\input{_misconfigure_8cxx}
\input{_multi_ductor_8cxx}
\input{_noise_8cxx}
\input{_noise_8h}
\input{_noise_source_8cxx}
\input{_per_channel_variation_8cxx}
\input{_plane_impact_response_8cxx}
\input{_random_8cxx}
\input{_r_c_response_8cxx}
\input{_recombination_models_8cxx}
\input{_reframer_8cxx}
\input{_response_sys_8cxx}
\input{_retagger_8cxx}
\input{_silent_noise_8cxx}
\input{_static_channel_status_8cxx}
\input{_time_gated_depos_8cxx}
\input{_track_depos_8cxx}
\input{_truth_smearer_8cxx}
\input{_truth_trace_i_d_8cxx}
\input{_wire_bounded_depos_8cxx}
\input{_wire_generator_8cxx}
\input{_wire_params_8cxx}
\input{_wire_plane_8cxx}
\input{_wire_schema_file_8cxx}
\input{_wire_source_8cxx}
\input{_wire_summarizer_8cxx}
\input{_wire_summary_8cxx}
\input{_z_s_ended_trace_8cxx}
\input{_frame_tools_8h}
\input{_i_anode_face_8h}
\input{_i_anode_plane_8h}
\input{_i_application_8h}
\input{_i_blob_8h}
\input{_i_blob_set_8h}
\input{_i_blob_set_fanin_8h}
\input{_i_blob_set_fanout_8h}
\input{_i_blob_set_processor_8h}
\input{_i_blob_set_sink_8h}
\input{_i_channel_8h}
\input{_i_channel_filter_8h}
\input{_i_channel_noise_database_8h}
\input{_i_channel_response_8h}
\input{_i_channel_spectrum_8h}
\input{_i_channel_status_8h}
\input{_i_cluster_8h}
\input{_i_cluster_fanin_8h}
\input{_i_cluster_filter_8h}
\input{_i_cluster_framer_8h}
\input{_i_clustering_8h}
\input{_i_cluster_sink_8h}
\input{_i_configurable_8h}
\input{_i_data_8h}
\input{_i_data_flow_graph_8h}
\input{_i_deconvolution_8h}
\input{_i_depo_8h}
\input{_i_depo_collector_8h}
\input{_i_depo_fanout_8h}
\input{_i_depo_filter_8h}
\input{_i_depo_framer_8h}
\input{_i_depo_merger_8h}
\input{_i_depo_set_8h}
\input{_i_depo_set_fanout_8h}
\input{_i_depo_sink_8h}
\input{_i_depo_source_8h}
\input{_i_diffuser_8h}
\input{_i_diffusion_8h}
\input{_i_drifter_8h}
\input{_i_ductor_8h}
\input{_i_fanin_node_8h}
\input{_i_fanout_node_8h}
\input{_i_field_response_8h}
\input{_i_filter_waveform_8h}
\input{_i_frame_8h}
\input{_i_frame_fanin_8h}
\input{_i_frame_fanout_8h}
\input{_i_frame_filter_8h}
\input{_i_frame_joiner_8h}
\input{_i_frame_sink_8h}
\input{_i_frame_slicer_8h}
\input{_i_frame_slices_8h}
\input{_i_frame_source_8h}
\input{_i_frame_splitter_8h}
\input{_i_function_node_8h}
\input{_i_hydra_node_8h}
\input{_i_join_node_8h}
\input{_i_node_8h}
\input{_i_plane_impact_response_8h}
\input{_i_point_field_sink_8h}
\input{_i_processor_8h}
\input{_i_queuedout_node_8h}
\input{_i_random_8h}
\input{_i_recombination_model_8h}
\input{_i_scalar_field_sink_8h}
\input{_i_sequence_8h}
\input{_i_sink_node_8h}
\input{_i_slice_8h}
\input{_i_slice_fanout_8h}
\input{_i_slice_frame_8h}
\input{_i_slice_frame_sink_8h}
\input{_i_slice_striper_8h}
\input{_i_source_node_8h}
\input{_i_split_node_8h}
\input{_i_stripe_8h}
\input{_i_stripe_set_8h}
\input{_i_tiling_8h}
\input{_i_trace_8h}
\input{_i_waveform_8h}
\input{_i_wire_8h}
\input{_i_wire_generator_8h}
\input{_i_wire_parameters_8h}
\input{_i_wire_plane_8h}
\input{_i_wire_schema_8h}
\input{_i_wire_selectors_8h}
\input{_i_wire_source_8h}
\input{_i_wire_summarizer_8h}
\input{_i_wire_summary_8h}
\input{_simple_blob_8h}
\input{_simple_channel_8h}
\input{_simple_cluster_8h}
\input{_simple_depo_8h}
\input{_simple_depo_set_8h}
\input{_simple_frame_8h}
\input{_simple_trace_8h}
\input{_simple_wire_8h}
\input{_wire_plane_id_8h}
\input{_frame_tools_8cxx}
\input{_i_blob_set_8cxx}
\input{_i_channel_8cxx}
\input{_i_depo_8cxx}
\input{_iface_desctructors_8cxx}
\input{_i_wire_8cxx}
\input{_i_wire_plane_8cxx}
\input{_i_wire_selectors_8cxx}
\input{_simple_channel_8cxx}
\input{_simple_depo_8cxx}
\input{_simple_frame_8cxx}
\input{_simple_trace_8cxx}
\input{_wire_plane_id_8cxx}
\input{_blob_clustering_8h}
\input{_blob_grouping_8h}
\input{_blob_reframer_8h}
\input{_blob_set_sync_8h}
\input{_blob_solving_8h}
\input{_cluster_sink_8h}
\input{_grid_tiling_8h}
\input{_img_data_8h}
\input{_json_blob_set_sink_8h}
\input{_json_cluster_tap_8h}
\input{_naive_striper_8h}
\input{_slice_fanout_8h}
\input{_slices_sink_8h}
\input{_stripes_sink_8h}
\input{_sum_slice_8h}
\input{_blob_clustering_8cxx}
\input{_blob_grouping_8cxx}
\input{_blob_reframer_8cxx}
\input{_blob_set_sync_8cxx}
\input{_blob_solving_8cxx}
\input{_cluster_sink_8cxx}
\input{_grid_tiling_8cxx}
\input{_img_data_8cxx}
\input{_json_blob_set_sink_8cxx}
\input{_json_cluster_tap_8cxx}
\input{_naive_striper_8cxx}
\input{_slice_fanout_8cxx}
\input{_slices_sink_8cxx}
\input{_stripes_sink_8cxx}
\input{_sum_slice_8cxx}
\input{_r_e_a_d_m_e_8org}
\input{_channel_selector_8h}
\input{_channel_splitter_8h}
\input{_d_b_channel_selector_8h}
\input{_derivations_8h}
\input{_diagnostics_8h}
\input{_field_response_8h}
\input{_frame_merger_8h}
\input{_frame_splitter_8h}
\input{_hf_filter_8h}
\input{_l1_s_p_filter_8h}
\input{_lf_filter_8h}
\input{_microboone_8h}
\input{_nominal_channel_response_8h}
\input{_omnibus_8h}
\input{_omnibus_noise_filter_8h}
\input{_omnibus_p_m_t_noise_filter_8h}
\input{_omnibus_sig_proc_8h}
\input{_omni_channel_noise_d_b_8h}
\input{_per_channel_response_8h}
\input{_protodune_8h}
\input{_simple_channel_noise_d_b_8h}
\input{_channel_selector_8cxx}
\input{_channel_splitter_8cxx}
\input{_d_b_channel_selector_8cxx}
\input{_derivations_8cxx}
\input{_diagnostics_8cxx}
\input{_field_response_8cxx}
\input{_frame_merger_8cxx}
\input{_frame_splitter_8cxx}
\input{_frame_utils_8cxx}
\input{_frame_utils_8h}
\input{_hf_filter_8cxx}
\input{_l1_s_p_filter_8cxx}
\input{_lf_filter_8cxx}
\input{_microboone_8cxx}
\input{_nominal_channel_response_8cxx}
\input{_omnibus_8cxx}
\input{_omnibus_noise_filter_8cxx}
\input{_omnibus_p_m_t_noise_filter_8cxx}
\input{_omnibus_sig_proc_8cxx}
\input{_omni_channel_noise_d_b_8cxx}
\input{_peak_finding_8cxx}
\input{_peak_finding_8h}
\input{_per_channel_response_8cxx}
\input{_p_m_t_noise_r_o_i_8cxx}
\input{_p_m_t_noise_r_o_i_8h}
\input{_protodune_8cxx}
\input{_r_o_i__formation_8cxx}
\input{_r_o_i__formation_8h}
\input{_r_o_i__refinement_8cxx}
\input{_r_o_i__refinement_8h}
\input{_signal_r_o_i_8cxx}
\input{_signal_r_o_i_8h}
\input{_simple_channel_noise_d_b_8cxx}
\input{_bee_depo_source_8h}
\input{_json_depo_source_8h}
\input{_numpy_depo_saver_8h}
\input{_numpy_frame_saver_8h}
\input{_bee_depo_source_8cxx}
\input{_json_depo_source_8cxx}
\input{_numpy_depo_saver_8cxx}
\input{_numpy_frame_saver_8cxx}
\input{_data_flow_graph_8h}
\input{_fanin_cat_8h}
\input{_function_cat_8h}
\input{_join_cat_8h}
\input{_node_wrapper_8h}
\input{_queuedout_cat_8h}
\input{_sink_cat_8h}
\input{_source_cat_8h}
\input{_tbb_flow_8h}
\input{_wrapper_factory_8h}
\input{_data_flow_graph_8cxx}
\input{_node_wrapper_8cxx}
\input{_tbb_flow_8cxx}
\input{_wrapper_factory_8cxx}
\input{async_8h}
\input{async__logger_8h}
\input{common_8h}
\input{async__logger__impl_8h}
\input{circular__q_8h}
\input{console__globals_8h}
\input{file__helper_8h}
\input{fmt__helper_8h}
\input{log__msg_8h}
\input{logger__impl_8h}
\input{mpmc__blocking__q_8h}
\input{null__mutex_8h}
\input{os_8h}
\input{pattern__formatter_8h}
\input{periodic__worker_8h}
\input{registry_8h}
\input{thread__pool_8h}
\input{bin__to__hex_8h}
\input{chrono_8h}
\input{color_8h}
\input{core_8h}
\input{format-inl_8h}
\input{format_8h}
\input{locale_8h}
\input{ostream_8h}
\input{posix_8h}
\input{printf_8h}
\input{ranges_8h}
\input{time_8h}
\input{fmt_8h}
\input{ostr_8h}
\input{formatter_8h}
\input{logger_8h}
\input{android__sink_8h}
\input{ansicolor__sink_8h}
\input{base__sink_8h}
\input{basic__file__sink_8h}
\input{daily__file__sink_8h}
\input{dist__sink_8h}
\input{msvc__sink_8h}
\input{null__sink_8h}
\input{ostream__sink_8h}
\input{rotating__file__sink_8h}
\input{sink_8h}
\input{stdout__color__sinks_8h}
\input{stdout__sinks_8h}
\input{syslog__sink_8h}
\input{wincolor__sink_8h}
\input{spdlog_8h}
\input{tweakme_8h}
\input{version_8h}
\input{_array_8h}
\input{_binning_8h}
\input{_bits_8h}
\input{_bounding_box_8h}
\input{_buffered_histogram2_d_8h}
\input{cnpy_8h}
\input{_config_manager_8h}
\input{_configuration_8h}
\input{_d3_vector_8h}
\input{_dfp_graph_8h}
\input{_exceptions_8h}
\input{_exec_mon_8h}
\input{_faninout_8h}
\input{_f_f_t_best_length_8h}
\input{_generator_iter_8h}
\input{_i_component_8h}
\input{_i_factory_8h}
\input{_indexed_graph_8h}
\input{_indexed_set_8h}
\input{_interface_8h}
\input{_interpolate_8h}
\input{_intersection_8h}
\input{_iterator_8h}
\input{_iterator_base_8h}
\input{_logging_8h}
\input{_mem_usage_8h}
\input{_named_factory_8h}
\input{_object_array2d_8h}
\input{_persist_8h}
\input{_pimpos_8h}
\input{_plugin_manager_8h}
\input{_point_8h}
\input{_quantity_8h}
\input{_random_iter_8h}
\input{_range_feed_8h}
\input{_ray_clustering_8h}
\input{_ray_grid_8h}
\input{_ray_solving_8h}
\input{_ray_tiling_8h}
\input{_response_8h}
\input{_ress_8h}
\input{_singleton_8h}
\input{_s_s_s_s_adapter_8h}
\input{_string_8h}
\input{_tag_rules_8h}
\input{_testing_8h}
\input{_time_keeper_8h}
\input{_tuple_helpers_8h}
\input{_type_8h}
\input{_units_8h}
\input{_waveform_8h}
\input{_wire_schema_8h}
\input{_array_8cxx}
\input{_bits_8cxx}
\input{_bounding_box_8cxx}
\input{_buffered_histogram2_d_8cxx}
\input{cnpy_8cxx}
\input{_config_manager_8cxx}
\input{_configuration_8cxx}
\input{_dfp_graph_8cxx}
\input{_exec_mon_8cxx}
\input{_f_f_t_best_length_8cxx}
\input{_intersection_8cxx}
\input{_logging_8cxx}
\input{_mem_usage_8cxx}
\input{_persist_8cxx}
\input{_pimpos_8cxx}
\input{_plugin_manager_8cxx}
\input{_point_8cxx}
\input{_ray_clustering_8cxx}
\input{_ray_grid_8cxx}
\input{_ray_solving_8cxx}
\input{_ray_tiling_8cxx}
\input{_response_8cxx}
\input{_ress_8cxx}
\input{_string_8cxx}
\input{_tag_rules_8cxx}
\input{_testing_8cxx}
\input{_time_keeper_8cxx}
\input{_type_8cxx}
\input{_waveform_8cxx}
\input{_wire_cell_util_8cxx}
\input{_wire_schema_8cxx}
%--- End generated contents ---

% Index
\backmatter
\newpage
\phantomsection
\clearemptydoublepage
\addcontentsline{toc}{chapter}{Index}
\printindex

\end{document}
