# Reading pref.tcl
# do Sequence_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Lab/Lab_8_sequence_generator/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:23 on Jul 16,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_8_sequence_generator/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 22:11:23 on Jul 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/Lab_8_sequence_generator/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:23 on Jul 16,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_8_sequence_generator/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 22:11:23 on Jul 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/Lab_8_sequence_generator/Flipflops.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:23 on Jul 16,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_8_sequence_generator/Flipflops.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Flipflops
# -- Compiling entity dff_set
# -- Compiling architecture behav of dff_set
# -- Compiling entity dff_reset
# -- Compiling architecture behav of dff_reset
# End time: 22:11:24 on Jul 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Lab/Lab_8_sequence_generator/Sequence_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:11:24 on Jul 16,2024
# vcom -reportprogress 300 -93 -work work C:/Lab/Lab_8_sequence_generator/Sequence_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Flipflops
# -- Loading package Gates
# -- Compiling entity Sequence_generator_stru_dataflow
# -- Compiling architecture struct of Sequence_generator_stru_dataflow
# ** Error: C:/Lab/Lab_8_sequence_generator/Sequence_2.vhd(28): near "EOF": (vcom-1576) expecting ';'.
# End time: 22:11:24 on Jul 16,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Sequence_2_run_msim_rtl_vhdl.do line 11
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Lab/Lab_8_sequence_generator/Sequence_2.vhd}"
