VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {fast_1_98V_m40C}
  {PVT Mode} {min}
  {Tree Type} {best_case}
  {Process} {1.000}
  {Voltage} {1.980}
  {Temperature} {-40.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {February 10, 2026}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.417}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.608}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.414} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.002} {0.000} {0.175} {0.450} {0.608} {0.417} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.261} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.262} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.403} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.409} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.614} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.207} {0.537} {0.428} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[28][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[28][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.432}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.421}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.201}
  END_SLK_CLC
  SLK 0.201
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.405} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.421} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.270} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.271} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.412} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.127} {0.309} {0.218} {0.418} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.204} {0.000} {0.211} {} {0.421} {0.622} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.011} {0.000} {0.212} {0.543} {0.432} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[28][7]} {C}
  ENDPT {mem_inst/registers_reg[28][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.411}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.621}
    {} {Slack Time} {0.209}
  END_SLK_CLC
  SLK 0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.397} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {0.411} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.278} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.420} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.632} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][5]} {C}
  ENDPT {mem_inst/registers_reg[29][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.621}
    {} {Slack Time} {0.209}
  END_SLK_CLC
  SLK 0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.397} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.278} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.279} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.420} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.632} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.425} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[18][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[18][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[18][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[18][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[25][5]} {C}
  ENDPT {mem_inst/registers_reg[25][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.413}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.413} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.622} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.197} {0.505} {0.424} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.428} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.279} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.421} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[22][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][4]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.280} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][7]} {C}
  ENDPT {mem_inst/registers_reg[29][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.210}
  END_SLK_CLC
  SLK 0.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][2]} {C}
  ENDPT {mem_inst/registers_reg[29][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.395} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][3]} {C}
  ENDPT {mem_inst/registers_reg[29][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.395} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.623} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.395} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.623} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[22][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.423}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.412}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.395} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.623} {0.412} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.280} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.422} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.623} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.197} {0.505} {0.423} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[28][5]} {C}
  ENDPT {mem_inst/registers_reg[28][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.420}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.408}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {0.211}
  END_SLK_CLC
  SLK 0.211
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.395} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.014} {0.000} {0.176} {0.450} {0.620} {0.408} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.281} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.282} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.423} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.429} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.197} {0.000} {0.195} {} {0.415} {0.627} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.004} {0.000} {0.195} {0.505} {0.420} {0.631} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[25][7]} {C}
  ENDPT {mem_inst/registers_reg[25][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.421}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.410}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.623}
    {} {Slack Time} {0.212}
  END_SLK_CLC
  SLK 0.212
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.394} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.017} {0.000} {0.176} {0.450} {0.623} {0.410} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.282} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.424} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.431} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.194} {0.000} {0.197} {} {0.413} {0.625} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.009} {0.000} {0.197} {0.505} {0.421} {0.634} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[12][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[12][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.421}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.409}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.409} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.282} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.424} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.431} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.197} {0.000} {0.195} {} {0.415} {0.628} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.195} {0.505} {0.421} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[12][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[12][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.420}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.409}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.409} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.282} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.424} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.431} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.197} {0.000} {0.195} {} {0.415} {0.628} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.195} {0.505} {0.420} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[13][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[13][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.420}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.409}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.409} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.282} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.424} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.431} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.197} {0.000} {0.195} {} {0.415} {0.628} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.195} {0.505} {0.420} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[22][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.420}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.409}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.622}
    {} {Slack Time} {0.213}
  END_SLK_CLC
  SLK 0.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.016} {0.000} {0.176} {0.450} {0.622} {0.409} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.282} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.283} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.424} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.127} {0.309} {0.218} {0.431} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.197} {0.000} {0.195} {} {0.415} {0.628} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.195} {0.505} {0.420} {0.633} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][3]} {C}
  ENDPT {mem_inst/registers_reg[27][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.415}
    {+} {Removal} {-0.091}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.404}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.621}
    {} {Slack Time} {0.217}
  END_SLK_CLC
  SLK 0.217
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {0.389} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {0.404} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.286} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.287} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.428} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.436} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.196} {0.000} {0.194} {} {0.415} {0.632} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.194} {0.501} {0.415} {0.632} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {i2c_inst/sda_out_reg297} {C}
  ENDPT {i2c_inst/sda_out_reg297} {SN} {SDFRSQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.420}
    {+} {Removal} {0.293}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.793}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.714}
    {} {Slack Time} {0.921}
  END_SLK_CLC
  SLK 0.921
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.315} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.300} {} {} {} 
    INST {FE_OFC10_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.086} {0.000} {1.418} {} {1.707} {0.786} {} {70} {(263.06, 97.55) (264.18, 97.50)} 
    NET {} {} {} {} {} {FE_OFN12_rst_n} {} {0.007} {0.000} {1.418} {0.664} {1.714} {0.793} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.991} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.992} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.133} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.141} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.196} {0.000} {0.194} {} {0.415} {1.337} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.004} {0.000} {0.194} {0.501} {0.420} {1.341} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[33][3]} {C}
  ENDPT {mem_inst/registers_reg[33][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.403}
    {} {Slack Time} {0.950}
  END_SLK_CLC
  SLK 0.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.328} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.451} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.003} {0.000} {1.005} {0.464} {1.403} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.019} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.020} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.161} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.169} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.370} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.376} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/CS_control_reg[2][0]} {C}
  ENDPT {mem_inst/CS_control_reg[2][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.403}
    {} {Slack Time} {0.950}
  END_SLK_CLC
  SLK 0.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.328} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.451} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.003} {0.000} {1.005} {0.464} {1.403} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.019} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.020} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.161} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.169} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.370} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.376} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/CP_reset_reg[2]} {C}
  ENDPT {mem_inst/CP_reset_reg[2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.403}
    {} {Slack Time} {0.950}
  END_SLK_CLC
  SLK 0.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.328} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.451} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.003} {0.000} {1.005} {0.464} {1.403} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.019} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.020} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.161} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.169} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.370} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[32][1]} {C}
  ENDPT {mem_inst/registers_reg[32][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.455}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.405}
    {} {Slack Time} {0.950}
  END_SLK_CLC
  SLK 0.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.328} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.450} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.005} {0.000} {1.005} {0.464} {1.405} {0.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.019} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.020} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.161} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.169} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.370} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.428} {1.378} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.455}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.405}
    {} {Slack Time} {0.950}
  END_SLK_CLC
  SLK 0.950
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.328} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.450} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.005} {0.000} {1.005} {0.464} {1.405} {0.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.019} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.020} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.161} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.169} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.370} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.378} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[32][6]} {C}
  ENDPT {mem_inst/registers_reg[32][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.407}
    {} {Slack Time} {0.951}
  END_SLK_CLC
  SLK 0.951
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.330} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.449} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.007} {0.000} {1.005} {0.464} {1.407} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.020} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.021} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.162} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.170} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.371} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[32][7]} {C}
  ENDPT {mem_inst/registers_reg[32][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.407}
    {} {Slack Time} {0.952}
  END_SLK_CLC
  SLK 0.952
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.346} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.330} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.449} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.007} {0.000} {1.005} {0.464} {1.407} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.021} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.022} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.163} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.171} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.372} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.381} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.408}
    {} {Slack Time} {0.952}
  END_SLK_CLC
  SLK 0.952
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.346} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.331} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.448} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.008} {0.000} {1.005} {0.464} {1.408} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.022} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.022} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.164} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.172} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.372} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.381} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.409}
    {} {Slack Time} {0.952}
  END_SLK_CLC
  SLK 0.952
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.346} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.331} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.448} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.008} {0.000} {1.005} {0.464} {1.409} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.022} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.022} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.164} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.172} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.372} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.408}
    {} {Slack Time} {0.953}
  END_SLK_CLC
  SLK 0.953
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.347} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.331} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.448} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.008} {0.000} {1.005} {0.464} {1.408} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.022} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.023} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.164} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.172} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.372} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[36][7]} {C}
  ENDPT {mem_inst/registers_reg[36][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.407}
    {} {Slack Time} {0.953}
  END_SLK_CLC
  SLK 0.953
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.347} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.332} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.447} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.007} {0.000} {1.005} {0.464} {1.407} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.022} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.023} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.164} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.172} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.373} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[30][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[30][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.408}
    {} {Slack Time} {0.954}
  END_SLK_CLC
  SLK 0.954
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.348} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.333} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.446} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.008} {0.000} {1.005} {0.464} {1.408} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.024} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.374} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[36][6]} {C}
  ENDPT {mem_inst/registers_reg[36][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.408}
    {} {Slack Time} {0.954}
  END_SLK_CLC
  SLK 0.954
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.348} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.333} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.446} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.008} {0.000} {1.005} {0.464} {1.408} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.024} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.374} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[30][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[30][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.454}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.409}
    {} {Slack Time} {0.954}
  END_SLK_CLC
  SLK 0.954
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.348} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.333} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.446} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.008} {0.000} {1.005} {0.464} {1.409} {0.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.024} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.374} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {1.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.430}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.411}
    {} {Slack Time} {0.954}
  END_SLK_CLC
  SLK 0.954
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.348} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.333} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.446} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.011} {0.000} {1.006} {0.464} {1.411} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.025} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.374} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.526} {0.430} {1.384} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][4]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.411}
    {} {Slack Time} {0.955}
  END_SLK_CLC
  SLK 0.955
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.349} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.333} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.445} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.010} {0.000} {1.005} {0.464} {1.411} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.025} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.375} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.384} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.411}
    {} {Slack Time} {0.955}
  END_SLK_CLC
  SLK 0.955
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.349} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.334} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.445} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.010} {0.000} {1.005} {0.464} {1.411} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.025} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.375} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {1.384} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[27][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[27][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.430}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.412}
    {} {Slack Time} {0.955}
  END_SLK_CLC
  SLK 0.955
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.349} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.334} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.445} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.011} {0.000} {1.006} {0.464} {1.412} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.025} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.166} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.375} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.526} {0.430} {1.385} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[33][7]} {C}
  ENDPT {mem_inst/registers_reg[33][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.430}
    {+} {Removal} {-0.053}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.456}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.412}
    {} {Slack Time} {0.955}
  END_SLK_CLC
  SLK 0.955
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.106}
    {=} {Beginpoint Arrival Time} {0.606}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.175} {0.450} {0.606} {-0.349} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.015} {0.000} {0.176} {0.450} {0.621} {-0.334} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {0.779} {0.000} {1.005} {} {1.400} {0.445} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.011} {0.000} {1.006} {0.464} {1.412} {0.456} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {1.025} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {1.025} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {1.167} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {1.175} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {1.375} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.526} {0.429} {1.385} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[0]} {C}
  ENDPT {i2c_inst/scl_sync_reg[0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {SCL} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.424}
    {+} {Hold} {-0.078}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.503}
    {} {Slack Time} {0.078}
  END_SLK_CLC
  SLK 0.078
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.003}
    {=} {Beginpoint Arrival Time} {0.503}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SCL} {^} {} {} {SCL} {} {} {} {0.015} {0.005} {0.503} {0.425} {} {1} {(311.08, 0.00) } 
    NET {} {} {} {} {} {SCL} {} {0.000} {0.000} {0.015} {0.005} {0.503} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.147} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.148} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.289} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.297} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.196} {0.000} {0.194} {} {0.415} {0.493} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.009} {0.000} {0.194} {0.501} {0.424} {0.501} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[36]} {CN}
  ENDPT {mem_inst/registers_en_reg[36]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/rw_en_reg} {Q} {SDFFRQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.946}
    {+} {Hold} {0.118}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.145}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.281}
    {} {Slack Time} {0.136}
  END_SLK_CLC
  SLK 0.136
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.010}
    {+} {Source Insertion Delay} {0.182}
    {=} {Beginpoint Arrival Time} {65.693}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.021} {0.030} {65.693} {65.557} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.021} {0.030} {65.693} {65.557} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.118} {0.000} {0.073} {} {65.811} {65.675} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.073} {0.218} {65.817} {65.681} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.177} {0.000} {0.117} {} {65.993} {65.857} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.003} {0.000} {0.117} {0.388} {65.996} {65.860} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/rw_en_reg} {CN} {v} {Q} {^} {} {SDFFRQHDX1} {0.285} {0.000} {0.064} {} {66.281} {66.145} {} {2} {(179.06, 102.95) (186.34, 102.98)} 
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.064} {0.008} {66.281} {66.145} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {65.564}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.075} {0.045} {65.564} {65.700} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.075} {0.045} {65.565} {65.701} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.157} {0.000} {0.097} {} {65.722} {65.858} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.097} {0.325} {65.730} {65.866} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.212} {0.000} {0.153} {} {65.942} {66.078} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.004} {0.000} {0.154} {0.548} {65.946} {66.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[3]} {CN}
  ENDPT {mem_inst/registers_en_reg[3]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[5]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.948}
    {+} {Hold} {0.114}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.142}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.323}
    {} {Slack Time} {0.180}
  END_SLK_CLC
  SLK 0.180
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.010}
    {+} {Source Insertion Delay} {0.182}
    {=} {Beginpoint Arrival Time} {65.693}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.021} {0.030} {65.693} {65.512} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.021} {0.030} {65.693} {65.513} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.118} {0.000} {0.073} {} {65.811} {65.631} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.073} {0.218} {65.817} {65.636} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.177} {0.000} {0.117} {} {65.993} {65.813} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.004} {0.000} {0.117} {0.388} {65.997} {65.817} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[5]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.325} {-0.005} {0.192} {} {66.322} {66.142} {} {11} {(160.44, 138.04) (167.16, 136.92)} 
    NET {} {} {} {} {} {mem_inst/registers_en[5]} {} {0.000} {0.000} {0.192} {0.041} {66.323} {66.142} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.064}
    {=} {Beginpoint Arrival Time} {65.564}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.075} {0.045} {65.564} {65.744} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.075} {0.045} {65.565} {65.745} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.157} {0.000} {0.097} {} {65.722} {65.902} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.097} {0.325} {65.730} {65.910} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.212} {0.000} {0.153} {} {65.942} {66.123} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.154} {0.548} {65.948} {66.128} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.609}
    {} {Slack Time} {0.183}
  END_SLK_CLC
  SLK 0.183
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][0]} {^} {} {} {ADC_in[0][0]} {} {} {} {0.018} {0.016} {0.506} {0.322} {} {1} {(129.64, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][0]} {} {0.000} {0.000} {0.018} {0.016} {0.506} {0.322} {} {} {} 
    INST {mem_inst/g8655__7482} {E} {^} {Q} {^} {} {AO222HDX0} {0.103} {0.000} {0.048} {} {0.609} {0.425} {} {1} {(131.88, 107.24) (127.64, 107.63)} 
    NET {} {} {} {} {} {mem_inst/n_1154} {} {0.000} {0.000} {0.048} {0.003} {0.609} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.253} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.254} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.395} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.403} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.603} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.610} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][7]} {C}
  ENDPT {mem_inst/registers_reg[5][7]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.426}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.610}
    {} {Slack Time} {0.184}
  END_SLK_CLC
  SLK 0.184
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][7]} {^} {} {} {ADC_in[2][7]} {} {} {} {0.019} {0.018} {0.506} {0.322} {} {1} {(0.00, 155.96) } 
    NET {} {} {} {} {} {ADC_in[2][7]} {} {-0.002} {-0.002} {0.019} {0.018} {0.504} {0.320} {} {} {} 
    INST {mem_inst/g8653__1881} {E} {^} {Q} {^} {} {AO222HDX0} {0.106} {0.000} {0.051} {} {0.610} {0.426} {} {1} {(129.08, 155.96) (124.84, 155.57)} 
    NET {} {} {} {} {} {mem_inst/n_1156} {} {0.000} {0.000} {0.051} {0.003} {0.610} {0.426} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.254} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.255} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.396} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.402} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.606} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.537} {0.427} {0.611} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][6]} {C}
  ENDPT {mem_inst/registers_reg[3][6]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.609}
    {} {Slack Time} {0.185}
  END_SLK_CLC
  SLK 0.185
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][6]} {^} {} {} {ADC_in[0][6]} {} {} {} {0.018} {0.015} {0.506} {0.321} {} {1} {(153.72, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][6]} {} {0.000} {0.000} {0.018} {0.015} {0.506} {0.321} {} {} {} 
    INST {mem_inst/g8663__2883} {E} {^} {Q} {^} {} {AO222HDX0} {0.104} {0.000} {0.049} {} {0.609} {0.425} {} {1} {(154.28, 98.28) (150.04, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1149} {} {0.000} {0.000} {0.049} {0.003} {0.609} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.254} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.255} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.396} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.404} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.605} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.610} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][7]} {C}
  ENDPT {mem_inst/registers_reg[3][7]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.610}
    {} {Slack Time} {0.185}
  END_SLK_CLC
  SLK 0.185
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][7]} {^} {} {} {ADC_in[0][7]} {} {} {} {0.018} {0.016} {0.506} {0.321} {} {1} {(129.08, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][7]} {} {-0.002} {-0.003} {0.018} {0.016} {0.504} {0.319} {} {} {} 
    INST {mem_inst/g8664__2346} {E} {^} {Q} {^} {} {AO222HDX0} {0.106} {0.000} {0.052} {} {0.610} {0.425} {} {1} {(131.88, 116.20) (127.64, 116.59)} 
    NET {} {} {} {} {} {mem_inst/n_1148} {} {0.000} {0.000} {0.052} {0.003} {0.610} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.254} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.255} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.396} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.404} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.605} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.611} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][4]} {C}
  ENDPT {mem_inst/registers_reg[3][4]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.610}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][4]} {^} {} {} {ADC_in[0][4]} {} {} {} {0.018} {0.015} {0.506} {0.320} {} {1} {(161.56, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][4]} {} {0.000} {0.000} {0.018} {0.015} {0.506} {0.320} {} {} {} 
    INST {mem_inst/g8659__4733} {E} {^} {Q} {^} {} {AO222HDX0} {0.104} {0.000} {0.049} {} {0.610} {0.424} {} {1} {(162.68, 98.28) (158.44, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1153} {} {0.000} {0.000} {0.049} {0.003} {0.610} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.255} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.256} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.397} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.405} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.606} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.205} {0.526} {0.425} {0.611} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][5]} {C}
  ENDPT {mem_inst/registers_reg[4][5]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.611}
    {} {Slack Time} {0.186}
  END_SLK_CLC
  SLK 0.186
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][5]} {^} {} {} {ADC_in[1][5]} {} {} {} {0.019} {0.018} {0.507} {0.321} {} {1} {(134.12, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][5]} {} {0.000} {0.000} {0.019} {0.018} {0.507} {0.321} {} {} {} 
    INST {mem_inst/g8643__5526} {E} {^} {Q} {^} {} {AO222HDX0} {0.104} {0.000} {0.049} {} {0.611} {0.425} {} {1} {(134.12, 178.92) (138.36, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1166} {} {0.000} {0.000} {0.049} {0.003} {0.611} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.255} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.256} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.397} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.403} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.608} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.004} {0.000} {0.207} {0.537} {0.426} {0.612} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][4]} {C}
  ENDPT {mem_inst/registers_reg[5][4]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.612}
    {} {Slack Time} {0.187}
  END_SLK_CLC
  SLK 0.187
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][4]} {^} {} {} {ADC_in[2][4]} {} {} {} {0.020} {0.021} {0.507} {0.320} {} {1} {(166.04, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][4]} {} {0.001} {0.000} {0.020} {0.021} {0.508} {0.320} {} {} {} 
    INST {mem_inst/g8650__8246} {E} {^} {Q} {^} {} {AO222HDX0} {0.104} {0.000} {0.049} {} {0.612} {0.424} {} {1} {(162.68, 155.96) (158.44, 155.57)} 
    NET {} {} {} {} {} {mem_inst/n_1159} {} {0.000} {0.000} {0.049} {0.003} {0.612} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.257} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.258} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.399} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.407} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.607} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.613} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][3]} {C}
  ENDPT {mem_inst/registers_reg[5][3]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.613}
    {} {Slack Time} {0.188}
  END_SLK_CLC
  SLK 0.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][3]} {^} {} {} {ADC_in[2][3]} {} {} {} {0.021} {0.025} {0.508} {0.320} {} {2} {(0.00, 152.04) } 
    NET {} {} {} {} {} {ADC_in[2][3]} {} {-0.003} {-0.003} {0.021} {0.025} {0.505} {0.317} {} {} {} 
    INST {mem_inst/g8642__8428} {E} {^} {Q} {^} {} {AO222HDX0} {0.108} {0.000} {0.053} {} {0.613} {0.425} {} {1} {(124.60, 143.08) (128.84, 143.47)} 
    NET {} {} {} {} {} {mem_inst/n_1167} {} {0.000} {0.000} {0.053} {0.004} {0.613} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.257} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.258} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.399} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.407} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.608} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.614} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][0]} {C}
  ENDPT {mem_inst/registers_reg[4][0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.081}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.426}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.614}
    {} {Slack Time} {0.188}
  END_SLK_CLC
  SLK 0.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][0]} {^} {} {} {ADC_in[1][0]} {} {} {} {0.021} {0.024} {0.508} {0.320} {} {2} {(0.00, 168.84) } 
    NET {} {} {} {} {} {ADC_in[1][0]} {} {0.000} {0.000} {0.021} {0.024} {0.508} {0.320} {} {} {} 
    INST {mem_inst/g8632__6260} {E} {^} {Q} {^} {} {AO222HDX0} {0.106} {0.000} {0.051} {} {0.614} {0.426} {} {1} {(136.36, 169.96) (132.12, 170.35)} 
    NET {} {} {} {} {} {mem_inst/n_1169} {} {0.000} {0.000} {0.051} {0.003} {0.614} {0.426} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.258} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.259} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.400} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.406} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.610} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.537} {0.427} {0.615} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][7]} {C}
  ENDPT {mem_inst/registers_reg[4][7]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.615}
    {} {Slack Time} {0.189}
  END_SLK_CLC
  SLK 0.189
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][7]} {^} {} {} {ADC_in[1][7]} {} {} {} {0.020} {0.021} {0.507} {0.318} {} {2} {(0.00, 169.96) } 
    NET {} {} {} {} {} {ADC_in[1][7]} {} {0.000} {0.000} {0.020} {0.021} {0.507} {0.318} {} {} {} 
    INST {mem_inst/g8645__3680} {E} {^} {Q} {^} {} {AO222HDX0} {0.108} {0.000} {0.053} {} {0.615} {0.425} {} {1} {(125.72, 178.92) (129.96, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1164} {} {0.000} {0.000} {0.053} {0.004} {0.615} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.259} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.260} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.401} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.407} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.611} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.537} {0.427} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][6]} {C}
  ENDPT {mem_inst/registers_reg[4][6]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.614}
    {} {Slack Time} {0.190}
  END_SLK_CLC
  SLK 0.190
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][6]} {^} {} {} {ADC_in[1][6]} {} {} {} {0.020} {0.020} {0.507} {0.317} {} {1} {(147.56, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][6]} {} {0.000} {0.000} {0.020} {0.020} {0.507} {0.317} {} {} {} 
    INST {mem_inst/g8644__6783} {E} {^} {Q} {^} {} {AO222HDX0} {0.107} {0.000} {0.052} {} {0.614} {0.424} {} {1} {(147.00, 178.92) (151.24, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1165} {} {0.000} {0.000} {0.052} {0.004} {0.614} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.259} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.260} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.401} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.409} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.610} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][5]} {C}
  ENDPT {mem_inst/registers_reg[5][5]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.615}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][5]} {^} {} {} {ADC_in[2][5]} {} {} {} {0.019} {0.020} {0.507} {0.316} {} {2} {(0.00, 155.40) } 
    NET {} {} {} {} {} {ADC_in[2][5]} {} {0.000} {0.000} {0.019} {0.020} {0.507} {0.316} {} {} {} 
    INST {mem_inst/g8651__7098} {E} {^} {Q} {^} {} {AO222HDX0} {0.109} {0.000} {0.054} {} {0.615} {0.425} {} {1} {(124.60, 152.04) (128.84, 152.43)} 
    NET {} {} {} {} {} {mem_inst/n_1158} {} {0.000} {0.000} {0.054} {0.004} {0.615} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.260} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.261} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.402} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.410} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.610} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.617} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][4]} {C}
  ENDPT {mem_inst/registers_reg[4][4]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.615}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][4]} {^} {} {} {ADC_in[1][4]} {} {} {} {0.020} {0.022} {0.507} {0.316} {} {2} {(159.88, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][4]} {} {0.000} {0.000} {0.020} {0.022} {0.507} {0.316} {} {} {} 
    INST {mem_inst/g8648__1705} {E} {^} {Q} {^} {} {AO222HDX0} {0.108} {0.000} {0.053} {} {0.615} {0.424} {} {1} {(157.64, 169.96) (161.88, 170.35)} 
    NET {} {} {} {} {} {mem_inst/n_1161} {} {0.000} {0.000} {0.053} {0.004} {0.615} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.260} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.261} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.402} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.410} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.611} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.617} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[2][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.615}
    {} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][1]} {^} {} {} {ADC_in[2][1]} {} {} {} {0.021} {0.024} {0.508} {0.316} {} {2} {(0.00, 154.84) } 
    NET {} {} {} {} {} {ADC_in[2][1]} {} {-0.004} {-0.004} {0.021} {0.024} {0.504} {0.312} {} {} {} 
    INST {mem_inst/g8646__1617} {E} {^} {Q} {^} {} {AO222HDX0} {0.112} {0.000} {0.058} {} {0.615} {0.424} {} {1} {(139.16, 155.96) (143.40, 155.57)} 
    NET {} {} {} {} {} {mem_inst/n_1163} {} {0.000} {0.000} {0.058} {0.004} {0.615} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.261} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.262} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.403} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.411} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.611} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.617} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.616}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][5]} {^} {} {} {ADC_in[0][5]} {} {} {} {0.018} {0.014} {0.505} {0.313} {} {1} {(135.80, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][5]} {} {-0.003} {-0.003} {0.018} {0.014} {0.503} {0.310} {} {} {} 
    INST {mem_inst/g8661__9315} {E} {^} {Q} {^} {} {AO222HDX0} {0.113} {0.000} {0.060} {} {0.616} {0.424} {} {1} {(134.68, 98.28) (138.92, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1151} {} {0.000} {0.000} {0.060} {0.005} {0.616} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.262} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.612} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.618} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/CP_reset_reg[2]} {C}
  ENDPT {mem_inst/CP_reset_reg[2]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.192}
  END_SLK_CLC
  SLK 0.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.192} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.189} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.444} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.262} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.612} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/CS_control_reg[2][0]} {C}
  ENDPT {mem_inst/CS_control_reg[2][0]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.639}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.189} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.444} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.639} {0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.612} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.444} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.444} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][1]} {C}
  ENDPT {mem_inst/registers_reg[2][1]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][6]} {C}
  ENDPT {mem_inst/registers_reg[3][6]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][5]} {C}
  ENDPT {mem_inst/registers_reg[2][5]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.404} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.412} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][1]} {C}
  ENDPT {mem_inst/registers_reg[3][1]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.001} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.205} {0.526} {0.425} {0.618} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][4]} {C}
  ENDPT {mem_inst/registers_reg[2][4]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.001} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.205} {0.526} {0.425} {0.618} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][6]} {C}
  ENDPT {mem_inst/registers_reg[2][6]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][0]} {C}
  ENDPT {mem_inst/registers_reg[2][0]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][3]} {C}
  ENDPT {mem_inst/registers_reg[2][3]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.639}
    {} {Slack Time} {0.193}
  END_SLK_CLC
  SLK 0.193
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.193} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.639} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[2][2]} {C}
  ENDPT {mem_inst/registers_reg[2][2]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.445}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.194} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.190} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.445} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.205} {0.526} {0.425} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][4]} {C}
  ENDPT {mem_inst/registers_reg[3][4]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.444}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.638}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.194} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.191} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.443} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.002} {0.000} {0.836} {0.396} {0.638} {0.444} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.614} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.205} {0.526} {0.425} {0.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[36][2]} {C}
  ENDPT {mem_inst/registers_reg[36][2]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.446}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.640}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.194} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.191} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.442} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.004} {0.000} {0.837} {0.396} {0.640} {0.446} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.405} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.413} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.614} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {0.621} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[0][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.426}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.424}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.618}
    {} {Slack Time} {0.194}
  END_SLK_CLC
  SLK 0.194
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.506}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][3]} {^} {} {} {ADC_in[0][3]} {} {} {} {0.018} {0.015} {0.506} {0.311} {} {1} {(134.68, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][3]} {} {0.000} {0.000} {0.018} {0.015} {0.506} {0.311} {} {} {} 
    INST {mem_inst/g8654__5115} {E} {^} {Q} {^} {} {AO222HDX0} {0.113} {0.000} {0.060} {} {0.618} {0.424} {} {1} {(131.32, 98.28) (127.08, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1155} {} {0.000} {0.000} {0.060} {0.004} {0.618} {0.424} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.406} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.414} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.614} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.006} {0.000} {0.205} {0.526} {0.426} {0.621} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][2]} {C}
  ENDPT {mem_inst/registers_reg[4][2]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.620}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.006}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][2]} {^} {} {} {ADC_in[1][2]} {} {} {} {0.019} {0.018} {0.507} {0.312} {} {1} {(158.20, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][2]} {} {0.000} {0.000} {0.019} {0.018} {0.507} {0.312} {} {} {} 
    INST {mem_inst/g8630__2398} {E} {^} {Q} {^} {} {AO222HDX0} {0.113} {0.000} {0.060} {} {0.620} {0.425} {} {1} {(156.52, 182.84) (160.76, 182.45)} 
    NET {} {} {} {} {} {mem_inst/n_1171} {} {0.000} {0.000} {0.060} {0.004} {0.620} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.406} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.412} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.616} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.537} {0.427} {0.622} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[30][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[30][3]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.447}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.641}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.442} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.005} {0.000} {0.837} {0.396} {0.641} {0.447} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.406} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.414} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.205} {0.526} {0.427} {0.622} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[32][7]} {C}
  ENDPT {mem_inst/registers_reg[32][7]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.643}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.007} {0.000} {0.837} {0.396} {0.643} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.406} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.414} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.624} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[32][1]} {C}
  ENDPT {mem_inst/registers_reg[32][1]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.643}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.007} {0.000} {0.837} {0.396} {0.643} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.406} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.414} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.428} {0.623} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[26][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][0]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.430}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.449}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.449} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.526} {0.430} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[32][0]} {C}
  ENDPT {mem_inst/registers_reg[32][0]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.449}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.449} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[27][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[27][5]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.430}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.449}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.449} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.205} {0.526} {0.430} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[26][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][5]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.449}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.195} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.449} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[26][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][6]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.449}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.196} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.192} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.449} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.615} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[26][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][2]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.196} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.193} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.007} {0.000} {0.837} {0.396} {0.644} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.616} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.624} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[26][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][1]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.196} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.193} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.616} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/DAC_out_reg[26][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][4]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.196} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.193} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.441} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.616} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[32][6]} {C}
  ENDPT {mem_inst/registers_reg[32][6]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.429}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.196} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.193} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.440} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.008} {0.000} {0.837} {0.396} {0.644} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.616} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.205} {0.526} {0.429} {0.625} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[32][4]} {C}
  ENDPT {mem_inst/registers_reg[32][4]} {SE} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {se} {} {^} {leading} {@} {@(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {+} {Hold} {-0.061}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.448}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.644}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {se} {^} {} {} {se} {} {} {} {0.003} {0.111} {0.000} {-0.196} {} {11} {(167.16, 312.48) } 
    NET {} {} {} {} {} {se} {} {0.003} {-0.000} {0.005} {0.111} {0.003} {-0.193} {} {} {} 
    INST {FE_OFC21_se} {A} {^} {Q} {^} {} {BUHDX2} {0.633} {0.000} {0.836} {} {0.636} {0.440} {} {64} {(186.62, 106.51) (185.50, 106.47)} 
    NET {} {} {} {} {} {FE_OFN23_se} {} {0.007} {0.000} {0.837} {0.396} {0.644} {0.448} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.127} {0.309} {0.219} {0.415} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.201} {0.000} {0.204} {} {0.420} {0.616} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.205} {0.526} {0.428} {0.624} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_BC_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][1]} {C}
  ENDPT {mem_inst/registers_reg[4][1]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_BC_VIEW)*}
  BEGINPT {} {ADC_in[1][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_BC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {+} {Hold} {-0.082}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.425}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.621}
    {} {Slack Time} {0.196}
  END_SLK_CLC
  SLK 0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.007}
    {=} {Beginpoint Arrival Time} {0.507}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][1]} {^} {} {} {ADC_in[1][1]} {} {} {} {0.020} {0.020} {0.507} {0.311} {} {1} {(147.00, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][1]} {} {-0.003} {-0.003} {0.020} {0.020} {0.504} {0.308} {} {} {} 
    INST {mem_inst/g8631__5107} {E} {^} {Q} {^} {} {AO222HDX0} {0.116} {0.000} {0.064} {} {0.621} {0.425} {} {1} {(154.28, 178.92) (158.52, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1170} {} {0.000} {0.000} {0.064} {0.005} {0.621} {0.425} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.069}
    {=} {Beginpoint Arrival Time} {0.069}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.101} {0.043} {0.069} {0.265} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.101} {0.043} {0.070} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.141} {0.000} {0.126} {} {0.211} {0.407} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.006} {0.000} {0.126} {0.309} {0.217} {0.413} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.205} {0.000} {0.207} {} {0.422} {0.618} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.207} {0.537} {0.427} {0.623} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

