
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.20
 Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv flash_ctrl_erase.sv flash_ctrl_info_cfg.sv flash_ctrl_lcmgr.sv flash_ctrl_mem_reg_top.sv flash_ctrl_prim_reg_top.sv flash_ctrl_region_cfg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flash.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flash.sv prim_generic_flash_bank.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv flash_ctrl_erase.sv flash_ctrl_info_cfg.sv flash_ctrl_lcmgr.sv flash_ctrl_mem_reg_top.sv flash_ctrl_prim_reg_top.sv flash_ctrl_region_cfg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flash.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flash.sv prim_generic_flash_bank.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'ScrDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:28: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:32: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:33: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:38: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:42: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:43: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:47: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:48: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:73: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:10: parameter 'NumWords' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:194: parameter 'HMAC_INTR_STATE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:195: parameter 'HMAC_INTR_ENABLE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:196: parameter 'HMAC_INTR_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:197: parameter 'HMAC_ALERT_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:198: parameter 'HMAC_CFG_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:199: parameter 'HMAC_CMD_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:200: parameter 'HMAC_STATUS_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:201: parameter 'HMAC_ERR_CODE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:202: parameter 'HMAC_WIPE_SECRET_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:203: parameter 'HMAC_KEY_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:204: parameter 'HMAC_KEY_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:205: parameter 'HMAC_KEY_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:206: parameter 'HMAC_KEY_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:207: parameter 'HMAC_KEY_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:208: parameter 'HMAC_KEY_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:209: parameter 'HMAC_KEY_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:210: parameter 'HMAC_KEY_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:211: parameter 'HMAC_DIGEST_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:212: parameter 'HMAC_DIGEST_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:213: parameter 'HMAC_DIGEST_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:214: parameter 'HMAC_DIGEST_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:215: parameter 'HMAC_DIGEST_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:216: parameter 'HMAC_DIGEST_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:217: parameter 'HMAC_DIGEST_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:218: parameter 'HMAC_DIGEST_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:219: parameter 'HMAC_MSG_LENGTH_LOWER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:220: parameter 'HMAC_MSG_LENGTH_UPPER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:223: parameter 'HMAC_INTR_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:224: parameter 'HMAC_INTR_TEST_HMAC_DONE_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:225: parameter 'HMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:226: parameter 'HMAC_INTR_TEST_HMAC_ERR_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:227: parameter 'HMAC_ALERT_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:228: parameter 'HMAC_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:229: parameter 'HMAC_CFG_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:230: parameter 'HMAC_CFG_ENDIAN_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:231: parameter 'HMAC_CFG_DIGEST_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:232: parameter 'HMAC_CMD_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:233: parameter 'HMAC_STATUS_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:234: parameter 'HMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:235: parameter 'HMAC_WIPE_SECRET_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:236: parameter 'HMAC_KEY_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:237: parameter 'HMAC_KEY_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:238: parameter 'HMAC_KEY_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:239: parameter 'HMAC_KEY_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:240: parameter 'HMAC_KEY_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:241: parameter 'HMAC_KEY_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:242: parameter 'HMAC_KEY_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:243: parameter 'HMAC_KEY_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:244: parameter 'HMAC_DIGEST_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:245: parameter 'HMAC_DIGEST_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:246: parameter 'HMAC_DIGEST_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:247: parameter 'HMAC_DIGEST_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:248: parameter 'HMAC_DIGEST_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:249: parameter 'HMAC_DIGEST_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:250: parameter 'HMAC_DIGEST_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:251: parameter 'HMAC_DIGEST_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:254: parameter 'HMAC_MSG_FIFO_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:255: parameter 'HMAC_MSG_FIFO_SIZE' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:289: parameter 'HMAC_PERMIT' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_erase.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_info_cfg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_lcmgr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_mem_reg_top.sv'
VERIFIC-INFO [VERI-2561] flash_ctrl_mem_reg_top.sv:41: undeclared symbol 'tl_reg_h2d', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_prim_reg_top.sv'
VERIFIC-INFO [VERI-2561] flash_ctrl_prim_reg_top.sv:41: undeclared symbol 'tl_reg_h2d', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_region_cfg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flash.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flash.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flash_bank.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_gf_mult.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_1p.sv:32: parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2_pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top hmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.44

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top hmac

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] hmac.sv:9: compiling module 'hmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 7
VERIFIC-INFO [VERI-1018] hmac_core.sv:7: compiling module 'hmac_core'
VERIFIC-INFO [VERI-1018] sha2.sv:8: compiling module 'sha2'
VERIFIC-WARNING [VERI-1209] sha2.sv:138: expression size 7 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] sha2.sv:150: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] sha2_pad.sv:9: compiling module 'sha2_pad'
VERIFIC-INFO [VERI-1018] hmac_reg_top.sv:8: compiling module 'hmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-WARNING [VDB-1002] tlul_socket_1n.sv:65: net 'tl_t_i[d_user][rsp_intg][6]' does not have a driver
VERIFIC-WARNING [VDB-1002] tlul_socket_1n.sv:121: net 'tl_u_o[0][a_user][rsvd][4]' does not have a driver
VERIFIC-WARNING [VERI-1330] hmac_reg_top.sv:113: actual bit length 1 differs from formal bit length 2 for port 'dev_select_i'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-WARNING [VDB-1002] tlul_adapter_reg.sv:43: net 'malformed_meta_err' does not have a driver
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module hmac.
Importing module hmac_core.
Importing module hmac_reg_top.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_packer.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module sha2.
Importing module sha2_pad.
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw

3.3.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~7 debug messages>
Optimizing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
<suppressed ~7 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module sha2_pad.
<suppressed ~9 debug messages>
Optimizing module sha2.
<suppressed ~18 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_packer.
<suppressed ~7 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module hmac_reg_top.
<suppressed ~2 debug messages>
Optimizing module hmac_core.
<suppressed ~9 debug messages>
Optimizing module hmac.
<suppressed ~21 debug messages>

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_err.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module sha2_pad.
Deleting now unused module sha2.
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_packer.
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_buf.
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module hmac_reg_top.
Deleting now unused module hmac_core.
<suppressed ~86 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~27 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 211 unused cells and 10626 unused wires.
<suppressed ~1214 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module hmac...
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_opcode [2] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_opcode [1] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_opcode [0] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [6] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [5] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [4] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [3] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [2] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [1] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.rsp_intg [0] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [6] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [5] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [4] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [3] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [2] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [1] is used but has no driver.
Warning: Wire hmac.\u_reg.u_socket.err_resp.tl_h_o.d_user.data_intg [0] is used but has no driver.
Warning: Wire hmac.\u_reg.u_reg_if.malformed_meta_err is used but has no driver.
Found and reported 18 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~24 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_hmac.$verific$mux_300$hmac_core.sv:129$3706: { 54'000000000000000000000000000000000000000000000000000000 \u_hmac.round_q \u_hmac.round_q 8'00000000 } -> 64'0000000000000000000000000000000000000000000000000000001100000000
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_281$hmac_core.sv:121$3693: { $auto$opt_reduce.cc:134:opt_pmux$12928 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$12926 $auto$opt_reduce.cc:134:opt_pmux$12924 $auto$opt_reduce.cc:134:opt_pmux$12922 $auto$opt_reduce.cc:134:opt_pmux$12920 $auto$opt_reduce.cc:134:opt_pmux$12918 $auto$opt_reduce.cc:134:opt_pmux$12916 $auto$opt_reduce.cc:134:opt_pmux$12914 $auto$opt_reduce.cc:134:opt_pmux$12912 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_287$hmac_core.sv:122$3697: { $auto$opt_reduce.cc:134:opt_pmux$12946 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$12944 $auto$opt_reduce.cc:134:opt_pmux$12942 $auto$opt_reduce.cc:134:opt_pmux$12940 $auto$opt_reduce.cc:134:opt_pmux$12938 $auto$opt_reduce.cc:134:opt_pmux$12936 $auto$opt_reduce.cc:134:opt_pmux$12934 $auto$opt_reduce.cc:134:opt_pmux$12932 $auto$opt_reduce.cc:134:opt_pmux$12930 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3361$3928 $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 4 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$secret_key_reg$hmac.sv:133$229 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$msg_allowed_reg$hmac.sv:194$293 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$message_length_reg$hmac.sv:335$801 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$idle_o_reg$hmac.sv:560$3219 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$7577 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$7668 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_reg_reg$hmac.sv:183$290 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_block_reg$hmac.sv:175$285 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9788 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9774 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9780 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9698 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9684 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9690 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9874 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9860 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9866 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$7575 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$7578 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$7576 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$7579 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$st_q_reg$sha2_pad.sv:140$8963 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$sha_st_q_reg$sha2.sv:241$8699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_done_reg$sha2.sv:158$8683 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$fifo_st_q_reg$sha2.sv:174$8686 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$12133 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$12132 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:54$12151 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$12131 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11143 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11144 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_upper.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$8196 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_data_reg$prim_packer.sv:148$8195 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$flush_st_reg$prim_packer.sv:164$8199 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$st_q_reg$hmac_core.sv:183$3737 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 24 unused cells and 92 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$12133 ($dff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$12132 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$12132 ($dlatch) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$12132 ($dlatch) from module hmac.

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 1 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($adff) from module hmac.

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.11.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.11.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.11.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.11.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.11.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking hmac.u_reg.u_err_code.q as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [31:0], Q = \secret_key [31:0]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [63:32], Q = \secret_key [63:32]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [95:64], Q = \secret_key [95:64]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [127:96], Q = \secret_key [127:96]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [159:128], Q = \secret_key [159:128]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [191:160], Q = \secret_key [191:160]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [223:192], Q = \secret_key [223:192]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [255:224], Q = \secret_key [255:224]).
Adding EN signal on $verific$msg_allowed_reg$hmac.sv:194$293 ($adff) from module hmac (D = $verific$n3155$15, Q = \msg_allowed).
Adding EN signal on $verific$message_length_reg$hmac.sv:335$801 ($adff) from module hmac (D = $verific$n4400$188, Q = \message_length).
Adding EN signal on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($adff) from module hmac (D = \u_msg_fifo.gen_normal_fifo.empty, Q = \fifo_empty_q).
Adding EN signal on $verific$cfg_reg_reg$hmac.sv:183$290 ($adff) from module hmac (D = { \tl_i.a_data [0] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [1] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [2] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [3] \reg2hw[cfg][hmac_en][qe] }, Q = { \cfg_reg[hmac_en][q] \cfg_reg[hmac_en][qe] \cfg_reg[sha_en][q] \cfg_reg[sha_en][qe] \cfg_reg[endian_swap][q] \cfg_reg[endian_swap][qe] \cfg_reg[digest_swap][q] \cfg_reg[digest_swap][qe] }).
Adding EN signal on $verific$cfg_block_reg$hmac.sv:175$285 ($adff) from module hmac (D = $verific$n3105$12, Q = \cfg_block).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9788 ($dff) from module hmac (D = { \tl_i.a_mask 1'0 }, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9774 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n50$9730, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9780 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n83$9736, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9698 ($dff) from module hmac (D = { \u_tlul_adapter.rdata_tlword 1'1 }, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9684 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n50$9639, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9690 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n83$9645, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9874 ($dff) from module hmac (D = { 1'0 \u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9860 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n50$9816, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9866 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n83$9822, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = 5'00000, Q = \u_sha2.u_pad.tx_count [4:0]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n628$8939 [63:5], Q = \u_sha2.u_pad.tx_count [63:5]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n16$8900, Q = \u_sha2.u_pad.hash_process_flag).
Adding EN signal on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n6301$8379, Q = { \u_sha2.w[15] \u_sha2.w[14] \u_sha2.w[13] \u_sha2.w[12] \u_sha2.w[11] \u_sha2.w[10] \u_sha2.w[9] \u_sha2.w[8] \u_sha2.w[7] \u_sha2.w[6] \u_sha2.w[5] \u_sha2.w[4] \u_sha2.w[3] \u_sha2.w[2] \u_sha2.w[1] \u_sha2.w[0] }).
Adding EN signal on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14974$8504, Q = \u_sha2.w_index).
Adding EN signal on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14930$8499, Q = \u_sha2.round).
Adding EN signal on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n10734$8448, Q = { \u_sha2.hash[7] \u_sha2.hash[6] \u_sha2.hash[5] \u_sha2.hash[4] \u_sha2.hash[3] \u_sha2.hash[2] \u_sha2.hash[1] \u_sha2.hash[0] }).
Adding EN signal on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14097$8492, Q = { \u_sha2.digest[7] \u_sha2.digest[6] \u_sha2.digest[5] \u_sha2.digest[4] \u_sha2.digest[3] \u_sha2.digest[2] \u_sha2.digest[1] \u_sha2.digest[0] }).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$12131 ($adff) from module hmac (D = 1'0, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11143 ($adff) from module hmac (D = $flatten\u_reg.\u_socket.$verific$n267$10765, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11144 ($adff) from module hmac (D = { 1'0 \u_reg.reg_steer }, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($adff) from module hmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($adff) from module hmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($adff) from module hmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$9038, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$9018, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$9020, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac (D = { 29'00000000000000000000000000000 \err_code [2:0] }, Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($adff) from module hmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n99$7696, Q = \u_msg_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n159$7702, Q = \u_msg_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = 5'00000, Q = \u_hmac.txcount [4:0]).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4283$3467 [63:5], Q = \u_hmac.txcount [63:5]).
Adding EN signal on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($adff) from module hmac (D = \u_hmac.round_d, Q = \u_hmac.round_q).
Adding EN signal on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4421$3434, Q = \u_hmac.reg_hash_process_flag).
Adding EN signal on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4455$3472, Q = \u_hmac.fifo_wdata_sel).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13069 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13069 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13069 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13069 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13069 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13023 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13023 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13023 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13023 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13023 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac.
Setting constant 0-bit at position 2 on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$13065 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13054 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13054 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13053 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13045 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13022 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13021 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13020 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13019 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13018 ($adffe) from module hmac.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$13017 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13016 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13015 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13014 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13006 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13006 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13006 ($adffe) from module hmac.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~32 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 6 unused cells and 24 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.13.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell hmac.$verific$add_407$hmac.sv:323$725 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$verific$add_411$hmac.sv:323$729 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$verific$add_416$hmac.sv:323$734 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$verific$add_422$hmac.sv:323$740 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_424$hmac.sv:323$742 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_426$hmac.sv:323$744 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_428$hmac.sv:323$746 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_430$hmac.sv:323$748 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_432$hmac.sv:323$750 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_434$hmac.sv:323$752 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_436$hmac.sv:323$754 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_438$hmac.sv:323$756 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_440$hmac.sv:323$758 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_442$hmac.sv:323$760 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_444$hmac.sv:323$762 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_446$hmac.sv:323$764 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_448$hmac.sv:323$766 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_450$hmac.sv:323$768 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_452$hmac.sv:323$770 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_454$hmac.sv:323$772 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_456$hmac.sv:323$774 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_458$hmac.sv:323$776 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_460$hmac.sv:323$778 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_462$hmac.sv:323$780 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_464$hmac.sv:323$782 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_466$hmac.sv:323$784 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_468$hmac.sv:323$786 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_470$hmac.sv:323$788 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_472$hmac.sv:323$790 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_474$hmac.sv:323$792 ($add).
Removed top 58 bits (of 64) from port B of cell hmac.$verific$add_484$hmac.sv:334$797 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
Removed top 1 bits (of 5) from port A of cell hmac.$flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13038 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13035 ($ne).
Removed top 1 bits (of 13) from mux cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$9877 ($mux).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$9306 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$9306 ($ne).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$9296 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$9296 ($eq).
Removed top 1 bits (of 7) from port A of cell hmac.$flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_180$prim_packer.sv:105$8185 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_178$prim_packer.sv:104$8183 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_173$prim_packer.sv:100$8179 ($shl).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_172$prim_packer.sv:100$8178 ($shr).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_169$prim_packer.sv:99$8175 ($shl).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_168$prim_packer.sv:99$8174 ($shr).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_88$prim_packer.sv:68$8130 ($mux).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_83$prim_packer.sv:66$8126 ($mux).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
Removed top 54 bits (of 55) from port B of cell hmac.$flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_hmac.$verific$equal_283$hmac_core.sv:122$3695 ($eq).
Removed top 1023 bits (of 1024) from port A of cell hmac.$flatten\u_hmac.$verific$Decoder_280$hmac_core.sv:121$3692 ($shl).
Removed top 1 bits (of 10) from port A of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 10) from port B of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$equal_269$hmac_core.sv:116$3684 ($eq).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
Removed top 22 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_137$hmac_pkg.sv:51$8627 ($or).
Removed top 13 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_134$hmac_pkg.sv:51$8624 ($or).
Removed top 2 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_132$hmac_pkg.sv:51$8622 ($or).
Removed top 25 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_118$hmac_pkg.sv:51$8608 ($or).
Removed top 11 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_115$hmac_pkg.sv:51$8605 ($or).
Removed top 6 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_113$hmac_pkg.sv:51$8603 ($or).
Removed top 10 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_77$hmac_pkg.sv:85$8585 ($xor).
Removed top 19 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_52$hmac_pkg.sv:51$8560 ($or).
Removed top 17 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_50$hmac_pkg.sv:51$8558 ($or).
Removed top 3 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_48$hmac_pkg.sv:84$8556 ($xor).
Removed top 18 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_16$hmac_pkg.sv:51$8524 ($or).
Removed top 7 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_14$hmac_pkg.sv:51$8522 ($or).
Removed top 4 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13032 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$12951 ($ne).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$9048 ($eq).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10366 ($shl).
Removed top 28 bits (of 32) from port Y of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10366 ($shl).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11137 ($add).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11139 ($sub).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$12902 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_77$hmac_reg_top.sv:962$7216 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_75$hmac_reg_top.sv:961$7215 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_73$hmac_reg_top.sv:960$7214 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_71$hmac_reg_top.sv:959$7213 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_69$hmac_reg_top.sv:958$7212 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_67$hmac_reg_top.sv:957$7211 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_65$hmac_reg_top.sv:956$7210 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_63$hmac_reg_top.sv:955$7209 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_61$hmac_reg_top.sv:954$7208 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_59$hmac_reg_top.sv:953$7207 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_57$hmac_reg_top.sv:952$7206 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_55$hmac_reg_top.sv:951$7205 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_53$hmac_reg_top.sv:950$7204 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_51$hmac_reg_top.sv:949$7203 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_49$hmac_reg_top.sv:948$7202 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_47$hmac_reg_top.sv:947$7201 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_45$hmac_reg_top.sv:946$7200 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_43$hmac_reg_top.sv:945$7199 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_41$hmac_reg_top.sv:944$7198 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_39$hmac_reg_top.sv:943$7197 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_37$hmac_reg_top.sv:942$7196 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_35$hmac_reg_top.sv:941$7195 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_33$hmac_reg_top.sv:940$7194 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_31$hmac_reg_top.sv:939$7193 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_29$hmac_reg_top.sv:938$7192 ($eq).
Removed top 9 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_27$hmac_reg_top.sv:937$7191 ($eq).
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4501$3474.
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4518$3476.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4526$3477.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n508$7983.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n517$7984.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n567$7987.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n576$7988.
Removed top 3 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2328$4009.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2369$4010.
Removed top 1 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2377$4011.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$verific$n15007$8507.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.\u_pad.$verific$n260$8930.
Removed top 29 bits (of 32) from wire hmac.err_code.
Removed top 2 bits (of 3) from wire hmac.tl_win_d2h[d_opcode].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 6 unused cells and 26 unused wires.
<suppressed ~7 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hmac:
  creating $macc model for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
  creating $macc model for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
  creating $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
  creating $macc model for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
  creating $macc model for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11137 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11139 ($sub).
  creating $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589 ($add).
  creating $macc model for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
  creating $macc model for $verific$add_404$hmac.sv:323$722 ($add).
  creating $macc model for $verific$add_407$hmac.sv:323$725 ($add).
  creating $macc model for $verific$add_411$hmac.sv:323$729 ($add).
  creating $macc model for $verific$add_416$hmac.sv:323$734 ($add).
  creating $macc model for $verific$add_422$hmac.sv:323$740 ($add).
  creating $macc model for $verific$add_424$hmac.sv:323$742 ($add).
  creating $macc model for $verific$add_426$hmac.sv:323$744 ($add).
  creating $macc model for $verific$add_428$hmac.sv:323$746 ($add).
  creating $macc model for $verific$add_430$hmac.sv:323$748 ($add).
  creating $macc model for $verific$add_432$hmac.sv:323$750 ($add).
  creating $macc model for $verific$add_434$hmac.sv:323$752 ($add).
  creating $macc model for $verific$add_436$hmac.sv:323$754 ($add).
  creating $macc model for $verific$add_438$hmac.sv:323$756 ($add).
  creating $macc model for $verific$add_440$hmac.sv:323$758 ($add).
  creating $macc model for $verific$add_442$hmac.sv:323$760 ($add).
  creating $macc model for $verific$add_444$hmac.sv:323$762 ($add).
  creating $macc model for $verific$add_446$hmac.sv:323$764 ($add).
  creating $macc model for $verific$add_448$hmac.sv:323$766 ($add).
  creating $macc model for $verific$add_450$hmac.sv:323$768 ($add).
  creating $macc model for $verific$add_452$hmac.sv:323$770 ($add).
  creating $macc model for $verific$add_454$hmac.sv:323$772 ($add).
  creating $macc model for $verific$add_456$hmac.sv:323$774 ($add).
  creating $macc model for $verific$add_458$hmac.sv:323$776 ($add).
  creating $macc model for $verific$add_460$hmac.sv:323$778 ($add).
  creating $macc model for $verific$add_462$hmac.sv:323$780 ($add).
  creating $macc model for $verific$add_464$hmac.sv:323$782 ($add).
  creating $macc model for $verific$add_466$hmac.sv:323$784 ($add).
  creating $macc model for $verific$add_468$hmac.sv:323$786 ($add).
  creating $macc model for $verific$add_470$hmac.sv:323$788 ($add).
  creating $macc model for $verific$add_472$hmac.sv:323$790 ($add).
  creating $macc model for $verific$add_474$hmac.sv:323$792 ($add).
  creating $macc model for $verific$add_484$hmac.sv:334$797 ($add).
  merging $macc model for $verific$add_472$hmac.sv:323$790 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_470$hmac.sv:323$788 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_468$hmac.sv:323$786 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_466$hmac.sv:323$784 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_464$hmac.sv:323$782 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_462$hmac.sv:323$780 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_460$hmac.sv:323$778 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_458$hmac.sv:323$776 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_456$hmac.sv:323$774 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_454$hmac.sv:323$772 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_452$hmac.sv:323$770 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_450$hmac.sv:323$768 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_448$hmac.sv:323$766 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_446$hmac.sv:323$764 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_444$hmac.sv:323$762 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_442$hmac.sv:323$760 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_440$hmac.sv:323$758 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_438$hmac.sv:323$756 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_436$hmac.sv:323$754 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_434$hmac.sv:323$752 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_432$hmac.sv:323$750 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_430$hmac.sv:323$748 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_428$hmac.sv:323$746 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_426$hmac.sv:323$744 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_424$hmac.sv:323$742 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_422$hmac.sv:323$740 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_416$hmac.sv:323$734 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_411$hmac.sv:323$729 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_407$hmac.sv:323$725 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_404$hmac.sv:323$722 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 into $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641.
  merging $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 into $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718.
  merging $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 into $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122.
  merging $macc model for $verific$add_474$hmac.sv:323$792 into $verific$add_484$hmac.sv:334$797.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675.
  creating $alu model for $macc $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11139.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11137.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734.
  creating $alu model for $macc $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705.
  creating $macc cell for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641: $auto$alumacc.cc:365:replace_macc$14980
  creating $macc cell for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718: $auto$alumacc.cc:365:replace_macc$14981
  creating $macc cell for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589: $auto$alumacc.cc:365:replace_macc$14982
  creating $macc cell for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620: $auto$alumacc.cc:365:replace_macc$14983
  creating $macc cell for $verific$add_484$hmac.sv:334$797: $auto$alumacc.cc:365:replace_macc$14984
  creating $macc cell for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122: $auto$alumacc.cc:365:replace_macc$14985
  creating $alu model for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le): merged with $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206.
  creating $alu model for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808 ($le): new $alu
  creating $alu model for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702 ($lt): new $alu
  creating $alu cell for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702: $auto$alumacc.cc:485:replace_alu$14991
  creating $alu cell for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808: $auto$alumacc.cc:485:replace_alu$15002
  creating $alu cell for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128: $auto$alumacc.cc:485:replace_alu$15015
  creating $alu cell for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206, $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124: $auto$alumacc.cc:485:replace_alu$15028
  creating $alu cell for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742: $auto$alumacc.cc:485:replace_alu$15043
  creating $alu cell for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705: $auto$alumacc.cc:485:replace_alu$15052
  creating $alu cell for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715: $auto$alumacc.cc:485:replace_alu$15055
  creating $alu cell for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730: $auto$alumacc.cc:485:replace_alu$15058
  creating $alu cell for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691: $auto$alumacc.cc:485:replace_alu$15061
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734: $auto$alumacc.cc:485:replace_alu$15064
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742: $auto$alumacc.cc:485:replace_alu$15067
  creating $alu cell for $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716: $auto$alumacc.cc:485:replace_alu$15070
  creating $alu cell for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654: $auto$alumacc.cc:485:replace_alu$15073
  creating $alu cell for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655: $auto$alumacc.cc:485:replace_alu$15076
  creating $alu cell for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656: $auto$alumacc.cc:485:replace_alu$15079
  creating $alu cell for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657: $auto$alumacc.cc:485:replace_alu$15082
  creating $alu cell for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653: $auto$alumacc.cc:485:replace_alu$15085
  creating $alu cell for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658: $auto$alumacc.cc:485:replace_alu$15088
  creating $alu cell for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659: $auto$alumacc.cc:485:replace_alu$15091
  creating $alu cell for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125: $auto$alumacc.cc:485:replace_alu$15094
  creating $alu cell for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129: $auto$alumacc.cc:485:replace_alu$15097
  creating $alu cell for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652: $auto$alumacc.cc:485:replace_alu$15100
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11137: $auto$alumacc.cc:485:replace_alu$15103
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11139: $auto$alumacc.cc:485:replace_alu$15106
  creating $alu cell for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668: $auto$alumacc.cc:485:replace_alu$15109
  creating $alu cell for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993: $auto$alumacc.cc:485:replace_alu$15112
  creating $alu cell for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675: $auto$alumacc.cc:485:replace_alu$15115
  creating $alu cell for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640: $auto$alumacc.cc:485:replace_alu$15118
  created 28 $alu and 6 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~381 debug messages>
Removed a total of 127 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~103 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14976: { $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $auto$rtlil.cc:2398:Or$14941 $auto$rtlil.cc:2398:Or$14949 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13270: { $auto$rtlil.cc:2398:Or$13229 $auto$rtlil.cc:2398:Or$13239 $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13328: { $auto$rtlil.cc:2398:Or$13229 $auto$rtlil.cc:2398:Or$13239 $auto$rtlil.cc:2398:Or$13263 $flatten\u_hmac.$verific$n1319$3451 [277:275] $flatten\u_hmac.$verific$n1319$3451 [272:270] $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] $auto$rtlil.cc:2398:Or$13253 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13324: { $auto$rtlil.cc:2398:Or$13281 $auto$rtlil.cc:2398:Or$13291 $flatten\u_hmac.$verific$n1319$3451 [287:285] $flatten\u_hmac.$verific$n1319$3451 [282:280] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13214: { $auto$rtlil.cc:2398:Or$13171 $auto$rtlil.cc:2398:Or$13181 $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13206: { $flatten\u_hmac.$verific$n1319$3451 [253:251] $flatten\u_hmac.$verific$n1319$3451 [245:243] $flatten\u_hmac.$verific$n1319$3451 [237:235] $flatten\u_hmac.$verific$n1319$3451 [229:227] $flatten\u_hmac.$verific$n1319$3451 [221:219] $flatten\u_hmac.$verific$n1319$3451 [213:211] $flatten\u_hmac.$verific$n1319$3451 [205:203] $flatten\u_hmac.$verific$n1319$3451 [197:195] $flatten\u_hmac.$verific$n1319$3451 [189:187] $flatten\u_hmac.$verific$n1319$3451 [181:179] $flatten\u_hmac.$verific$n1319$3451 [173:171] $flatten\u_hmac.$verific$n1319$3451 [165:163] $flatten\u_hmac.$verific$n1319$3451 [157:155] $flatten\u_hmac.$verific$n1319$3451 [149:147] $flatten\u_hmac.$verific$n1319$3451 [141:139] $flatten\u_hmac.$verific$n1319$3451 [133:131] $flatten\u_hmac.$verific$n1319$3451 [125:123] $flatten\u_hmac.$verific$n1319$3451 [117:115] $flatten\u_hmac.$verific$n1319$3451 [109:107] $flatten\u_hmac.$verific$n1319$3451 [101:99] $flatten\u_hmac.$verific$n1319$3451 [93:91] $flatten\u_hmac.$verific$n1319$3451 [85:83] $flatten\u_hmac.$verific$n1319$3451 [77:75] $flatten\u_hmac.$verific$n1319$3451 [69:67] $flatten\u_hmac.$verific$n1319$3451 [61:59] $flatten\u_hmac.$verific$n1319$3451 [53:51] $flatten\u_hmac.$verific$n1319$3451 [45:43] $flatten\u_hmac.$verific$n1319$3451 [37:35] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13210: { $flatten\u_hmac.$verific$n1319$3451 [250:248] $flatten\u_hmac.$verific$n1319$3451 [242:240] $flatten\u_hmac.$verific$n1319$3451 [234:232] $flatten\u_hmac.$verific$n1319$3451 [226:224] $flatten\u_hmac.$verific$n1319$3451 [218:216] $flatten\u_hmac.$verific$n1319$3451 [210:208] $flatten\u_hmac.$verific$n1319$3451 [202:200] $flatten\u_hmac.$verific$n1319$3451 [194:192] $flatten\u_hmac.$verific$n1319$3451 [186:184] $flatten\u_hmac.$verific$n1319$3451 [178:176] $flatten\u_hmac.$verific$n1319$3451 [170:168] $flatten\u_hmac.$verific$n1319$3451 [162:160] $flatten\u_hmac.$verific$n1319$3451 [154:152] $flatten\u_hmac.$verific$n1319$3451 [146:144] $flatten\u_hmac.$verific$n1319$3451 [138:136] $flatten\u_hmac.$verific$n1319$3451 [130:128] $flatten\u_hmac.$verific$n1319$3451 [122:120] $flatten\u_hmac.$verific$n1319$3451 [114:112] $flatten\u_hmac.$verific$n1319$3451 [106:104] $flatten\u_hmac.$verific$n1319$3451 [98:96] $flatten\u_hmac.$verific$n1319$3451 [90:88] $flatten\u_hmac.$verific$n1319$3451 [82:80] $flatten\u_hmac.$verific$n1319$3451 [74:72] $flatten\u_hmac.$verific$n1319$3451 [66:64] $flatten\u_hmac.$verific$n1319$3451 [58:56] $flatten\u_hmac.$verific$n1319$3451 [50:48] $flatten\u_hmac.$verific$n1319$3451 [42:40] $flatten\u_hmac.$verific$n1319$3451 [34:32] $auto$rtlil.cc:2398:Or$13195 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13160: { $auto$rtlil.cc:2398:Or$13129 $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13119 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13218: { $auto$rtlil.cc:2398:Or$13129 $auto$rtlil.cc:2398:Or$13153 $auto$rtlil.cc:2398:Or$13143 $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13119 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13332: { $auto$rtlil.cc:2398:Or$13171 $auto$rtlil.cc:2398:Or$13129 $auto$rtlil.cc:2398:Or$13153 $auto$rtlil.cc:2398:Or$13181 $auto$rtlil.cc:2398:Or$13143 $flatten\u_hmac.$verific$n1319$3451 [257:256] $flatten\u_hmac.$verific$n1319$3451 [254:248] $flatten\u_hmac.$verific$n1319$3451 [246:240] $flatten\u_hmac.$verific$n1319$3451 [238:232] $flatten\u_hmac.$verific$n1319$3451 [230:224] $flatten\u_hmac.$verific$n1319$3451 [222:216] $flatten\u_hmac.$verific$n1319$3451 [214:208] $flatten\u_hmac.$verific$n1319$3451 [206:200] $flatten\u_hmac.$verific$n1319$3451 [198:192] $flatten\u_hmac.$verific$n1319$3451 [190:184] $flatten\u_hmac.$verific$n1319$3451 [182:176] $flatten\u_hmac.$verific$n1319$3451 [174:168] $flatten\u_hmac.$verific$n1319$3451 [166:160] $flatten\u_hmac.$verific$n1319$3451 [158:152] $flatten\u_hmac.$verific$n1319$3451 [150:144] $flatten\u_hmac.$verific$n1319$3451 [142:136] $flatten\u_hmac.$verific$n1319$3451 [134:128] $flatten\u_hmac.$verific$n1319$3451 [126:120] $flatten\u_hmac.$verific$n1319$3451 [118:112] $flatten\u_hmac.$verific$n1319$3451 [110:104] $flatten\u_hmac.$verific$n1319$3451 [102:96] $flatten\u_hmac.$verific$n1319$3451 [94:88] $flatten\u_hmac.$verific$n1319$3451 [86:80] $flatten\u_hmac.$verific$n1319$3451 [78:72] $flatten\u_hmac.$verific$n1319$3451 [70:64] $flatten\u_hmac.$verific$n1319$3451 [62:56] $flatten\u_hmac.$verific$n1319$3451 [54:48] $flatten\u_hmac.$verific$n1319$3451 [46:40] $flatten\u_hmac.$verific$n1319$3451 [38:32] $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13119 $auto$rtlil.cc:2398:Or$13195 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13560: { $auto$rtlil.cc:2398:Or$13229 $auto$rtlil.cc:2398:Or$13239 $auto$rtlil.cc:2398:Or$13263 $auto$rtlil.cc:2398:Or$13171 $auto$rtlil.cc:2398:Or$13129 $auto$rtlil.cc:2398:Or$13281 $auto$rtlil.cc:2398:Or$13153 $auto$rtlil.cc:2398:Or$13291 $auto$rtlil.cc:2398:Or$13305 $auto$rtlil.cc:2398:Or$13181 $auto$rtlil.cc:2398:Or$13143 $flatten\u_hmac.$verific$n1319$3451 [298:290] $flatten\u_hmac.$verific$n1319$3451 [287:285] $flatten\u_hmac.$verific$n1319$3451 [282:280] $flatten\u_hmac.$verific$n1319$3451 [277:275] $flatten\u_hmac.$verific$n1319$3451 [272:270] $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] $flatten\u_hmac.$verific$n1319$3451 [257:256] $flatten\u_hmac.$verific$n1319$3451 [254:248] $flatten\u_hmac.$verific$n1319$3451 [246:240] $flatten\u_hmac.$verific$n1319$3451 [238:232] $flatten\u_hmac.$verific$n1319$3451 [230:224] $flatten\u_hmac.$verific$n1319$3451 [222:216] $flatten\u_hmac.$verific$n1319$3451 [214:208] $flatten\u_hmac.$verific$n1319$3451 [206:200] $flatten\u_hmac.$verific$n1319$3451 [198:192] $flatten\u_hmac.$verific$n1319$3451 [190:184] $flatten\u_hmac.$verific$n1319$3451 [182:176] $flatten\u_hmac.$verific$n1319$3451 [174:168] $flatten\u_hmac.$verific$n1319$3451 [166:160] $flatten\u_hmac.$verific$n1319$3451 [158:152] $flatten\u_hmac.$verific$n1319$3451 [150:144] $flatten\u_hmac.$verific$n1319$3451 [142:136] $flatten\u_hmac.$verific$n1319$3451 [134:128] $flatten\u_hmac.$verific$n1319$3451 [126:120] $flatten\u_hmac.$verific$n1319$3451 [118:112] $flatten\u_hmac.$verific$n1319$3451 [110:104] $flatten\u_hmac.$verific$n1319$3451 [102:96] $flatten\u_hmac.$verific$n1319$3451 [94:88] $flatten\u_hmac.$verific$n1319$3451 [86:80] $flatten\u_hmac.$verific$n1319$3451 [78:72] $flatten\u_hmac.$verific$n1319$3451 [70:64] $flatten\u_hmac.$verific$n1319$3451 [62:56] $flatten\u_hmac.$verific$n1319$3451 [54:48] $flatten\u_hmac.$verific$n1319$3451 [46:40] $flatten\u_hmac.$verific$n1319$3451 [38:32] $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13253 $auto$rtlil.cc:2398:Or$13119 $auto$rtlil.cc:2398:Or$13195 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13384: { $auto$rtlil.cc:2398:Or$13343 $auto$rtlil.cc:2398:Or$13353 $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13442: { $auto$rtlil.cc:2398:Or$13367 $auto$rtlil.cc:2398:Or$13377 $auto$rtlil.cc:2398:Or$13343 $auto$rtlil.cc:2398:Or$13353 $flatten\u_hmac.$verific$n1319$3451 [318:316] $flatten\u_hmac.$verific$n1319$3451 [313:311] $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13438: { $auto$rtlil.cc:2398:Or$13395 $auto$rtlil.cc:2398:Or$13405 $flatten\u_hmac.$verific$n1319$3451 [328:326] $flatten\u_hmac.$verific$n1319$3451 [323:321] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13556: { $auto$rtlil.cc:2398:Or$13367 $auto$rtlil.cc:2398:Or$13377 $auto$rtlil.cc:2398:Or$13395 $auto$rtlil.cc:2398:Or$13405 $auto$rtlil.cc:2398:Or$13419 $auto$rtlil.cc:2398:Or$13343 $auto$rtlil.cc:2398:Or$13353 $flatten\u_hmac.$verific$n1319$3451 [339:331] $flatten\u_hmac.$verific$n1319$3451 [328:326] $flatten\u_hmac.$verific$n1319$3451 [323:321] $flatten\u_hmac.$verific$n1319$3451 [318:316] $flatten\u_hmac.$verific$n1319$3451 [313:311] $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13494: { $auto$rtlil.cc:2398:Or$13453 $auto$rtlil.cc:2398:Or$13463 $flatten\u_hmac.$verific$n1319$3451 [349:347] $flatten\u_hmac.$verific$n1319$3451 [344:342] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13552: { $auto$rtlil.cc:2398:Or$13453 $auto$rtlil.cc:2398:Or$13463 $auto$rtlil.cc:2398:Or$13487 $auto$rtlil.cc:2398:Or$13477 $flatten\u_hmac.$verific$n1319$3451 [359:357] $flatten\u_hmac.$verific$n1319$3451 [354:352] $flatten\u_hmac.$verific$n1319$3451 [349:347] $flatten\u_hmac.$verific$n1319$3451 [344:342] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13548: { $auto$rtlil.cc:2398:Or$13515 $auto$rtlil.cc:2398:Or$13505 $flatten\u_hmac.$verific$n1319$3451 [369:367] $flatten\u_hmac.$verific$n1319$3451 [364:362] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14016: { $auto$rtlil.cc:2398:Or$13367 $auto$rtlil.cc:2398:Or$13377 $auto$rtlil.cc:2398:Or$13395 $auto$rtlil.cc:2398:Or$13405 $auto$rtlil.cc:2398:Or$13419 $auto$rtlil.cc:2398:Or$13453 $auto$rtlil.cc:2398:Or$13463 $auto$rtlil.cc:2398:Or$13229 $auto$rtlil.cc:2398:Or$13239 $auto$rtlil.cc:2398:Or$13263 $auto$rtlil.cc:2398:Or$13171 $auto$rtlil.cc:2398:Or$13129 $auto$rtlil.cc:2398:Or$13529 $auto$rtlil.cc:2398:Or$13515 $auto$rtlil.cc:2398:Or$13505 $auto$rtlil.cc:2398:Or$13487 $auto$rtlil.cc:2398:Or$13477 $auto$rtlil.cc:2398:Or$13281 $auto$rtlil.cc:2398:Or$13343 $auto$rtlil.cc:2398:Or$13353 $auto$rtlil.cc:2398:Or$13153 $auto$rtlil.cc:2398:Or$13291 $auto$rtlil.cc:2398:Or$13305 $auto$rtlil.cc:2398:Or$13181 $auto$rtlil.cc:2398:Or$13143 $flatten\u_hmac.$verific$n1319$3451 [380:372] $flatten\u_hmac.$verific$n1319$3451 [369:367] $flatten\u_hmac.$verific$n1319$3451 [364:362] $flatten\u_hmac.$verific$n1319$3451 [359:357] $flatten\u_hmac.$verific$n1319$3451 [354:352] $flatten\u_hmac.$verific$n1319$3451 [349:347] $flatten\u_hmac.$verific$n1319$3451 [344:342] $flatten\u_hmac.$verific$n1319$3451 [339:331] $flatten\u_hmac.$verific$n1319$3451 [328:326] $flatten\u_hmac.$verific$n1319$3451 [323:321] $flatten\u_hmac.$verific$n1319$3451 [318:316] $flatten\u_hmac.$verific$n1319$3451 [313:311] $flatten\u_hmac.$verific$n1319$3451 [308:306] $flatten\u_hmac.$verific$n1319$3451 [303:301] $flatten\u_hmac.$verific$n1319$3451 [298:290] $flatten\u_hmac.$verific$n1319$3451 [287:285] $flatten\u_hmac.$verific$n1319$3451 [282:280] $flatten\u_hmac.$verific$n1319$3451 [277:275] $flatten\u_hmac.$verific$n1319$3451 [272:270] $flatten\u_hmac.$verific$n1319$3451 [267:265] $flatten\u_hmac.$verific$n1319$3451 [262:260] $flatten\u_hmac.$verific$n1319$3451 [257:256] $flatten\u_hmac.$verific$n1319$3451 [254:248] $flatten\u_hmac.$verific$n1319$3451 [246:240] $flatten\u_hmac.$verific$n1319$3451 [238:232] $flatten\u_hmac.$verific$n1319$3451 [230:224] $flatten\u_hmac.$verific$n1319$3451 [222:216] $flatten\u_hmac.$verific$n1319$3451 [214:208] $flatten\u_hmac.$verific$n1319$3451 [206:200] $flatten\u_hmac.$verific$n1319$3451 [198:192] $flatten\u_hmac.$verific$n1319$3451 [190:184] $flatten\u_hmac.$verific$n1319$3451 [182:176] $flatten\u_hmac.$verific$n1319$3451 [174:168] $flatten\u_hmac.$verific$n1319$3451 [166:160] $flatten\u_hmac.$verific$n1319$3451 [158:152] $flatten\u_hmac.$verific$n1319$3451 [150:144] $flatten\u_hmac.$verific$n1319$3451 [142:136] $flatten\u_hmac.$verific$n1319$3451 [134:128] $flatten\u_hmac.$verific$n1319$3451 [126:120] $flatten\u_hmac.$verific$n1319$3451 [118:112] $flatten\u_hmac.$verific$n1319$3451 [110:104] $flatten\u_hmac.$verific$n1319$3451 [102:96] $flatten\u_hmac.$verific$n1319$3451 [94:88] $flatten\u_hmac.$verific$n1319$3451 [86:80] $flatten\u_hmac.$verific$n1319$3451 [78:72] $flatten\u_hmac.$verific$n1319$3451 [70:64] $flatten\u_hmac.$verific$n1319$3451 [62:56] $flatten\u_hmac.$verific$n1319$3451 [54:48] $flatten\u_hmac.$verific$n1319$3451 [46:40] $flatten\u_hmac.$verific$n1319$3451 [38:32] $flatten\u_hmac.$verific$n1319$3451 [29:27] $flatten\u_hmac.$verific$n1319$3451 [24:22] $flatten\u_hmac.$verific$n1319$3451 [19:17] $flatten\u_hmac.$verific$n1319$3451 [14:12] $flatten\u_hmac.$verific$n1319$3451 [9:7] $flatten\u_hmac.$verific$n1319$3451 [4:2] $auto$rtlil.cc:2398:Or$13253 $auto$rtlil.cc:2398:Or$13119 $auto$rtlil.cc:2398:Or$13195 }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13612: { $auto$rtlil.cc:2398:Or$13571 $auto$rtlil.cc:2398:Or$13581 $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13670: { $auto$rtlil.cc:2398:Or$13571 $auto$rtlil.cc:2398:Or$13581 $auto$rtlil.cc:2398:Or$13595 $auto$rtlil.cc:2398:Or$13605 $flatten\u_hmac.$verific$n1319$3451 [400:398] $flatten\u_hmac.$verific$n1319$3451 [395:393] $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13666: { $auto$rtlil.cc:2398:Or$13623 $auto$rtlil.cc:2398:Or$13633 $flatten\u_hmac.$verific$n1319$3451 [410:408] $flatten\u_hmac.$verific$n1319$3451 [405:403] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13784: { $auto$rtlil.cc:2398:Or$13571 $auto$rtlil.cc:2398:Or$13581 $auto$rtlil.cc:2398:Or$13595 $auto$rtlil.cc:2398:Or$13605 $auto$rtlil.cc:2398:Or$13623 $auto$rtlil.cc:2398:Or$13633 $auto$rtlil.cc:2398:Or$13647 $flatten\u_hmac.$verific$n1319$3451 [421:413] $flatten\u_hmac.$verific$n1319$3451 [410:408] $flatten\u_hmac.$verific$n1319$3451 [405:403] $flatten\u_hmac.$verific$n1319$3451 [400:398] $flatten\u_hmac.$verific$n1319$3451 [395:393] $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13722: { $auto$rtlil.cc:2398:Or$13681 $auto$rtlil.cc:2398:Or$13691 $flatten\u_hmac.$verific$n1319$3451 [431:429] $flatten\u_hmac.$verific$n1319$3451 [426:424] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13780: { $auto$rtlil.cc:2398:Or$13681 $auto$rtlil.cc:2398:Or$13691 $auto$rtlil.cc:2398:Or$13705 $auto$rtlil.cc:2398:Or$13715 $flatten\u_hmac.$verific$n1319$3451 [441:439] $flatten\u_hmac.$verific$n1319$3451 [436:434] $flatten\u_hmac.$verific$n1319$3451 [431:429] $flatten\u_hmac.$verific$n1319$3451 [426:424] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13776: { $auto$rtlil.cc:2398:Or$13733 $auto$rtlil.cc:2398:Or$13743 $flatten\u_hmac.$verific$n1319$3451 [451:449] $flatten\u_hmac.$verific$n1319$3451 [446:444] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14012: { $auto$rtlil.cc:2398:Or$13571 $auto$rtlil.cc:2398:Or$13581 $auto$rtlil.cc:2398:Or$13595 $auto$rtlil.cc:2398:Or$13605 $auto$rtlil.cc:2398:Or$13623 $auto$rtlil.cc:2398:Or$13633 $auto$rtlil.cc:2398:Or$13647 $auto$rtlil.cc:2398:Or$13681 $auto$rtlil.cc:2398:Or$13691 $auto$rtlil.cc:2398:Or$13705 $auto$rtlil.cc:2398:Or$13715 $auto$rtlil.cc:2398:Or$13733 $auto$rtlil.cc:2398:Or$13743 $auto$rtlil.cc:2398:Or$13757 $flatten\u_hmac.$verific$n1319$3451 [462:454] $flatten\u_hmac.$verific$n1319$3451 [451:449] $flatten\u_hmac.$verific$n1319$3451 [446:444] $flatten\u_hmac.$verific$n1319$3451 [441:439] $flatten\u_hmac.$verific$n1319$3451 [436:434] $flatten\u_hmac.$verific$n1319$3451 [431:429] $flatten\u_hmac.$verific$n1319$3451 [426:424] $flatten\u_hmac.$verific$n1319$3451 [421:413] $flatten\u_hmac.$verific$n1319$3451 [410:408] $flatten\u_hmac.$verific$n1319$3451 [405:403] $flatten\u_hmac.$verific$n1319$3451 [400:398] $flatten\u_hmac.$verific$n1319$3451 [395:393] $flatten\u_hmac.$verific$n1319$3451 [390:388] $flatten\u_hmac.$verific$n1319$3451 [385:383] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13836: { $auto$rtlil.cc:2398:Or$13795 $auto$rtlil.cc:2398:Or$13805 $flatten\u_hmac.$verific$n1319$3451 [472:470] $flatten\u_hmac.$verific$n1319$3451 [467:465] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13894: { $auto$rtlil.cc:2398:Or$13795 $auto$rtlil.cc:2398:Or$13805 $auto$rtlil.cc:2398:Or$13819 $auto$rtlil.cc:2398:Or$13829 $flatten\u_hmac.$verific$n1319$3451 [482:480] $flatten\u_hmac.$verific$n1319$3451 [477:475] $flatten\u_hmac.$verific$n1319$3451 [472:470] $flatten\u_hmac.$verific$n1319$3451 [467:465] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13890: { $auto$rtlil.cc:2398:Or$13847 $auto$rtlil.cc:2398:Or$13857 $flatten\u_hmac.$verific$n1319$3451 [492:490] $flatten\u_hmac.$verific$n1319$3451 [487:485] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14008: { $auto$rtlil.cc:2398:Or$13795 $auto$rtlil.cc:2398:Or$13805 $auto$rtlil.cc:2398:Or$13819 $auto$rtlil.cc:2398:Or$13829 $auto$rtlil.cc:2398:Or$13847 $auto$rtlil.cc:2398:Or$13857 $auto$rtlil.cc:2398:Or$13871 $flatten\u_hmac.$verific$n1319$3451 [503:495] $flatten\u_hmac.$verific$n1319$3451 [492:490] $flatten\u_hmac.$verific$n1319$3451 [487:485] $flatten\u_hmac.$verific$n1319$3451 [482:480] $flatten\u_hmac.$verific$n1319$3451 [477:475] $flatten\u_hmac.$verific$n1319$3451 [472:470] $flatten\u_hmac.$verific$n1319$3451 [467:465] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14000: { $auto$rtlil.cc:2398:Or$13957 $auto$rtlil.cc:2398:Or$13967 $flatten\u_hmac.$verific$n1319$3451 [533:531] $flatten\u_hmac.$verific$n1319$3451 [528:526] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$13946: { $auto$rtlil.cc:2398:Or$13905 $auto$rtlil.cc:2398:Or$13915 $flatten\u_hmac.$verific$n1319$3451 [513:511] $flatten\u_hmac.$verific$n1319$3451 [508:506] }
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$14004: { $auto$rtlil.cc:2398:Or$13905 $auto$rtlil.cc:2398:Or$13915 $auto$rtlil.cc:2398:Or$13929 $auto$rtlil.cc:2398:Or$13939 $flatten\u_hmac.$verific$n1319$3451 [523:521] $flatten\u_hmac.$verific$n1319$3451 [518:516] $flatten\u_hmac.$verific$n1319$3451 [513:511] $flatten\u_hmac.$verific$n1319$3451 [508:506] }
  Optimizing cells in module \hmac.
Performed a total of 34 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 71 unused cells and 217 unused wires.
<suppressed ~74 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~104 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== hmac ===

   Number of wires:               3370
   Number of wire bits:          52118
   Number of public wires:        1891
   Number of public wire bits:   18344
   Number of memories:               1
   Number of memory bits:          576
   Number of processes:              0
   Number of cells:               1959
     $adff                          33
     $adffe                         45
     $alu                           28
     $and                          180
     $bmux                          45
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $memrd                          1
     $memwr                          1
     $mux                          881
     $ne                             8
     $not                          304
     $or                           169
     $reduce_and                    18
     $reduce_bool                   21
     $reduce_or                    100
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing hmac.u_msg_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': no output FF found.
Checking read port address `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== hmac ===

   Number of wires:               3370
   Number of wire bits:          52118
   Number of public wires:        1891
   Number of public wire bits:   18344
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1958
     $adff                          33
     $adffe                         45
     $alu                           28
     $and                          180
     $bmux                          45
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $mem_v2                         1
     $mux                          881
     $ne                             8
     $not                          304
     $or                           169
     $reduce_and                    18
     $reduce_bool                   21
     $reduce_or                    100
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> stat

3.24. Printing statistics.

=== hmac ===

   Number of wires:               3370
   Number of wire bits:          52118
   Number of public wires:        1891
   Number of public wire bits:   18344
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1958
     $adff                          33
     $adffe                         45
     $alu                           28
     $and                          180
     $bmux                          45
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $mem_v2                         1
     $mux                          881
     $ne                             8
     $not                          304
     $or                           169
     $reduce_and                    18
     $reduce_bool                   21
     $reduce_or                    100
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $bmux.
Using extmapper maccmap for cells of type $macc.
  add { \u_packer.pos [6:3] 3'000 } (7 bits, unsigned)
  add bits { \u_packer.mask_i [1] \u_packer.mask_i [2] \u_packer.mask_i [3] \u_packer.mask_i [4] \u_packer.mask_i [5] \u_packer.mask_i [6] \u_packer.mask_i [7] \u_packer.mask_i [8] \u_packer.mask_i [9] \u_packer.mask_i [10] \u_packer.mask_i [11] \u_packer.mask_i [12] \u_packer.mask_i [13] \u_packer.mask_i [14] \u_packer.mask_i [15] \u_packer.mask_i [16] \u_packer.mask_i [17] \u_packer.mask_i [18] \u_packer.mask_i [19] \u_packer.mask_i [20] \u_packer.mask_i [21] \u_packer.mask_i [22] \u_packer.mask_i [23] \u_packer.mask_i [24] \u_packer.mask_i [25] \u_packer.mask_i [26] \u_packer.mask_i [27] \u_packer.mask_i [28] \u_packer.mask_i [29] \u_packer.mask_i [30] \u_packer.mask_i [31] \u_packer.mask_i [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$9f4898d8264c91aede998c5978e055c0b827a30c\_80_rs_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n3022$8367 (32 bits, unsigned)
  add \u_sha2.w[9] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n2769$8360 (32 bits, unsigned)
Using template $paramod$be80489e44a49c29884f59fd81c31ed03229cfc1\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:28eef3d355bd746cd7ae719e551dda7ef943ba65$paramod$8a82b9b4854d4ac9f64ebfaad7e074df488b7ce0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3a3d25eaa3461896de147c3b54932cd221283163$paramod$31f6c09afad4bb70652b3d2c25bc24144b57ef41\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_90_alu for cells of type $alu.
Using template $paramod$d597a1d02e4b78ac244cbe0a6bc64f098a6f19e7\_90_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$32ce5ffb851459a5f2775768a2c0303fd89f5fd0\_90_alu for cells of type $alu.
Using template $paramod$f31f04e77f067a6da635d02c4a81c0a799bf18a4\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c9fea32168f3bb760e56d32deee177e0c6d65e37\_90_alu for cells of type $alu.
Using template $paramod$constmap:1a2af468f4014baf82cfca303b41da426fd78247$paramod$b53b42b63dc0e1ad1a9759cc5482fdb9c1c499e4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
  add \u_msg_fifo.gen_normal_fifo.fifo_wptr [3:0] (4 bits, unsigned)
  sub \u_msg_fifo.gen_normal_fifo.fifo_rptr [3:0] (4 bits, unsigned)
  add 5'10000 (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add { \message_length [63:3] 3'000 } (64 bits, unsigned)
  add bits { \u_tlul_adapter.wmask_int[0] [1] \u_tlul_adapter.wmask_int[0] [2] \u_tlul_adapter.wmask_int[0] [3] \u_tlul_adapter.wmask_int[0] [4] \u_tlul_adapter.wmask_int[0] [5] \u_tlul_adapter.wmask_int[0] [6] \u_tlul_adapter.wmask_int[0] [7] \u_tlul_adapter.wmask_int[0] [8] \u_tlul_adapter.wmask_int[0] [9] \u_tlul_adapter.wmask_int[0] [10] \u_tlul_adapter.wmask_int[0] [11] \u_tlul_adapter.wmask_int[0] [12] \u_tlul_adapter.wmask_int[0] [13] \u_tlul_adapter.wmask_int[0] [14] \u_tlul_adapter.wmask_int[0] [15] \u_tlul_adapter.wmask_int[0] [16] \u_tlul_adapter.wmask_int[0] [17] \u_tlul_adapter.wmask_int[0] [18] \u_tlul_adapter.wmask_int[0] [19] \u_tlul_adapter.wmask_int[0] [20] \u_tlul_adapter.wmask_int[0] [21] \u_tlul_adapter.wmask_int[0] [22] \u_tlul_adapter.wmask_int[0] [23] \u_tlul_adapter.wmask_int[0] [24] \u_tlul_adapter.wmask_int[0] [25] \u_tlul_adapter.wmask_int[0] [26] \u_tlul_adapter.wmask_int[0] [27] \u_tlul_adapter.wmask_int[0] [28] \u_tlul_adapter.wmask_int[0] [29] \u_tlul_adapter.wmask_int[0] [30] \u_tlul_adapter.wmask_int[0] [31] \u_tlul_adapter.wmask_int[0] [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
  add \u_sha2.hash[7] (32 bits, unsigned)
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8372$8398 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8801$8411 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8636$8406 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8970$8416 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9267$8425 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9465$8431 (32 bits, unsigned)
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$cbcb36e96316d2ac7e09e452a9957294e2264d7e\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod$3f5816c888d561f8e32a8977eece62cb643241f3\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~28680 debug messages>

yosys> stat

3.26. Printing statistics.

=== hmac ===

   Number of wires:               7070
   Number of wire bits:         132599
   Number of public wires:        1891
   Number of public wire bits:   18344
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              52514
     $_AND_                       3443
     $_DFFE_PN0P_                 1562
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                    1
     $_DFFE_PP_                     48
     $_DFF_PN0_                    223
     $_DFF_PN1_                      8
     $_MUX_                      35980
     $_NOT_                       1209
     $_OR_                        4675
     $_XOR_                       4999
     $mem_v2                         1
     adder_carry                   364


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~30330 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~5160 debug messages>
Removed a total of 1720 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$19268 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [63], Q = \u_packer.stored_mask [63]).
Adding EN signal on $auto$ff.cc:262:slice$19332 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [63], Q = \u_packer.stored_data [63]).
Adding EN signal on $auto$ff.cc:262:slice$80117 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [2], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$18488 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [6], Q = \u_packer.pos [6]).
Adding EN signal on $auto$ff.cc:262:slice$80116 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$18485 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [3], Q = \u_packer.pos [3]).
Adding EN signal on $auto$ff.cc:262:slice$18486 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [4], Q = \u_packer.pos [4]).
Adding EN signal on $auto$ff.cc:262:slice$18487 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [5], Q = \u_packer.pos [5]).
Adding EN signal on $auto$ff.cc:262:slice$19205 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [0], Q = \u_packer.stored_mask [0]).
Adding EN signal on $auto$ff.cc:262:slice$19206 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [1], Q = \u_packer.stored_mask [1]).
Adding EN signal on $auto$ff.cc:262:slice$19207 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [2], Q = \u_packer.stored_mask [2]).
Adding EN signal on $auto$ff.cc:262:slice$19208 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [3], Q = \u_packer.stored_mask [3]).
Adding EN signal on $auto$ff.cc:262:slice$19209 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [4], Q = \u_packer.stored_mask [4]).
Adding EN signal on $auto$ff.cc:262:slice$19210 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [5], Q = \u_packer.stored_mask [5]).
Adding EN signal on $auto$ff.cc:262:slice$19211 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [6], Q = \u_packer.stored_mask [6]).
Adding EN signal on $auto$ff.cc:262:slice$19212 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [7], Q = \u_packer.stored_mask [7]).
Adding EN signal on $auto$ff.cc:262:slice$19213 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [8], Q = \u_packer.stored_mask [8]).
Adding EN signal on $auto$ff.cc:262:slice$19214 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [9], Q = \u_packer.stored_mask [9]).
Adding EN signal on $auto$ff.cc:262:slice$19215 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [10], Q = \u_packer.stored_mask [10]).
Adding EN signal on $auto$ff.cc:262:slice$19216 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [11], Q = \u_packer.stored_mask [11]).
Adding EN signal on $auto$ff.cc:262:slice$19217 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [12], Q = \u_packer.stored_mask [12]).
Adding EN signal on $auto$ff.cc:262:slice$19218 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [13], Q = \u_packer.stored_mask [13]).
Adding EN signal on $auto$ff.cc:262:slice$19219 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [14], Q = \u_packer.stored_mask [14]).
Adding EN signal on $auto$ff.cc:262:slice$19220 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [15], Q = \u_packer.stored_mask [15]).
Adding EN signal on $auto$ff.cc:262:slice$19221 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [16], Q = \u_packer.stored_mask [16]).
Adding EN signal on $auto$ff.cc:262:slice$19222 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [17], Q = \u_packer.stored_mask [17]).
Adding EN signal on $auto$ff.cc:262:slice$19223 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [18], Q = \u_packer.stored_mask [18]).
Adding EN signal on $auto$ff.cc:262:slice$19224 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [19], Q = \u_packer.stored_mask [19]).
Adding EN signal on $auto$ff.cc:262:slice$19225 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [20], Q = \u_packer.stored_mask [20]).
Adding EN signal on $auto$ff.cc:262:slice$19226 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [21], Q = \u_packer.stored_mask [21]).
Adding EN signal on $auto$ff.cc:262:slice$19227 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [22], Q = \u_packer.stored_mask [22]).
Adding EN signal on $auto$ff.cc:262:slice$19228 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [23], Q = \u_packer.stored_mask [23]).
Adding EN signal on $auto$ff.cc:262:slice$19229 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [24], Q = \u_packer.stored_mask [24]).
Adding EN signal on $auto$ff.cc:262:slice$19230 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [25], Q = \u_packer.stored_mask [25]).
Adding EN signal on $auto$ff.cc:262:slice$19231 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [26], Q = \u_packer.stored_mask [26]).
Adding EN signal on $auto$ff.cc:262:slice$19232 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [27], Q = \u_packer.stored_mask [27]).
Adding EN signal on $auto$ff.cc:262:slice$19233 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [28], Q = \u_packer.stored_mask [28]).
Adding EN signal on $auto$ff.cc:262:slice$19234 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [29], Q = \u_packer.stored_mask [29]).
Adding EN signal on $auto$ff.cc:262:slice$19235 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [30], Q = \u_packer.stored_mask [30]).
Adding EN signal on $auto$ff.cc:262:slice$19236 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [31], Q = \u_packer.stored_mask [31]).
Adding EN signal on $auto$ff.cc:262:slice$19237 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [32], Q = \u_packer.stored_mask [32]).
Adding EN signal on $auto$ff.cc:262:slice$19238 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [33], Q = \u_packer.stored_mask [33]).
Adding EN signal on $auto$ff.cc:262:slice$19239 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [34], Q = \u_packer.stored_mask [34]).
Adding EN signal on $auto$ff.cc:262:slice$19240 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [35], Q = \u_packer.stored_mask [35]).
Adding EN signal on $auto$ff.cc:262:slice$19241 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [36], Q = \u_packer.stored_mask [36]).
Adding EN signal on $auto$ff.cc:262:slice$19242 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [37], Q = \u_packer.stored_mask [37]).
Adding EN signal on $auto$ff.cc:262:slice$19243 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [38], Q = \u_packer.stored_mask [38]).
Adding EN signal on $auto$ff.cc:262:slice$19244 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [39], Q = \u_packer.stored_mask [39]).
Adding EN signal on $auto$ff.cc:262:slice$19245 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [40], Q = \u_packer.stored_mask [40]).
Adding EN signal on $auto$ff.cc:262:slice$19246 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [41], Q = \u_packer.stored_mask [41]).
Adding EN signal on $auto$ff.cc:262:slice$19247 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [42], Q = \u_packer.stored_mask [42]).
Adding EN signal on $auto$ff.cc:262:slice$19248 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [43], Q = \u_packer.stored_mask [43]).
Adding EN signal on $auto$ff.cc:262:slice$19249 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [44], Q = \u_packer.stored_mask [44]).
Adding EN signal on $auto$ff.cc:262:slice$19250 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [45], Q = \u_packer.stored_mask [45]).
Adding EN signal on $auto$ff.cc:262:slice$19251 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [46], Q = \u_packer.stored_mask [46]).
Adding EN signal on $auto$ff.cc:262:slice$19252 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [47], Q = \u_packer.stored_mask [47]).
Adding EN signal on $auto$ff.cc:262:slice$19253 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [48], Q = \u_packer.stored_mask [48]).
Adding EN signal on $auto$ff.cc:262:slice$19254 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [49], Q = \u_packer.stored_mask [49]).
Adding EN signal on $auto$ff.cc:262:slice$19255 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [50], Q = \u_packer.stored_mask [50]).
Adding EN signal on $auto$ff.cc:262:slice$19256 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [51], Q = \u_packer.stored_mask [51]).
Adding EN signal on $auto$ff.cc:262:slice$19257 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [52], Q = \u_packer.stored_mask [52]).
Adding EN signal on $auto$ff.cc:262:slice$19258 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [53], Q = \u_packer.stored_mask [53]).
Adding EN signal on $auto$ff.cc:262:slice$19259 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [54], Q = \u_packer.stored_mask [54]).
Adding EN signal on $auto$ff.cc:262:slice$19260 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [55], Q = \u_packer.stored_mask [55]).
Adding EN signal on $auto$ff.cc:262:slice$19261 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [56], Q = \u_packer.stored_mask [56]).
Adding EN signal on $auto$ff.cc:262:slice$19262 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [57], Q = \u_packer.stored_mask [57]).
Adding EN signal on $auto$ff.cc:262:slice$19263 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [58], Q = \u_packer.stored_mask [58]).
Adding EN signal on $auto$ff.cc:262:slice$19264 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [59], Q = \u_packer.stored_mask [59]).
Adding EN signal on $auto$ff.cc:262:slice$19265 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [60], Q = \u_packer.stored_mask [60]).
Adding EN signal on $auto$ff.cc:262:slice$19266 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [61], Q = \u_packer.stored_mask [61]).
Adding EN signal on $auto$ff.cc:262:slice$19267 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3233$8046 [62], Q = \u_packer.stored_mask [62]).
Adding EN signal on $auto$ff.cc:262:slice$19269 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [0], Q = \u_packer.stored_data [0]).
Adding EN signal on $auto$ff.cc:262:slice$19270 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [1], Q = \u_packer.stored_data [1]).
Adding EN signal on $auto$ff.cc:262:slice$19271 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [2], Q = \u_packer.stored_data [2]).
Adding EN signal on $auto$ff.cc:262:slice$19272 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [3], Q = \u_packer.stored_data [3]).
Adding EN signal on $auto$ff.cc:262:slice$19273 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [4], Q = \u_packer.stored_data [4]).
Adding EN signal on $auto$ff.cc:262:slice$19274 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [5], Q = \u_packer.stored_data [5]).
Adding EN signal on $auto$ff.cc:262:slice$19275 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [6], Q = \u_packer.stored_data [6]).
Adding EN signal on $auto$ff.cc:262:slice$19276 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [7], Q = \u_packer.stored_data [7]).
Adding EN signal on $auto$ff.cc:262:slice$19277 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [8], Q = \u_packer.stored_data [8]).
Adding EN signal on $auto$ff.cc:262:slice$19278 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [9], Q = \u_packer.stored_data [9]).
Adding EN signal on $auto$ff.cc:262:slice$19279 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [10], Q = \u_packer.stored_data [10]).
Adding EN signal on $auto$ff.cc:262:slice$19280 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [11], Q = \u_packer.stored_data [11]).
Adding EN signal on $auto$ff.cc:262:slice$19281 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [12], Q = \u_packer.stored_data [12]).
Adding EN signal on $auto$ff.cc:262:slice$19282 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [13], Q = \u_packer.stored_data [13]).
Adding EN signal on $auto$ff.cc:262:slice$19283 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [14], Q = \u_packer.stored_data [14]).
Adding EN signal on $auto$ff.cc:262:slice$19284 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [15], Q = \u_packer.stored_data [15]).
Adding EN signal on $auto$ff.cc:262:slice$19285 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [16], Q = \u_packer.stored_data [16]).
Adding EN signal on $auto$ff.cc:262:slice$19286 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [17], Q = \u_packer.stored_data [17]).
Adding EN signal on $auto$ff.cc:262:slice$19287 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [18], Q = \u_packer.stored_data [18]).
Adding EN signal on $auto$ff.cc:262:slice$19288 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [19], Q = \u_packer.stored_data [19]).
Adding EN signal on $auto$ff.cc:262:slice$19289 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [20], Q = \u_packer.stored_data [20]).
Adding EN signal on $auto$ff.cc:262:slice$19290 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [21], Q = \u_packer.stored_data [21]).
Adding EN signal on $auto$ff.cc:262:slice$19291 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [22], Q = \u_packer.stored_data [22]).
Adding EN signal on $auto$ff.cc:262:slice$19292 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [23], Q = \u_packer.stored_data [23]).
Adding EN signal on $auto$ff.cc:262:slice$19293 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [24], Q = \u_packer.stored_data [24]).
Adding EN signal on $auto$ff.cc:262:slice$19294 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [25], Q = \u_packer.stored_data [25]).
Adding EN signal on $auto$ff.cc:262:slice$19295 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [26], Q = \u_packer.stored_data [26]).
Adding EN signal on $auto$ff.cc:262:slice$19296 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [27], Q = \u_packer.stored_data [27]).
Adding EN signal on $auto$ff.cc:262:slice$19297 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [28], Q = \u_packer.stored_data [28]).
Adding EN signal on $auto$ff.cc:262:slice$19298 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [29], Q = \u_packer.stored_data [29]).
Adding EN signal on $auto$ff.cc:262:slice$19299 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [30], Q = \u_packer.stored_data [30]).
Adding EN signal on $auto$ff.cc:262:slice$19300 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [31], Q = \u_packer.stored_data [31]).
Adding EN signal on $auto$ff.cc:262:slice$19301 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [32], Q = \u_packer.stored_data [32]).
Adding EN signal on $auto$ff.cc:262:slice$19302 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [33], Q = \u_packer.stored_data [33]).
Adding EN signal on $auto$ff.cc:262:slice$19303 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [34], Q = \u_packer.stored_data [34]).
Adding EN signal on $auto$ff.cc:262:slice$19304 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [35], Q = \u_packer.stored_data [35]).
Adding EN signal on $auto$ff.cc:262:slice$19305 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [36], Q = \u_packer.stored_data [36]).
Adding EN signal on $auto$ff.cc:262:slice$19306 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [37], Q = \u_packer.stored_data [37]).
Adding EN signal on $auto$ff.cc:262:slice$19307 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [38], Q = \u_packer.stored_data [38]).
Adding EN signal on $auto$ff.cc:262:slice$19308 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [39], Q = \u_packer.stored_data [39]).
Adding EN signal on $auto$ff.cc:262:slice$19309 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [40], Q = \u_packer.stored_data [40]).
Adding EN signal on $auto$ff.cc:262:slice$19310 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [41], Q = \u_packer.stored_data [41]).
Adding EN signal on $auto$ff.cc:262:slice$19311 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [42], Q = \u_packer.stored_data [42]).
Adding EN signal on $auto$ff.cc:262:slice$19312 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [43], Q = \u_packer.stored_data [43]).
Adding EN signal on $auto$ff.cc:262:slice$19313 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [44], Q = \u_packer.stored_data [44]).
Adding EN signal on $auto$ff.cc:262:slice$19314 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [45], Q = \u_packer.stored_data [45]).
Adding EN signal on $auto$ff.cc:262:slice$19315 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [46], Q = \u_packer.stored_data [46]).
Adding EN signal on $auto$ff.cc:262:slice$19316 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [47], Q = \u_packer.stored_data [47]).
Adding EN signal on $auto$ff.cc:262:slice$19317 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [48], Q = \u_packer.stored_data [48]).
Adding EN signal on $auto$ff.cc:262:slice$19318 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [49], Q = \u_packer.stored_data [49]).
Adding EN signal on $auto$ff.cc:262:slice$19319 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [50], Q = \u_packer.stored_data [50]).
Adding EN signal on $auto$ff.cc:262:slice$19320 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [51], Q = \u_packer.stored_data [51]).
Adding EN signal on $auto$ff.cc:262:slice$19321 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [52], Q = \u_packer.stored_data [52]).
Adding EN signal on $auto$ff.cc:262:slice$19322 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [53], Q = \u_packer.stored_data [53]).
Adding EN signal on $auto$ff.cc:262:slice$19323 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [54], Q = \u_packer.stored_data [54]).
Adding EN signal on $auto$ff.cc:262:slice$19324 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [55], Q = \u_packer.stored_data [55]).
Adding EN signal on $auto$ff.cc:262:slice$19325 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [56], Q = \u_packer.stored_data [56]).
Adding EN signal on $auto$ff.cc:262:slice$19326 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [57], Q = \u_packer.stored_data [57]).
Adding EN signal on $auto$ff.cc:262:slice$19327 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [58], Q = \u_packer.stored_data [58]).
Adding EN signal on $auto$ff.cc:262:slice$19328 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [59], Q = \u_packer.stored_data [59]).
Adding EN signal on $auto$ff.cc:262:slice$19329 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [60], Q = \u_packer.stored_data [60]).
Adding EN signal on $auto$ff.cc:262:slice$19330 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [61], Q = \u_packer.stored_data [61]).
Adding EN signal on $auto$ff.cc:262:slice$19331 ($_DFF_PN0_) from module hmac (D = $flatten\u_packer.$verific$n3168$8045 [62], Q = \u_packer.stored_data [62]).
Adding EN signal on $auto$ff.cc:262:slice$80115 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.state_q [0]).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 863 unused cells and 3647 unused wires.
<suppressed ~883 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~497 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~1092 debug messages>
Removed a total of 364 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$23234 ($_DFF_PN0_) from module hmac (D = \u_hmac.st_d [0], Q = \u_hmac.st_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$80104 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$80103 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$80050 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [1], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [1]).
Adding EN signal on $auto$ff.cc:262:slice$80049 ($_DFF_PN0_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 488 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~34 debug messages>

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~6435 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~1716 debug messages>
Removed a total of 572 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$17059 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19098 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19104 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19110 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19116 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19122 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16351 ($_DFFE_PN1P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16355 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17021 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17027 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17033 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17039 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17056 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17058 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17062 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17065 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17068 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17071 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17074 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17077 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17080 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17083 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17086 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19094 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19097 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19100 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19103 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19106 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19109 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19112 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19115 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19118 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$19121 ($_DFFE_PN0P_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19121 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19118 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19115 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19112 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19109 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19106 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19103 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19100 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19097 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19094 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17086 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17083 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17080 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17077 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17074 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17071 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17068 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17065 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17062 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17058 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17056 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17039 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17033 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17027 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17021 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16355 ($_DLATCH_N_) from module hmac.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$16351 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19122 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16345 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19116 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19110 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19104 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$19098 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17059 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16018 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$22948 ($_DFFE_PN0P_) from module hmac.

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2116 unused cells and 430 unused wires.
<suppressed ~2153 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3409 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~8436 debug messages>
Removed a total of 2812 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$16342 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16330 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16335 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17332 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16300 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16317 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16284 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16328 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16311 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16309 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16321 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16331 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16329 ($_DFFE_PN0P_) from module hmac (removing D path).
Removing always-active EN on $auto$ff.cc:262:slice$47670 ($_DFFE_PN0P_) from module hmac.
Adding EN signal on $auto$ff.cc:262:slice$45497 ($_DFF_PN0_) from module hmac (D = \u_sha2.u_pad.st_d [0], Q = \u_sha2.u_pad.st_q [0]).
Handling never-active EN on $auto$ff.cc:262:slice$16285 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16322 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17328 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16323 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16310 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17329 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16324 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17330 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16325 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16289 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16287 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16312 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16304 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16292 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16326 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16318 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16288 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16340 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16283 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16305 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16341 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16306 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16307 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16308 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$78665 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$78663 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16302 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16320 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55651 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55649 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55647 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55645 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55643 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55641 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55639 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55637 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55635 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55633 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55631 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55629 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55627 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55625 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55623 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55621 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55619 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55617 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55615 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55613 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16333 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55611 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16301 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16319 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55609 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55607 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55605 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55603 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55601 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55599 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55597 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55595 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16282 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16303 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16286 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16339 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16299 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16290 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16332 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16298 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16316 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16337 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16295 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16338 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16296 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16297 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16327 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16293 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16314 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16294 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16315 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$78666 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$78664 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$78662 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55652 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16336 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55650 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16291 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55648 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55646 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55644 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55642 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55640 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55638 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55636 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55634 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55632 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55630 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55628 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55626 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55624 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55622 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55620 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55618 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55616 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55614 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55612 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55610 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55608 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55606 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55604 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55602 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55600 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55598 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55596 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$55594 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$17331 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16334 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$16313 ($_DFFE_PN0P_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16313 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47670 ($_DFF_PN0_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16334 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17331 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55594 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55596 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55598 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55600 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55602 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55604 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55606 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55608 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55610 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55612 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55614 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55616 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55618 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55620 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55622 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55624 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55626 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55628 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55630 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55632 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55634 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55636 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55638 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55640 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55642 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55644 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55646 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55648 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16291 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55650 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16336 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55652 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78662 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78664 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78666 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16315 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16294 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16314 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$90451 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$90637 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16293 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16327 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16297 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16296 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16338 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16295 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16337 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16316 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16298 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16332 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16290 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16299 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16339 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16286 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16303 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16282 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55595 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55597 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55599 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55601 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55603 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55605 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55607 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55609 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16319 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16301 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55611 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16333 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55613 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55615 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55617 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55619 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55621 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55623 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55625 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55627 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55629 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55631 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55633 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55635 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55637 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55639 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55641 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55643 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55645 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55647 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55649 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$55651 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16320 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16302 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78663 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78665 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16308 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16307 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16306 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16341 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16305 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16283 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16340 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16288 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16318 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16326 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16292 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16304 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16312 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16287 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16289 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16325 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17330 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16324 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17329 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16310 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16323 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17328 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16322 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16285 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16329 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16331 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16321 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16309 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16311 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16328 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16284 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16317 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16300 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17332 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16335 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16330 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$16342 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 5456 unused cells and 919 unused wires.
<suppressed ~5480 debug messages>

3.28.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~489 debug messages>

yosys> opt_merge

3.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff

3.28.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$92557 ($_DFFE_PN0P_) from module hmac (D = \u_sha2.u_pad.st_d [0], Q = \u_sha2.u_pad.st_q [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$45938 ($_DFF_PN0_) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$90681 ($_DFFE_PN0P_) from module hmac.

yosys> opt_clean

3.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 26 unused cells and 180 unused wires.
<suppressed ~34 debug messages>

3.28.15. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~15 debug messages>

yosys> opt_merge

3.28.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.28.18. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 381 unused cells and 66 unused wires.
<suppressed ~383 debug messages>

3.28.20. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~37 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$76008 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$83910
        $auto$simplemap.cc:86:simplemap_bitop$84019

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$80088 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$80072
        $auto$simplemap.cc:278:simplemap_mux$80068

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$80093 in front of them:
        $auto$simplemap.cc:278:simplemap_mux$80073
        $auto$simplemap.cc:278:simplemap_mux$80069


yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:262:slice$45934 ($_DFF_PN0_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$45934 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~6 debug messages>

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:262:slice$45888 ($_DFF_PN0_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$45888 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2 debug messages>

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.30.34. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce -full

3.30.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.30.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.30.38. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.39. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr -full

3.30.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.30.42. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  23 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$92477, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$92397, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$92354, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$90478, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$90452, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$90529, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  129 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13078, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13075, arst=!\rst_ni, srst={ }
  97 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=\u_hmac.round_d, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.31.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$92477, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 5 inputs and 3 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$92397, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 6 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$92354, asynchronously reset by !\rst_ni
Extracted 21 gates and 35 wires to a netlist network with 12 inputs and 12 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$90478, asynchronously reset by !\rst_ni
Extracted 28 gates and 42 wires to a netlist network with 12 inputs and 17 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       17
Removing temp directory.

3.31.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$90452, asynchronously reset by !\rst_ni
Extracted 18 gates and 22 wires to a netlist network with 3 inputs and 5 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$90529, asynchronously reset by !\rst_ni
Extracted 36 gates and 56 wires to a netlist network with 18 inputs and 12 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               MUX cells:        9
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       26
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 91 gates and 95 wires to a netlist network with 4 inputs and 4 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:                OR cells:        6
ABC RESULTS:               AND cells:        6
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       10
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       87
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 129 gates and 183 wires to a netlist network with 53 inputs and 34 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               MUX cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:       21
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               NOT cells:        7
ABC RESULTS:        internal signals:       96
ABC RESULTS:           input signals:       53
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 6 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92845$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 14 gates and 27 wires to a netlist network with 12 inputs and 13 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               AND cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       23
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       13
Removing temp directory.

3.31.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      160
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      256
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13078, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 3 inputs and 4 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13075, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 97 gates and 126 wires to a netlist network with 27 inputs and 18 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:       25
ABC RESULTS:               BUF cells:       10
ABC RESULTS:              NAND cells:       12
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:        internal signals:       81
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       18
Removing temp directory.

3.31.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 15 gates and 26 wires to a netlist network with 10 inputs and 7 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 16 gates and 27 wires to a netlist network with 11 inputs and 8 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_hmac.round_d, asynchronously reset by !\rst_ni
Extracted 26 gates and 30 wires to a netlist network with 3 inputs and 7 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 74 gates and 108 wires to a netlist network with 32 inputs and 32 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:               NOT cells:        8
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:              NAND cells:       13
ABC RESULTS:               AND cells:       11
ABC RESULTS:              ZERO cells:        2
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       44
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       32
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  12 cells in clk=\clk_i, en=$abc$92592$auto$opt_dff.cc:219:make_patterns_logic$92477, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$92645$auto$opt_dff.cc:194:make_patterns_logic$90478, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$92624$auto$opt_dff.cc:194:make_patterns_logic$92354, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$92895$u_reg.intg_err, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$92769$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$92674$auto$opt_dff.cc:219:make_patterns_logic$90529, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$93253$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$93284$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  27 cells in clk=\clk_i, en=$abc$93299$u_hmac.round_d, arst=!\rst_ni, srst={ }
  55 cells in clk=\clk_i, en=$abc$92713$auto$opt_dff.cc:219:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$93129$auto$opt_dff.cc:194:make_patterns_logic$13078, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  8 cells in clk=\clk_i, en=$abc$92845$auto$opt_dff.cc:194:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$93145$auto$opt_dff.cc:194:make_patterns_logic$13075, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$93122$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$92605$auto$opt_dff.cc:219:make_patterns_logic$92397, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$92845$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.32.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92592$auto$opt_dff.cc:219:make_patterns_logic$92477, asynchronously reset by !\rst_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 3 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92645$auto$opt_dff.cc:194:make_patterns_logic$90478, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 12 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       12
Removing temp directory.

3.32.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92624$auto$opt_dff.cc:194:make_patterns_logic$92354, asynchronously reset by !\rst_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 10 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92895$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       52
ABC RESULTS:              XNOR cells:      156
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:                OR cells:        1
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      224
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92769$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 19 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              NAND cells:       17
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        6
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:       19
Removing temp directory.

3.32.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92674$auto$opt_dff.cc:219:make_patterns_logic$90529, asynchronously reset by !\rst_ni
Extracted 43 gates and 57 wires to a netlist network with 14 inputs and 14 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               MUX cells:        4
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               AND cells:        9
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       14
Removing temp directory.

3.32.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93253$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 17 gates and 29 wires to a netlist network with 11 inputs and 8 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93284$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93485$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 5 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93299$u_hmac.round_d, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 7 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               AND cells:        7
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92713$auto$opt_dff.cc:219:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 54 gates and 58 wires to a netlist network with 4 inputs and 4 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:       12
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        6
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       50
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93129$auto$opt_dff.cc:194:make_patterns_logic$13078, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        5
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93472$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 62 gates and 83 wires to a netlist network with 21 inputs and 16 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       20
ABC RESULTS:              NAND cells:       11
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       46
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92845$auto$opt_dff.cc:194:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93145$auto$opt_dff.cc:194:make_patterns_logic$13075, asynchronously reset by !\rst_ni
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93809$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93122$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92605$auto$opt_dff.cc:219:make_patterns_logic$92397, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92845$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 52 gates and 81 wires to a netlist network with 28 inputs and 26 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:       23
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               AND cells:        8
ABC RESULTS:               ONE cells:        1
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       27
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       26
Removing temp directory.

3.32.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 73 gates and 100 wires to a netlist network with 27 inputs and 27 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:               NOT cells:        8
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:       17
ABC RESULTS:        internal signals:       46
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       27
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$abc$93437$abc$92645$auto$opt_dff.cc:194:make_patterns_logic$90478, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$93457$abc$92624$auto$opt_dff.cc:194:make_patterns_logic$92354, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$93472$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$93423$abc$92592$auto$opt_dff.cc:219:make_patterns_logic$92477, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$93485$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$93491$abc$92895$u_reg.intg_err, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=$abc$93717$abc$92769$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$93758$abc$92674$auto$opt_dff.cc:219:make_patterns_logic$90529, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$93800$abc$93253$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$93828$abc$93284$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$93809$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  13 cells in clk=\clk_i, en=$abc$93485$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$93857$abc$93299$u_hmac.round_d, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$93940$abc$93129$auto$opt_dff.cc:194:make_patterns_logic$13078, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$94055$abc$92605$auto$opt_dff.cc:219:make_patterns_logic$92397, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$94030$abc$92845$auto$opt_dff.cc:194:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$93809$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  53 cells in clk=\clk_i, en=$abc$93886$abc$92713$auto$opt_dff.cc:219:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$94073$abc$92845$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$94048$abc$93122$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$93472$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  70 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }

3.33.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93437$abc$92645$auto$opt_dff.cc:194:make_patterns_logic$90478, asynchronously reset by !\rst_ni
Extracted 20 gates and 35 wires to a netlist network with 14 inputs and 12 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93457$abc$92624$auto$opt_dff.cc:194:make_patterns_logic$92354, asynchronously reset by !\rst_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 10 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93472$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93423$abc$92592$auto$opt_dff.cc:219:make_patterns_logic$92477, asynchronously reset by !\rst_ni
Extracted 14 gates and 20 wires to a netlist network with 6 inputs and 4 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93485$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93491$abc$92895$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       41
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              XNOR cells:      165
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      223
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93717$abc$92769$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 68 gates and 101 wires to a netlist network with 33 inputs and 35 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              NAND cells:       27
ABC RESULTS:               AND cells:       12
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:        internal signals:       33
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       35
Removing temp directory.

3.33.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93758$abc$92674$auto$opt_dff.cc:219:make_patterns_logic$90529, asynchronously reset by !\rst_ni
Extracted 33 gates and 45 wires to a netlist network with 12 inputs and 12 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:        6
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93800$abc$93253$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93828$abc$93284$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93809$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        6
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94285$abc$93485$abc$93264$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 4 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93857$abc$93299$u_hmac.round_d, asynchronously reset by !\rst_ni
Extracted 29 gates and 33 wires to a netlist network with 3 inputs and 7 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93940$abc$93129$auto$opt_dff.cc:194:make_patterns_logic$13078, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 4 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94055$abc$92605$auto$opt_dff.cc:219:make_patterns_logic$92397, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 6 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94030$abc$92845$auto$opt_dff.cc:194:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94643$abc$93809$abc$93236$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93886$abc$92713$auto$opt_dff.cc:219:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 52 gates and 56 wires to a netlist network with 4 inputs and 4 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94073$abc$92845$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 21 gates and 40 wires to a netlist network with 18 inputs and 13 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       19
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94048$abc$93122$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93472$abc$93151$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 72 gates and 102 wires to a netlist network with 30 inputs and 18 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       20
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:       18
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       54
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       18
Removing temp directory.

3.33.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 70 gates and 98 wires to a netlist network with 28 inputs and 27 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:               NOT cells:        6
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:                OR cells:        9
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               AND cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       43
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       27
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~4 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$94249$auto$blifparse.cc:362:parse_blif$94250 ($_DFFE_PN0P_) from module hmac.

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 5 unused cells and 3158 unused wires.
<suppressed ~136 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~4 debug messages>

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$94683$auto$blifparse.cc:362:parse_blif$94686 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $abc$94713$auto$blifparse.cc:362:parse_blif$94714 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $abc$94713$auto$blifparse.cc:362:parse_blif$94715 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $abc$94713$auto$blifparse.cc:362:parse_blif$94716 ($_DFFE_PN0P_) from module hmac.
Setting constant 0-bit at position 0 on $abc$94940$auto$blifparse.cc:362:parse_blif$94942 ($_DFF_PN0_) from module hmac.

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 11 unused cells and 17 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~5 debug messages>

3.35.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat

3.35.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$94940$auto$blifparse.cc:362:parse_blif$94943 ($_DFF_PN0_) from module hmac.

yosys> opt_clean

3.35.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 35 unused cells and 40 unused wires.
<suppressed ~36 debug messages>

yosys> opt_expr

3.35.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.35.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $abc$94940$auto$blifparse.cc:362:parse_blif$94941 ($_DFF_PN0_) from module hmac.

yosys> opt_clean

3.35.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.35.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~1 debug messages>

3.35.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.35.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.35.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.35.37. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  52 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$92713$auto$opt_dff.cc:219:make_patterns_logic$13051, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$92845$auto$opt_dff.cc:194:make_patterns_logic$13059, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$92605$auto$opt_dff.cc:219:make_patterns_logic$92397, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$abc$92674$auto$opt_dff.cc:219:make_patterns_logic$90529, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$92592$auto$opt_dff.cc:219:make_patterns_logic$92477, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$92645$auto$opt_dff.cc:194:make_patterns_logic$90478, arst=!\rst_ni, srst={ }

3.36.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 51 gates and 69 wires to a netlist network with 18 inputs and 15 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       17
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               XOR cells:        4
ABC RESULTS:                OR cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       10
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:       36
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 70 gates and 100 wires to a netlist network with 30 inputs and 19 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 12 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOR cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:                OR cells:        7
ABC RESULTS:               AND cells:       18
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              NAND cells:       21
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       51
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       19
Removing temp directory.

3.36.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 69 gates and 103 wires to a netlist network with 33 inputs and 28 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              NAND cells:       28
ABC RESULTS:               XOR cells:        2
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               AND cells:       10
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       28
Removing temp directory.

3.36.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92713$auto$opt_dff.cc:219:make_patterns_logic$13051, asynchronously reset by !\rst_ni
Extracted 51 gates and 55 wires to a netlist network with 4 inputs and 4 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        6
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        7
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       47
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 7 inputs and 7 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92845$auto$opt_dff.cc:194:make_patterns_logic$13059, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92605$auto$opt_dff.cc:219:make_patterns_logic$92397, asynchronously reset by !\rst_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 5 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:        4
ABC RESULTS:              NAND cells:        4
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95311$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 4 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92674$auto$opt_dff.cc:219:make_patterns_logic$90529, asynchronously reset by !\rst_ni
Extracted 32 gates and 44 wires to a netlist network with 12 inputs and 12 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:               MUX cells:        5
ABC RESULTS:              NAND cells:        6
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       12
Removing temp directory.

3.36.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 9 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               XOR cells:       49
ABC RESULTS:              XNOR cells:      157
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:       12
ABC RESULTS:                OR cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:        internal signals:      227
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92592$auto$opt_dff.cc:219:make_patterns_logic$92477, asynchronously reset by !\rst_ni
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 4 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95091$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92645$auto$opt_dff.cc:194:make_patterns_logic$90478, asynchronously reset by !\rst_ni
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 13 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               MUX cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       13
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_8819XK/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 555 gates and 723 wires to a netlist network with 168 inputs and 84 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_8819XK/abc_tmp_1.scr 
ABC:   #Luts =   178  Max Lvl =  19  Avg Lvl =   9.21  [   0.08 sec. at Pass 0]
ABC:   #Luts =   149  Max Lvl =  10  Avg Lvl =   3.50  [   1.45 sec. at Pass 1]
ABC:   #Luts =   144  Max Lvl =  12  Avg Lvl =   3.79  [   0.32 sec. at Pass 2]
ABC:   #Luts =   144  Max Lvl =  12  Avg Lvl =   3.79  [   0.45 sec. at Pass 3]
ABC:   #Luts =   144  Max Lvl =  12  Avg Lvl =   3.79  [   0.41 sec. at Pass 4]
ABC:   #Luts =   144  Max Lvl =  12  Avg Lvl =   3.79  [   0.67 sec. at Pass 5]
ABC:   #Luts =   143  Max Lvl =  12  Avg Lvl =   3.65  [   1.38 sec. at Pass 6]
ABC:   #Luts =   143  Max Lvl =  12  Avg Lvl =   3.65  [   0.44 sec. at Pass 7]
ABC:   #Luts =   143  Max Lvl =  12  Avg Lvl =   3.65  [   0.60 sec. at Pass 8]
ABC:   #Luts =   143  Max Lvl =  12  Avg Lvl =   3.65  [   0.38 sec. at Pass 9]
ABC:   #Luts =   143  Max Lvl =  11  Avg Lvl =   3.52  [   0.64 sec. at Pass 10]
ABC:   #Luts =   143  Max Lvl =  11  Avg Lvl =   3.52  [   0.59 sec. at Pass 11]
ABC:   #Luts =   143  Max Lvl =  11  Avg Lvl =   3.52  [   0.46 sec. at Pass 12]
ABC:   #Luts =   143  Max Lvl =  11  Avg Lvl =   3.52  [   0.57 sec. at Pass 13]
ABC:   #Luts =   143  Max Lvl =  11  Avg Lvl =   3.52  [   2.15 sec. at Pass 14]
ABC:   #Luts =   143  Max Lvl =  11  Avg Lvl =   3.52  [   0.13 sec. at Pass 15]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      140
ABC RESULTS:        internal signals:      471
ABC RESULTS:           input signals:      168
ABC RESULTS:          output signals:       84
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$95365$auto$blifparse.cc:362:parse_blif$95369 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95678$auto$blifparse.cc:362:parse_blif$95679 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$95346$auto$blifparse.cc:362:parse_blif$95350 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95346$auto$blifparse.cc:362:parse_blif$95349 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95346$auto$blifparse.cc:362:parse_blif$95348 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95311$auto$blifparse.cc:362:parse_blif$95312 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$95346$auto$blifparse.cc:362:parse_blif$95347 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95365$auto$blifparse.cc:362:parse_blif$95367 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95387$auto$blifparse.cc:362:parse_blif$95388 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$95365$auto$blifparse.cc:362:parse_blif$95368 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$95365$auto$blifparse.cc:362:parse_blif$95366 ($_DFFE_PP_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $abc$95387$auto$blifparse.cc:362:parse_blif$95388 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$95311$auto$blifparse.cc:362:parse_blif$95312 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$95678$auto$blifparse.cc:362:parse_blif$95679 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 7 unused cells and 1701 unused wires.
<suppressed ~76 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.39.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.39.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.39.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.39.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.39.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 5 inverters.

yosys> stat

3.41. Printing statistics.

=== hmac ===

   Number of wires:               1767
   Number of wire bits:          17474
   Number of public wires:        1607
   Number of public wire bits:   17306
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                189
     $_DFFE_PN0P_                   30
     $_DFFE_PN1P_                    4
     $_DFFE_PP_                     12
     $_DFF_PN0_                     16
     $_DFF_PN1_                      1
     $lut                          123
     $mux                            3


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== hmac ===

   Number of wires:               1767
   Number of wire bits:          17474
   Number of public wires:        1607
   Number of public wire bits:   17306
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                189
     $_DFFE_PN0P_                   30
     $_DFFE_PN1P_                    4
     $_DFFE_PP0P_                   12
     $_DFF_PN0_                     16
     $_DFF_PN1_                      1
     $lut                          123
     $mux                            3


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~337 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2417 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3750 debug messages>
Removed a total of 1250 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 5 unused cells and 501 unused wires.
<suppressed ~6 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~25 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_8819XK/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 755 gates and 910 wires to a netlist network with 153 inputs and 60 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_8819XK/abc_tmp_2.scr 
ABC:   #Luts =   121  Max Lvl =  12  Avg Lvl =   4.77  [   0.07 sec. at Pass 0]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   1.36 sec. at Pass 1]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   0.31 sec. at Pass 2]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   0.45 sec. at Pass 3]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   0.48 sec. at Pass 4]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   0.67 sec. at Pass 5]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   0.91 sec. at Pass 6]
ABC:   #Luts =   120  Max Lvl =   8  Avg Lvl =   3.82  [   0.13 sec. at Pass 7]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      116
ABC RESULTS:        internal signals:      697
ABC RESULTS:           input signals:      153
ABC RESULTS:          output signals:       60
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 649 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \hmac

3.55.2. Analyzing design hierarchy..
Top module:  \hmac
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== hmac ===

   Number of wires:               1756
   Number of wire bits:          17455
   Number of public wires:        1607
   Number of public wire bits:   17306
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                179
     $lut                          116
     dffsre                         63


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1562 unused wires.
<suppressed ~1562 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\hmac'.

Warnings: 807 unique messages, 807 total
End of script. Logfile hash: edd8419cdc, CPU: user 106.50s system 1.08s, MEM: 223.68 MB peak
Yosys 0.16+65 (git sha1 91803ad5c, gcc 9.1.0 -fPIC -Os)
Time spent: 52% 6x abc (115 sec), 26% 47x opt_dff (58 sec), ...
real 132.15
user 205.97
sys 15.74
