ADDRESS_ACLR_B=NONE
ADDRESS_REG_B=CLOCK1
BYTE_SIZE=8
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_INPUT_B=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INIT_FILE=../DMEM/main_d.mif
INTENDED_DEVICE_FAMILY="Cyclone V"
LPM_TYPE=altsyncram
NUMWORDS_A=32768
NUMWORDS_B=32768
OPERATION_MODE=DUAL_PORT
OUTDATA_ACLR_B=NONE
OUTDATA_REG_B=UNREGISTERED
POWER_UP_UNINITIALIZED=FALSE
WIDTHAD_A=15
WIDTHAD_B=15
WIDTH_A=32
WIDTH_B=32
WIDTH_BYTEENA_A=4
DEVICE_FAMILY="Cyclone V"
address_a
address_b
byteena_a
clock0
clock1
data_a
wren_a
q_b
