{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595021885661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595021885671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 18:38:05 2020 " "Processing started: Fri Jul 17 18:38:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595021885671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021885671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021885671 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595021889626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595021889627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595021917407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_TB " "Found entity 1: control_TB" {  } { { "control_TB.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595021917451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595021917624 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(19) " "Verilog HDL Case Statement warning at control.v(19): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1595021917632 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxM control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxM\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917634 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917634 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxA control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917634 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxR control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxR\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917634 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917634 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917635 "|control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595021917635 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] control.v(57) " "Inferred latch for \"rd\[0\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917636 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] control.v(57) " "Inferred latch for \"rd\[1\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917636 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] control.v(57) " "Inferred latch for \"rd\[2\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917636 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] control.v(57) " "Inferred latch for \"rd\[3\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917636 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] control.v(57) " "Inferred latch for \"rd\[4\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr control.v(57) " "Inferred latch for \"wr\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs control.v(57) " "Inferred latch for \"cs\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxM control.v(57) " "Inferred latch for \"ctrl_muxM\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxR control.v(57) " "Inferred latch for \"ctrl_muxR\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxA control.v(57) " "Inferred latch for \"ctrl_muxA\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] control.v(57) " "Inferred latch for \"alu\[0\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917637 "|control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] control.v(57) " "Inferred latch for \"alu\[1\]\" at control.v(57)" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021917638 "|control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[0\] " "Latch rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[26\] " "Ports D and ENA on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918932 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[1\] " "Latch rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[26\] " "Ports D and ENA on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918932 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[2\] " "Latch rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[26\] " "Ports D and ENA on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918932 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[3\] " "Latch rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[26\] " "Ports D and ENA on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918932 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[4\] " "Latch rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[26\] " "Ports D and ENA on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918932 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu\[0\] " "Latch alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[0\] " "Ports D and ENA on the latch are fed by the same signal inst\[0\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918933 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR inst\[26\] " "Ports ENA and CLR on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918933 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu\[1\] " "Latch alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[0\] " "Ports D and ENA on the latch are fed by the same signal inst\[0\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918933 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR inst\[26\] " "Ports ENA and CLR on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918933 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrl_muxM " "Latch ctrl_muxM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA inst\[4\] " "Ports D and ENA on the latch are fed by the same signal inst\[4\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918933 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE inst\[26\] " "Ports ENA and PRE on the latch are fed by the same signal inst\[26\]" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1595021918933 ""}  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1595021918933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[0\] VCC " "Pin \"ctrl\[0\]\" is stuck at VCC" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[22\] GND " "Pin \"ctrl\[22\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[23\] GND " "Pin \"ctrl\[23\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[24\] GND " "Pin \"ctrl\[24\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[25\] GND " "Pin \"ctrl\[25\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[26\] GND " "Pin \"ctrl\[26\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[27\] GND " "Pin \"ctrl\[27\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[28\] GND " "Pin \"ctrl\[28\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[29\] GND " "Pin \"ctrl\[29\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[30\] GND " "Pin \"ctrl\[30\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrl\[31\] GND " "Pin \"ctrl\[31\]\" is stuck at GND" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1595021919020 "|control|ctrl[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1595021919020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1595021919170 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1595021920554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1595021920554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[6\] " "No output dependent on input pin \"inst\[6\]\"" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1595021920743 "|control|inst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[7\] " "No output dependent on input pin \"inst\[7\]\"" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1595021920743 "|control|inst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[8\] " "No output dependent on input pin \"inst\[8\]\"" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1595021920743 "|control|inst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[9\] " "No output dependent on input pin \"inst\[9\]\"" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1595021920743 "|control|inst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inst\[10\] " "No output dependent on input pin \"inst\[10\]\"" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1595021920743 "|control|inst[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1595021920743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1595021920743 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1595021920743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1595021920743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1595021920743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595021920850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 18:38:40 2020 " "Processing ended: Fri Jul 17 18:38:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595021920850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595021920850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595021920850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595021920850 ""}
