Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 22:11:50 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.302   -23509.797                   8748                19971        0.044        0.000                      0                19971        3.500        0.000                       0                  7451  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -5.302   -23509.797                   8748                19971        0.044        0.000                      0                19971        3.500        0.000                       0                  7451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :         8748  Failing Endpoints,  Worst Slack       -5.302ns,  Total Violation   -23509.798ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.302ns  (required time - arrival time)
  Source:                 expmod/square_block/modulus_block/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/square_block/modulus_block/intermediate_reg[27][95]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        15.105ns  (logic 4.644ns (30.745%)  route 10.461ns (69.255%))
  Logic Levels:           26  (CARRY4=20 LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7450, estimated)     1.548     5.056    expmod/square_block/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  expmod/square_block/modulus_block/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  expmod/square_block/modulus_block/index_reg[2]/Q
                         net (fo=548, estimated)      1.417     6.929    expmod/square_block/modulus_block/index_reg[2]
    SLICE_X58Y56         MUXF7 (Prop_muxf7_S_O)       0.276     7.205 r  expmod/square_block/modulus_block/value_out_reg[19]_i_37/O
                         net (fo=1, estimated)        1.218     8.423    expmod/square_block/modulus_block/value_out_reg[19]_i_37_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.299     8.722 r  expmod/square_block/modulus_block/value_out[19]_i_12__0/O
                         net (fo=127, estimated)      2.240    10.962    expmod/square_block/modulus_block/index_reg[4]_4[0]
    SLICE_X30Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.086 r  expmod/square_block/modulus_block/intermediate[31][19]_i_40/O
                         net (fo=1, routed)           0.000    11.086    expmod/square_block/modulus_block/intermediate[31][19]_i_40_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.599 r  expmod/square_block/modulus_block/intermediate_reg[31][19]_i_13/CO[3]
                         net (fo=1, estimated)        0.000    11.599    expmod/square_block/modulus_block/intermediate_reg[31][19]_i_13_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.716 r  expmod/square_block/modulus_block/intermediate_reg[31][23]_i_13/CO[3]
                         net (fo=1, estimated)        0.000    11.716    expmod/square_block/modulus_block/intermediate_reg[31][23]_i_13_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.833 r  expmod/square_block/modulus_block/intermediate_reg[31][27]_i_13/CO[3]
                         net (fo=1, estimated)        0.000    11.833    expmod/square_block/modulus_block/intermediate_reg[31][27]_i_13_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.950 r  expmod/square_block/modulus_block/intermediate_reg[31][31]_i_13/CO[3]
                         net (fo=1, estimated)        0.000    11.950    expmod/square_block/modulus_block/intermediate_reg[31][31]_i_13_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.067 r  expmod/square_block/modulus_block/intermediate_reg[31][35]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.067    expmod/square_block/modulus_block/intermediate_reg[31][35]_i_14_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.184 r  expmod/square_block/modulus_block/intermediate_reg[31][39]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.184    expmod/square_block/modulus_block/intermediate_reg[31][39]_i_14_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.301 r  expmod/square_block/modulus_block/intermediate_reg[31][43]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.301    expmod/square_block/modulus_block/intermediate_reg[31][43]_i_14_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.418 r  expmod/square_block/modulus_block/intermediate_reg[31][47]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.418    expmod/square_block/modulus_block/intermediate_reg[31][47]_i_14_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.535 r  expmod/square_block/modulus_block/intermediate_reg[31][51]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.535    expmod/square_block/modulus_block/intermediate_reg[31][51]_i_14_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.652 r  expmod/square_block/modulus_block/intermediate_reg[31][55]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.652    expmod/square_block/modulus_block/intermediate_reg[31][55]_i_14_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  expmod/square_block/modulus_block/intermediate_reg[31][59]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.769    expmod/square_block/modulus_block/intermediate_reg[31][59]_i_14_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.886 r  expmod/square_block/modulus_block/intermediate_reg[31][63]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    12.886    expmod/square_block/modulus_block/intermediate_reg[31][63]_i_14_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.003 r  expmod/square_block/modulus_block/intermediate_reg[31][67]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.003    expmod/square_block/modulus_block/intermediate_reg[31][67]_i_14_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.120 r  expmod/square_block/modulus_block/intermediate_reg[31][71]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.120    expmod/square_block/modulus_block/intermediate_reg[31][71]_i_14_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.237 r  expmod/square_block/modulus_block/intermediate_reg[31][75]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.237    expmod/square_block/modulus_block/intermediate_reg[31][75]_i_14_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.354 r  expmod/square_block/modulus_block/intermediate_reg[31][79]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.354    expmod/square_block/modulus_block/intermediate_reg[31][79]_i_14_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.471 r  expmod/square_block/modulus_block/intermediate_reg[31][83]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.471    expmod/square_block/modulus_block/intermediate_reg[31][83]_i_14_n_0
    SLICE_X30Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.588 r  expmod/square_block/modulus_block/intermediate_reg[31][87]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.588    expmod/square_block/modulus_block/intermediate_reg[31][87]_i_14_n_0
    SLICE_X30Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.705 r  expmod/square_block/modulus_block/intermediate_reg[31][91]_i_14/CO[3]
                         net (fo=1, estimated)        0.000    13.705    expmod/square_block/modulus_block/intermediate_reg[31][91]_i_14_n_0
    SLICE_X30Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.020 r  expmod/square_block/modulus_block/intermediate_reg[31][95]_i_14/O[3]
                         net (fo=1, estimated)        1.750    15.770    expmod/square_block/modulus_block/data8__0[95]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.307    16.077 r  expmod/square_block/modulus_block/intermediate[31][95]_i_6/O
                         net (fo=1, estimated)        1.629    17.706    expmod/square_block/modulus_block/intermediate[31][95]_i_6_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.830 r  expmod/square_block/modulus_block/intermediate[31][95]_i_2/O
                         net (fo=1, estimated)        1.138    18.968    expmod/square_block/modulus_block/intermediate[31][95]_i_2_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I3_O)        0.124    19.092 r  expmod/square_block/modulus_block/intermediate[31][95]_i_1/O
                         net (fo=31, estimated)       1.069    20.161    expmod/square_block/modulus_block/intermediate[31][95]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  expmod/square_block/modulus_block/intermediate_reg[27][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7450, estimated)     1.449    14.784    expmod/square_block/modulus_block/clk_100mhz_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  expmod/square_block/modulus_block/intermediate_reg[27][95]/C
                         clock pessimism              0.174    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)       -0.063    14.859    expmod/square_block/modulus_block/intermediate_reg[27][95]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -20.161    
  -------------------------------------------------------------------
                         slack                                 -5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 expmod/multiplier/result_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/multiplier_product_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.783%)  route 0.223ns (61.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7450, estimated)     0.628     1.694    expmod/multiplier/clk_100mhz_IBUF_BUFG
    SLICE_X40Y124        FDRE                                         r  expmod/multiplier/result_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  expmod/multiplier/result_reg[17]/Q
                         net (fo=1, estimated)        0.223     2.057    expmod/mult_output[17]
    SLICE_X30Y124        FDRE                                         r  expmod/multiplier_product_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=7450, estimated)     0.898     2.198    expmod/clk_100mhz_IBUF_BUFG
    SLICE_X30Y124        FDRE                                         r  expmod/multiplier_product_reg[17]/C
                         clock pessimism             -0.243     1.955    
    SLICE_X30Y124        FDRE (Hold_fdre_C_D)         0.059     2.014    expmod/multiplier_product_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X50Y114  uart_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y114  uart_rx_buf0_reg/C



