@book{lyons1991natural,
    author = {Lyons, John},
    title = {Natural language and universal grammar},
    publisher = {Cambridge University Press},
    year = {1991},
    address = {Cambridge England New York},
    isbn = {9780521246965}
}

@online{wikimedia2015basiccpu,
    author = {Lambtron},
    title = {Block diagram of a basic computer with uniprocessor CPU. (CC BY-SA 4.0)},
    year = {2015},
    url = {\url{https://en.wikipedia.org/wiki/File:ABasicComputer.gif}},
    urldate = {2019-11-26}
}

@misc{riscv_spec,
    author = {Andrew Waterman and Yunsup Lee and David Patterson and Krste Asanovi},
    title = {The RISC-V Instruction Set Manual, Volume I: User-Level ISA Version 20191213},
    year = {2019}
}

@misc{riscv_spec2,
    author = {Andrew Waterman and Yunsup Lee and David Patterson and Krste Asanovi},
    title = {The RISC-V Instruction Set Manual, Volume II: Privileged Architecture Version 20190608},
    year = {2019}
}

@online{fpga_arch_abstraction,
    author = {Adam College and Cristopher Doyle and Annmarie Rynning},
    title = {FPGA Flexible Architecture - Olin College of Engineering},
    url = {\url{http://ca.olin.edu/2005/fpga_dsp/images/fpga001.jpg}},
    urldate = {2019-11-26}
}

@online{fpga_switch_box,
    author = {Stannered},
    title = {Switch Box},
    url = {\url{https://en.wikipedia.org/wiki/File:Switch_box.svg}},
    urldate = {2019-11-26}
}

@online{cyclone_v_soc,
    author = {Intel},
    title = {Cyclone V SoC FPGA Architecture},
    url = {\url{https://www.intel.com/content/www/us/en/products/details/fpga/cyclone/v.html}},
    urldate = {2021-05-13}
}

@online{cyclone_alm,
    author = {Intel},
    title = {ALM High-Level Block Diagram for Cyclone V Devices},
    url = {\url{https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_5v2.pdf}},
    urldate = {2021-05-13}
}

@online{terasic_de1_soc,
    author = {terasIC},
    title = {DE1-SoC Board},
    url = {\url{https://www.terasic.com.tw/attachment/archive/836/image/image_67_thumb.jpg}},
    urldate = {2021-05-13}
}

@online{imagination_technologies_acq,
    author = {Imagination Technologies},
    title = {Acquisition of MIPS Technologies completed},
    url = {\url{https://web.archive.org/web/20131002214436/http://www.imgtec.com/news/Release/index.asp?NewsID=724}},
    urldate = {2021-05-13}
}

@online{tailwood_acq,
    author = {Bloomberg},
    title = {Imagination Technologies Agrees to Takeover by Canyon Bridge},
    url = {\url{https://www.bloomberg.com/news/articles/2017-09-22/imagination-technologies-agrees-to-takeover-by-canyon-bridge}},
    urldate = {2021-05-13}
}

@online{wave_comp_acq,
    title = {MIPS Acquired by AI Startup Wave Computing},
    url = {\url{https://www.top500.org/news/mips-acquired-by-ai-startup-wave-computing}},
    urldate = {2021-05-13}
}

@online{wave_comp_bankrupt,
    title = {Wave Computing and MIPS Wave Goodbye},
    url = {\url{https://semiwiki.com/ip/284876-wave-computing-and-mips-waves-goodbye}},
    urldate = {2021-05-13}
}

@online{mips_reborn,
    title = {Wait, What? MIPS Becomes RISC-V},
    url = {\url{https://www.eejournal.com/article/wait-what-mips-becomes-risc-v}},
    urldate = {2021-05-13}
}

@online{gcc_riscv,
    title = {GCC RISC-V Options},
    url = {\url{https://gcc.gnu.org/onlinedocs/gcc/RISC-V-Options.html}},
    urldate = {2021-05-13}
}

@online{clang_riscv,
    title = {LLVM Clang RISC-V Now Supports LTO},
    url = {\url{https://riscv.org/news/2019/10/llvm-clang-risc-v-now-supports-lto-michael-larabel-phoronix}},
    urldate = {2021-05-13}
}

@online{linux_kernel,
    title = {RISC-V Port Merged to Linux},
    url = {\url{https://groups.google.com/a/groups.riscv.org/g/sw-dev/c/2-u-c3kyZlc}},
    urldate = {2021-05-13}
}

@online{sifive_tsmc,
    title = {SiFive Tapes Out First 5nm TSMC 32-bit RISC-V Chip with 7.2 Gbps HBM3},
    url = {\url{https://www.tomshardware.com/news/openfive-tapes-out-5nm-risc-v-soc}},
    urldate = {2021-05-13}
}

@online{fedora_experimental,
    title = {Fedora - Architectures/RISC-V},
    url = {\url{https://fedoraproject.org/wiki/Architectures/RISC-V}},
    urldate = {2021-05-13}
}

@online{alpine_experimental,
    title = {Porting Alpine Linux to RISC-V},
    url = {\url{https://drewdevault.com/2018/12/20/Porting-Alpine-Linux-to-RISC-V.html}},
    urldate = {2021-05-13}
}

@online{alibaba_android,
    title = {Android 10 ported to homegrown multi-core RISC-V system-on-chip by Alibaba biz, source code released},
    url = {\url{https://www.theregister.com/2021/01/21/android_riscv_port}},
    urldate = {2021-05-13}
}

@online{haiku_riscv,
    title = {My Haiku RISC-V port progress},
    url = {\url{https://discuss.haiku-os.org/t/my-haiku-risc-v-port-progress/10663/85}},
    urldate = {2021-05-13}
}

@online{sel4_riscv,
    title = {seL4 is verified on RISC-V},
    url = {\url{https://microkerneldude.wordpress.com/2020/06/09/sel4-is-verified-on-risc-v}},
    urldate = {2021-05-13}
}

@online{qemu_riscv,
    title = {Documentation/Platforms/RISCV},
    url = {\url{https://wiki.qemu.org/Documentation/Platforms/RISCV}},
    urldate = {2021-05-13}
}

@online{western_riscv,
    title = {Western Digital to Use RISC-V for Controllers, Processors, Purpose-Built Platforms},
    url = {\url{https://www.anandtech.com/show/12133/western-digital-to-develop-and-use-risc-v-for-controllers}},
    urldate = {2021-05-13}
}

@online{nvidia_riscv,
    title = {RISC-V in Nvidia},
    url = {\url{https://riscv.org/wp-content/uploads/2017/05/Tue1345pm-NVIDIA-Sijstermans.pdf}},
    urldate = {2021-05-13}
}

@online{boom_aws,
    title = {BOOM Open Source RISC-V Core Runs on Amazon EC2 F1 Instances},
    url = {\url{https://www.cnx-software.com/2018/12/13/boom-risc-v-core-amazon-ec2-f1}},
    urldate = {2021-05-13}
}

@online{hackaday_sipeed,
    title = {New Part Day: A RISC-V CPU For Eight Dollars},
    url = {\url{https://hackaday.com/2019/02/14/new-part-day-a-risc-v-cpu-for-eight-dollars/}},
    urldate = {2021-05-13}
}

@online{hifive_arduino,
    title = {HiFive1 Rev B},
    url = {\url{https://www.sifive.com/boards/hifive1-rev-b}},
    urldate = {2021-05-13}
}

@online{hifive_unmatched,
    title = {HiFive Unmatched},
    url = {\url{https://www.sifive.com/boards/hifive-unmatched}},
    urldate = {2021-05-13}
}

@online{beaglev,
    title = {BeagleV The First Affordable RISC-V Computer Designed to Run Linux},
    url = {\url{https://beaglev.seeed.cc/}},
    urldate = {2021-05-13}
}

@online{boom_berkeley,
    title = {RISC-V BOOM - The Berkeley Out-of-Order RISC-V Processor},
    url = {\url{https://boom-core.org}},
    urldate = {2021-05-13}
}

@online{berkeley_bar,
    title = {UC Berkeley Architecture Research},
    url = {\url{https://bar.eecs.berkeley.edu/}},
    urldate = {2021-05-13}
}

@online{shakti,
    title = {Shakti - Open Source Processor Development Ecossystem},
    url = {\url{https://shakti.org.in}},
    urldate = {2021-05-13}
}

@online{shakti_types,
    title = {Shakti RISC-V based Processor: the First Open Source Indian Chip},
    url = {\url{https://www.open-electronics.org/shakti-risc-v-based-processor-the-first-open-source-indian-chip}},
    urldate = {2021-05-13}
}

@article{risc_cisc_wars,
    author = {Blem, Emily and Menon, Jaikrishnan and Vijayaraghavan, Thiruvengadam and Sankaralingam, Karthikeyan},
    title = {ISA Wars: Understanding the Relevance of ISA Being RISC or CISC to Performance, Power, and Energy on Modern Architectures},
    year = {2015},
    publisher = {Association for Computing Machinery},
    issn = {0734-2071},
    url = {\url{https://doi.org/10.1145/2699682}},
    doi = {10.1145/2699682},
    journal = {ACM Trans. Comput. Syst.},
}


