# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../HDL_SRC/CORE" --include "../../../../Zedboard.ip_user_files/ipstatic" \
"../../../../Zedboard.gen/sources_1/ip/main_clk/main_clk_clk_wiz.v" \
"../../../../Zedboard.gen/sources_1/ip/main_clk/main_clk.v" \
"../../../../Zedboard.gen/sources_1/ip/vram_1/sim/vram.v" \
"../../../../Zedboard.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../Zedboard.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../../../HDL_SRC/CORE/Execute/alu.v" \
"../../../../../../HDL_SRC/CORE/Execute/comp.v" \
"../../../../../../HDL_SRC/CORE/CSR/csr.v" \
"../../../../../../HDL_SRC/Board_Common/dfilter.v" \
"../../../../../../HDL_SRC/Peripheral/GPIO/fnc_gpio.v" \
"../../../../../../HDL_SRC/Peripheral/Timer/fnc_timer.v" \
"../../../../../../HDL_SRC/Peripheral/UART/fnc_uart.v" \
"../../../../../../HDL_SRC/Peripheral/VGA/fnc_vgacontroller.v" \
"../../../../../../HDL_SRC/CORE/instruction_decode/instruction_decode.v" \
"../../../../../../HDL_SRC/Peripheral/LocalBus/localbus.v" \
"../../../../../../HDL_SRC/CORE/instruction_decode/obuf.v" \
"../../../../../../HDL_SRC/CORE/MemoryAccess/ram.v" \
"../../../../../../HDL_SRC/Board_Common/refclk.v" \
"../../../../../../HDL_SRC/Peripheral/GPIO/reg_gpio.v" \
"../../../../../../HDL_SRC/Board_Common/reg_ronly.v" \
"../../../../../../HDL_SRC/Board_Common/reg_rw.v" \
"../../../../../../HDL_SRC/Peripheral/Timer/reg_timer.v" \
"../../../../../../HDL_SRC/Peripheral/UART/reg_uart.v" \
"../../../../../../HDL_SRC/Peripheral/VGA/reg_vga.v" \
"../../../../../../HDL_SRC/CORE/RegisterFile/register.v" \
"../../../../../../HDL_SRC/CORE/RegisterFile/register_file.v" \
"../../../../../../HDL_SRC/CORE/Fetch/rom.v" \
"../../../../../../HDL_SRC/CORE/StateMachine/statemachine.v" \
"../../../../../../HDL_SRC/Board_Common/synchronizer.v" \
"../../../../../../HDL_SRC/CORE/_top/top_core.v" \
"../../../../../../HDL_SRC/CORE/Execute/top_execute.v" \
"../../../../../../HDL_SRC/CORE/Fetch/top_fetch.v" \
"../../../../../../HDL_SRC/Peripheral/GPIO/top_gpio.v" \
"../../../../../../HDL_SRC/CORE/MemoryAccess/top_memoryaccess.v" \
"../../../../../../HDL_SRC/Peripheral/Timer/top_timer.v" \
"../../../../../../HDL_SRC/Peripheral/UART/top_uart.v" \
"../../../../../../HDL_SRC/Peripheral/VGA/top_vgacontroller.v" \
"../../../../top_zedboard.v" \
"../../../../../../HDL_SRC/CORE/WriteBack/writeback.v" \
"../../../../../../HDL_SIM/CORE/_top/top_zedboard_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
