INFO-FLOW: Workspace C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1 opened at Sun Nov 13 20:43:53 +0800 2022
Execute     ap_set_clock -name default -period 6.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.828 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.945 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.972 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.143 sec.
Execute   create_clock -period 6.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization.prj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang top.cpp -foptimization-record-file=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -I./. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.cpp.clang.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.cpp.clang.err.log 
Command       ap_eval done; 0.127 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dut -name=dut 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/clang.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.213 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.17 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.299 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.161 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.201 sec.
Command       clang_tidy done; 0.206 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.159 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp -I./. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.clang.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.234 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top.g.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.164 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.167 sec.
Execute       run_link_or_opt -opt -out C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dut -reflow-float-conversion -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.856 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.858 sec.
Execute       run_link_or_opt -out C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dut -mllvm -hls-db-dir -mllvm C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.568 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-131] Inlining function 'objField2Arrow(obj_wrapper_t, int, bool&, char*, short&, char*, short&)' into 'dut(char*, int, char*)' (top.cpp:178:3)
INFO: [HLS 214-131] Inlining function 'objField2Arrow(obj_wrapper_t, int, bool&, char*, short&, char*, short&)' into 'dut(char*, int, char*)' (top.cpp:179:3)
INFO: [HLS 214-131] Inlining function 'objField2Arrow(obj_wrapper_t, int, bool&, char*, short&, char*, short&)' into 'dut(char*, int, char*)' (top.cpp:180:3)
INFO: [HLS 214-131] Inlining function 'objField2Arrow(obj_wrapper_t, int, bool&, char*, short&, char*, short&)' into 'dut(char*, int, char*)' (top.cpp:181:3)
INFO: [HLS 214-131] Inlining function 'objField2Arrow(obj_wrapper_t, int, bool&, char*, short&, char*, short&)' into 'dut(char*, int, char*)' (top.cpp:182:3)
INFO: [HLS 214-131] Inlining function 'objField2Arrow(obj_wrapper_t, int, bool&, char*, short&, char*, short&)' into 'dut(char*, int, char*)' (top.cpp:183:3)
INFO: [HLS 214-131] Inlining function 'postVector(char*, short&, short)' into 'dut(char*, int, char*)' (top.cpp:186:2)
INFO: [HLS 214-131] Inlining function 'postVector(char*, short&, short)' into 'dut(char*, int, char*)' (top.cpp:187:2)
INFO: [HLS 214-131] Inlining function 'postVector(char*, short&, short)' into 'dut(char*, int, char*)' (top.cpp:188:2)
INFO: [HLS 214-131] Inlining function 'postVector(char*, short&, short)' into 'dut(char*, int, char*)' (top.cpp:189:2)
INFO: [HLS 214-131] Inlining function 'postVector(char*, short&, short)' into 'dut(char*, int, char*)' (top.cpp:190:2)
INFO: [HLS 214-131] Inlining function 'postVector(char*, short&, short)' into 'dut(char*, int, char*)' (top.cpp:191:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:193:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:194:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:195:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:196:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:197:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:198:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:199:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:200:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:201:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:202:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:203:2)
INFO: [HLS 214-131] Inlining function 'padBuffer(char*, short&)' into 'dut(char*, int, char*)' (top.cpp:204:2)
INFO: [HLS 214-291] Loop 'OBJ_LOAD_LOOP' is marked as complete unroll implied by the pipeline pragma (top.cpp:175:3)
INFO: [HLS 214-291] Loop 'BYTE_COPY_LOOP' is marked as complete unroll implied by the pipeline pragma (top.cpp:55:13)
INFO: [HLS 214-291] Loop 'VALUE_COPY_LOOP' is marked as complete unroll implied by the pipeline pragma (top.cpp:47:4)
INFO: [HLS 214-186] Unrolling loop 'PAD_LOOP' (top.cpp:79:2) in function 'dut' completely with a factor of 7 (top.cpp:145:0)
INFO: [HLS 214-186] Unrolling loop 'OBJ_LOAD_LOOP' (top.cpp:175:3) in function 'dut' completely with a factor of 11 (top.cpp:145:0)
INFO: [HLS 214-186] Unrolling loop 'BYTE_COPY_LOOP' (top.cpp:55:13) in function 'dut' completely with a factor of 8 (top.cpp:145:0)
INFO: [HLS 214-186] Unrolling loop 'VALUE_COPY_LOOP' (top.cpp:47:4) in function 'dut' completely with a factor of 8 (top.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'obj_wrapper_t::type()' into 'dut(char*, int, char*)' (top.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'obj_wrapper_t::id()' into 'dut(char*, int, char*)' (top.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'obj_wrapper_t::valid()' into 'dut(char*, int, char*)' (top.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'obj_wrapper_t::data()' into 'dut(char*, int, char*)' (top.cpp:145:0)
INFO: [HLS 214-248] Applying array_partition to 'dst_buf0': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:149:7)
INFO: [HLS 214-248] Applying array_partition to 'dst_buf1': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:149:23)
INFO: [HLS 214-248] Applying array_partition to 'dst_buf2': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:149:39)
INFO: [HLS 214-248] Applying array_partition to 'dst_buf3': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:149:55)
INFO: [HLS 214-248] Applying array_partition to 'dst_buf4': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:149:71)
INFO: [HLS 214-248] Applying array_partition to 'dst_buf5': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:149:87)
INFO: [HLS 214-248] Applying array_partition to 'val_buf0': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'val_buf1': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:150:24)
INFO: [HLS 214-248] Applying array_partition to 'val_buf2': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:150:41)
INFO: [HLS 214-248] Applying array_partition to 'val_buf3': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:150:58)
INFO: [HLS 214-248] Applying array_partition to 'val_buf4': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:150:75)
INFO: [HLS 214-248] Applying array_partition to 'val_buf5': Cyclic partitioning with factor 8 on dimension 1. (top.cpp:150:92)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:35:19)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:75:24)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:36:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top.cpp:64:6)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'src' (top.cpp:145:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'dst' (top.cpp:145:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/../../../kernel.xml -> C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.435 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.443 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.0.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.581 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.1.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.541 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.g.1.bc to C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.1.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-11' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' in function 'mergeBuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' in function 'mergeBuffer' automatically.
Command         transform done; 1.202 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.403 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.609 seconds; current allocated memory: 1.443 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.2.bc -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.12' (top.cpp:40:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.13' (top.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.14' (top.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0' (top.cpp:43:25)
INFO: [HLS 200-472] Inferring partial write operation for 'val_buf0.8' (top.cpp:49:32)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.8' (top.cpp:57:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.12' (top.cpp:65:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.13' (top.cpp:66:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0.14' (top.cpp:67:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0' (top.cpp:68:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dst_buf0' (top.cpp:82:20)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src' (top.cpp:145).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src' (top.cpp:145).
Command         transform done; 2.28 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.282 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.066 sec.
Command     elaborate done; 12.297 sec.
Execute     ap_eval exec zip -j C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
Execute       ap_set_top_model dut 
Execute       get_model_list dut -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dut 
Execute       preproc_iomode -model mergeBuffer 
Execute       preproc_iomode -model mergeBuffer_Pipeline_12 
Execute       preproc_iomode -model mergeBuffer_Pipeline_11 
Execute       preproc_iomode -model mergeBuffer_Pipeline_10 
Execute       preproc_iomode -model mergeBuffer_Pipeline_9 
Execute       preproc_iomode -model mergeBuffer_Pipeline_8 
Execute       preproc_iomode -model mergeBuffer_Pipeline_7 
Execute       preproc_iomode -model mergeBuffer_Pipeline_6 
Execute       preproc_iomode -model mergeBuffer_Pipeline_5 
Execute       preproc_iomode -model mergeBuffer_Pipeline_4 
Execute       preproc_iomode -model mergeBuffer_Pipeline_3 
Execute       preproc_iomode -model mergeBuffer_Pipeline_2 
Execute       preproc_iomode -model mergeBuffer_Pipeline_1 
Execute       preproc_iomode -model dut_Pipeline_OBJ_LOOP 
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: dut_Pipeline_OBJ_LOOP mergeBuffer_Pipeline_1 mergeBuffer_Pipeline_2 mergeBuffer_Pipeline_3 mergeBuffer_Pipeline_4 mergeBuffer_Pipeline_5 mergeBuffer_Pipeline_6 mergeBuffer_Pipeline_7 mergeBuffer_Pipeline_8 mergeBuffer_Pipeline_9 mergeBuffer_Pipeline_10 mergeBuffer_Pipeline_11 mergeBuffer_Pipeline_12 mergeBuffer dut
INFO-FLOW: Configuring Module : dut_Pipeline_OBJ_LOOP ...
Execute       set_default_model dut_Pipeline_OBJ_LOOP 
Execute       apply_spec_resource_limit dut_Pipeline_OBJ_LOOP 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_1 ...
Execute       set_default_model mergeBuffer_Pipeline_1 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_1 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_2 ...
Execute       set_default_model mergeBuffer_Pipeline_2 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_2 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_3 ...
Execute       set_default_model mergeBuffer_Pipeline_3 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_3 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_4 ...
Execute       set_default_model mergeBuffer_Pipeline_4 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_4 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_5 ...
Execute       set_default_model mergeBuffer_Pipeline_5 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_5 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_6 ...
Execute       set_default_model mergeBuffer_Pipeline_6 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_6 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_7 ...
Execute       set_default_model mergeBuffer_Pipeline_7 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_7 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_8 ...
Execute       set_default_model mergeBuffer_Pipeline_8 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_8 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_9 ...
Execute       set_default_model mergeBuffer_Pipeline_9 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_9 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_10 ...
Execute       set_default_model mergeBuffer_Pipeline_10 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_10 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_11 ...
Execute       set_default_model mergeBuffer_Pipeline_11 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_11 
INFO-FLOW: Configuring Module : mergeBuffer_Pipeline_12 ...
Execute       set_default_model mergeBuffer_Pipeline_12 
Execute       apply_spec_resource_limit mergeBuffer_Pipeline_12 
INFO-FLOW: Configuring Module : mergeBuffer ...
Execute       set_default_model mergeBuffer 
Execute       apply_spec_resource_limit mergeBuffer 
INFO-FLOW: Configuring Module : dut ...
Execute       set_default_model dut 
Execute       apply_spec_resource_limit dut 
INFO-FLOW: Model list for preprocess: dut_Pipeline_OBJ_LOOP mergeBuffer_Pipeline_1 mergeBuffer_Pipeline_2 mergeBuffer_Pipeline_3 mergeBuffer_Pipeline_4 mergeBuffer_Pipeline_5 mergeBuffer_Pipeline_6 mergeBuffer_Pipeline_7 mergeBuffer_Pipeline_8 mergeBuffer_Pipeline_9 mergeBuffer_Pipeline_10 mergeBuffer_Pipeline_11 mergeBuffer_Pipeline_12 mergeBuffer dut
INFO-FLOW: Preprocessing Module: dut_Pipeline_OBJ_LOOP ...
Execute       set_default_model dut_Pipeline_OBJ_LOOP 
Execute       cdfg_preprocess -model dut_Pipeline_OBJ_LOOP 
Command       cdfg_preprocess done; 0.461 sec.
Execute       rtl_gen_preprocess dut_Pipeline_OBJ_LOOP 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_1 ...
Execute       set_default_model mergeBuffer_Pipeline_1 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_1 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_1 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_2 ...
Execute       set_default_model mergeBuffer_Pipeline_2 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_2 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_2 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_3 ...
Execute       set_default_model mergeBuffer_Pipeline_3 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_3 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_3 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_4 ...
Execute       set_default_model mergeBuffer_Pipeline_4 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_4 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_4 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_5 ...
Execute       set_default_model mergeBuffer_Pipeline_5 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_5 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_5 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_6 ...
Execute       set_default_model mergeBuffer_Pipeline_6 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_6 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_6 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_7 ...
Execute       set_default_model mergeBuffer_Pipeline_7 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_7 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_7 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_8 ...
Execute       set_default_model mergeBuffer_Pipeline_8 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_8 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_8 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_9 ...
Execute       set_default_model mergeBuffer_Pipeline_9 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_9 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_9 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_10 ...
Execute       set_default_model mergeBuffer_Pipeline_10 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_10 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_10 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_11 ...
Execute       set_default_model mergeBuffer_Pipeline_11 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_11 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_11 
INFO-FLOW: Preprocessing Module: mergeBuffer_Pipeline_12 ...
Execute       set_default_model mergeBuffer_Pipeline_12 
Execute       cdfg_preprocess -model mergeBuffer_Pipeline_12 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_12 
INFO-FLOW: Preprocessing Module: mergeBuffer ...
Execute       set_default_model mergeBuffer 
Execute       cdfg_preprocess -model mergeBuffer 
Execute       rtl_gen_preprocess mergeBuffer 
INFO-FLOW: Preprocessing Module: dut ...
Execute       set_default_model dut 
Execute       cdfg_preprocess -model dut 
Command       cdfg_preprocess done; 97.811 sec.
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for synthesis: dut_Pipeline_OBJ_LOOP mergeBuffer_Pipeline_1 mergeBuffer_Pipeline_2 mergeBuffer_Pipeline_3 mergeBuffer_Pipeline_4 mergeBuffer_Pipeline_5 mergeBuffer_Pipeline_6 mergeBuffer_Pipeline_7 mergeBuffer_Pipeline_8 mergeBuffer_Pipeline_9 mergeBuffer_Pipeline_10 mergeBuffer_Pipeline_11 mergeBuffer_Pipeline_12 mergeBuffer dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_OBJ_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut_Pipeline_OBJ_LOOP 
Execute       schedule -model dut_Pipeline_OBJ_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OBJ_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_OBJ_LOOP' (loop 'OBJ_LOOP'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176) and axis read operation ('obj', top.cpp:176) on port 'src' (top.cpp:176).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 12, loop 'OBJ_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 11.462 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 110 seconds. CPU system time: 0 seconds. Elapsed time: 109.836 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.383 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.sched.adb -f 
Command       db_write done; 0.287 sec.
INFO-FLOW: Finish scheduling dut_Pipeline_OBJ_LOOP.
Execute       set_default_model dut_Pipeline_OBJ_LOOP 
Execute       bind -model dut_Pipeline_OBJ_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.545 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.bind.adb -f 
Command       db_write done; 0.337 sec.
INFO-FLOW: Finish binding dut_Pipeline_OBJ_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_1 
Execute       schedule -model mergeBuffer_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_1.
Execute       set_default_model mergeBuffer_Pipeline_1 
Execute       bind -model mergeBuffer_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_2 
Execute       schedule -model mergeBuffer_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_2.
Execute       set_default_model mergeBuffer_Pipeline_2 
Execute       bind -model mergeBuffer_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_3 
Execute       schedule -model mergeBuffer_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_3.
Execute       set_default_model mergeBuffer_Pipeline_3 
Execute       bind -model mergeBuffer_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_4 
Execute       schedule -model mergeBuffer_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_4.
Execute       set_default_model mergeBuffer_Pipeline_4 
Execute       bind -model mergeBuffer_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_5 
Execute       schedule -model mergeBuffer_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_5.
Execute       set_default_model mergeBuffer_Pipeline_5 
Execute       bind -model mergeBuffer_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_6 
Execute       schedule -model mergeBuffer_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_6.
Execute       set_default_model mergeBuffer_Pipeline_6 
Execute       bind -model mergeBuffer_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_7 
Execute       schedule -model mergeBuffer_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_7.
Execute       set_default_model mergeBuffer_Pipeline_7 
Execute       bind -model mergeBuffer_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_8 
Execute       schedule -model mergeBuffer_Pipeline_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_8.
Execute       set_default_model mergeBuffer_Pipeline_8 
Execute       bind -model mergeBuffer_Pipeline_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_9 
Execute       schedule -model mergeBuffer_Pipeline_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_9.
Execute       set_default_model mergeBuffer_Pipeline_9 
Execute       bind -model mergeBuffer_Pipeline_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_10 
Execute       schedule -model mergeBuffer_Pipeline_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_10.
Execute       set_default_model mergeBuffer_Pipeline_10 
Execute       bind -model mergeBuffer_Pipeline_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_11 
Execute       schedule -model mergeBuffer_Pipeline_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_11.
Execute       set_default_model mergeBuffer_Pipeline_11 
Execute       bind -model mergeBuffer_Pipeline_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer_Pipeline_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer_Pipeline_12 
Execute       schedule -model mergeBuffer_Pipeline_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer_Pipeline_12.
Execute       set_default_model mergeBuffer_Pipeline_12 
Execute       bind -model mergeBuffer_Pipeline_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer_Pipeline_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mergeBuffer 
Execute       schedule -model mergeBuffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.sched.adb -f 
INFO-FLOW: Finish scheduling mergeBuffer.
Execute       set_default_model mergeBuffer 
Execute       bind -model mergeBuffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.bind.adb -f 
INFO-FLOW: Finish binding mergeBuffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dut 
Execute       schedule -model dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.341 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.784 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.sched.adb -f 
Command       db_write done; 1.603 sec.
INFO-FLOW: Finish scheduling dut.
Execute       set_default_model dut 
Execute       bind -model dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.715 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.103 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.421 sec.
Execute       db_write -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.bind.adb -f 
Command       db_write done; 1.67 sec.
INFO-FLOW: Finish binding dut.
Execute       get_model_list dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dut_Pipeline_OBJ_LOOP 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_1 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_2 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_3 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_4 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_5 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_6 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_7 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_8 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_9 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_10 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_11 
Execute       rtl_gen_preprocess mergeBuffer_Pipeline_12 
Execute       rtl_gen_preprocess mergeBuffer 
Execute       rtl_gen_preprocess dut 
INFO-FLOW: Model list for RTL generation: dut_Pipeline_OBJ_LOOP mergeBuffer_Pipeline_1 mergeBuffer_Pipeline_2 mergeBuffer_Pipeline_3 mergeBuffer_Pipeline_4 mergeBuffer_Pipeline_5 mergeBuffer_Pipeline_6 mergeBuffer_Pipeline_7 mergeBuffer_Pipeline_8 mergeBuffer_Pipeline_9 mergeBuffer_Pipeline_10 mergeBuffer_Pipeline_11 mergeBuffer_Pipeline_12 mergeBuffer dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_OBJ_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut_Pipeline_OBJ_LOOP -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_OBJ_LOOP' pipeline 'OBJ_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_OBJ_LOOP'.
Command       create_rtl_model done; 0.577 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.705 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut_Pipeline_OBJ_LOOP -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_dut_Pipeline_OBJ_LOOP 
Execute       gen_rtl dut_Pipeline_OBJ_LOOP -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_dut_Pipeline_OBJ_LOOP 
Execute       syn_report -csynth -model dut_Pipeline_OBJ_LOOP -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/dut_Pipeline_OBJ_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.203 sec.
Execute       syn_report -rtlxml -model dut_Pipeline_OBJ_LOOP -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/dut_Pipeline_OBJ_LOOP_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dut_Pipeline_OBJ_LOOP -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.638 sec.
Execute       db_write -model dut_Pipeline_OBJ_LOOP -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.adb 
Command       db_write done; 0.443 sec.
Execute       db_write -model dut_Pipeline_OBJ_LOOP -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut_Pipeline_OBJ_LOOP -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_1 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 4.375 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_1 
Execute       gen_rtl mergeBuffer_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_1 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_1 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_1 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_1 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_1 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.adb 
Execute       db_write -model mergeBuffer_Pipeline_1 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_1 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_2 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_2 
Execute       gen_rtl mergeBuffer_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_2 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_2 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_2 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_2 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_2 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.adb 
Execute       db_write -model mergeBuffer_Pipeline_2 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_2 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_3 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_3 
Execute       gen_rtl mergeBuffer_Pipeline_3 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_3 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_3 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_3 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_3 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_3 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.adb 
Execute       db_write -model mergeBuffer_Pipeline_3 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_3 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_4 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_4 
Execute       gen_rtl mergeBuffer_Pipeline_4 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_4 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_4 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_4 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_4 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_4 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.adb 
Execute       db_write -model mergeBuffer_Pipeline_4 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_4 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_5 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_5 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_5 
Execute       gen_rtl mergeBuffer_Pipeline_5 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_5 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_5 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_5 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_5 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_5 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.adb 
Execute       db_write -model mergeBuffer_Pipeline_5 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_5 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_6 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_6 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_6 
Execute       gen_rtl mergeBuffer_Pipeline_6 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_6 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_6 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_6 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_6 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_6 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.adb 
Execute       db_write -model mergeBuffer_Pipeline_6 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_6 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_7 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_7 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_7 
Execute       gen_rtl mergeBuffer_Pipeline_7 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_7 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_7 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_7 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_7 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_7 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.adb 
Execute       db_write -model mergeBuffer_Pipeline_7 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_7 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_8 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_8' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_8 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_8 
Execute       gen_rtl mergeBuffer_Pipeline_8 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_8 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_8 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_8 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_8 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_8 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.adb 
Execute       db_write -model mergeBuffer_Pipeline_8 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_8 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_9 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_9 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_9 
Execute       gen_rtl mergeBuffer_Pipeline_9 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_9 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_9 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_9 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_9 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_9 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.adb 
Execute       db_write -model mergeBuffer_Pipeline_9 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_9 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_10 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_10' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_10 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_10 
Execute       gen_rtl mergeBuffer_Pipeline_10 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_10 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_10 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_10 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_10 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_10 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.adb 
Execute       db_write -model mergeBuffer_Pipeline_10 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_10 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_11 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_11' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_11 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_11 
Execute       gen_rtl mergeBuffer_Pipeline_11 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_11 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_11 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_11 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_11_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_11 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_11 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.adb 
Execute       db_write -model mergeBuffer_Pipeline_11 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_11 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer_Pipeline_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer_Pipeline_12 -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mergeBuffer_Pipeline_12' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer_Pipeline_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer_Pipeline_12 -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer_Pipeline_12 
Execute       gen_rtl mergeBuffer_Pipeline_12 -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer_Pipeline_12 
Execute       syn_report -csynth -model mergeBuffer_Pipeline_12 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer_Pipeline_12 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_Pipeline_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer_Pipeline_12 -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mergeBuffer_Pipeline_12 -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.adb 
Execute       db_write -model mergeBuffer_Pipeline_12 -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer_Pipeline_12 -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeBuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mergeBuffer -top_prefix dut_ -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeBuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl mergeBuffer -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut_mergeBuffer 
Execute       gen_rtl mergeBuffer -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut_mergeBuffer 
Execute       syn_report -csynth -model mergeBuffer -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mergeBuffer -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/mergeBuffer_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mergeBuffer -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -model mergeBuffer -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.adb 
Execute       db_write -model mergeBuffer -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mergeBuffer -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dut -top_prefix  -sub_prefix dut_ -mg_file C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'srem_33ns_5ns_33_37_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
Command       create_rtl_model done; 1.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.144 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dut -istop -style xilinx -f -lang vhdl -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/vhdl/dut 
Command       gen_rtl done; 0.418 sec.
Execute       gen_rtl dut -istop -style xilinx -f -lang vlog -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/verilog/dut 
Command       gen_rtl done; 0.224 sec.
Execute       syn_report -csynth -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/dut_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.213 sec.
Execute       syn_report -rtlxml -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/dut_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.199 sec.
Execute       syn_report -verbosereport -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.593 sec.
Execute       db_write -model dut -f -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.adb 
Command       db_write done; 1.923 sec.
Execute       db_write -model dut -bindview -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dut -p C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut 
Execute       export_constraint_db -f -tool general -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       syn_report -designview -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.design.xml 
Command       syn_report done; 0.699 sec.
Execute       syn_report -csynthDesign -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dut -o C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dut 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dut 
INFO-FLOW: Model list for RTL component generation: dut_Pipeline_OBJ_LOOP mergeBuffer_Pipeline_1 mergeBuffer_Pipeline_2 mergeBuffer_Pipeline_3 mergeBuffer_Pipeline_4 mergeBuffer_Pipeline_5 mergeBuffer_Pipeline_6 mergeBuffer_Pipeline_7 mergeBuffer_Pipeline_8 mergeBuffer_Pipeline_9 mergeBuffer_Pipeline_10 mergeBuffer_Pipeline_11 mergeBuffer_Pipeline_12 mergeBuffer dut
INFO-FLOW: Handling components in module [dut_Pipeline_OBJ_LOOP] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_1] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component dut_mux_83_8_1_1.
INFO-FLOW: Append model dut_mux_83_8_1_1
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_2] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_3] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_4] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_5] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_6] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_7] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_8] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_9] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_10] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_11] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer_Pipeline_12] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.compgen.tcl 
INFO-FLOW: Found component dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mergeBuffer] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.compgen.tcl 
INFO-FLOW: Handling components in module [dut] ... 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO-FLOW: Found component dut_srem_33ns_5ns_33_37_seq_1.
INFO-FLOW: Append model dut_srem_33ns_5ns_33_37_seq_1
INFO-FLOW: Found component dut_dst_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_dst_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_val_buf0_RAM_AUTO_1R1W.
INFO-FLOW: Append model dut_val_buf0_RAM_AUTO_1R1W
INFO-FLOW: Found component dut_control_s_axi.
INFO-FLOW: Append model dut_control_s_axi
INFO-FLOW: Found component dut_regslice_both.
INFO-FLOW: Append model dut_regslice_both
INFO-FLOW: Found component dut_regslice_both.
INFO-FLOW: Append model dut_regslice_both
INFO-FLOW: Append model dut_Pipeline_OBJ_LOOP
INFO-FLOW: Append model mergeBuffer_Pipeline_1
INFO-FLOW: Append model mergeBuffer_Pipeline_2
INFO-FLOW: Append model mergeBuffer_Pipeline_3
INFO-FLOW: Append model mergeBuffer_Pipeline_4
INFO-FLOW: Append model mergeBuffer_Pipeline_5
INFO-FLOW: Append model mergeBuffer_Pipeline_6
INFO-FLOW: Append model mergeBuffer_Pipeline_7
INFO-FLOW: Append model mergeBuffer_Pipeline_8
INFO-FLOW: Append model mergeBuffer_Pipeline_9
INFO-FLOW: Append model mergeBuffer_Pipeline_10
INFO-FLOW: Append model mergeBuffer_Pipeline_11
INFO-FLOW: Append model mergeBuffer_Pipeline_12
INFO-FLOW: Append model mergeBuffer
INFO-FLOW: Append model dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dut_flow_control_loop_pipe_sequential_init dut_mux_83_8_1_1 dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_flow_control_loop_pipe_sequential_init dut_srem_33ns_5ns_33_37_seq_1 dut_dst_buf0_RAM_AUTO_1R1W dut_val_buf0_RAM_AUTO_1R1W dut_control_s_axi dut_regslice_both dut_regslice_both dut_Pipeline_OBJ_LOOP mergeBuffer_Pipeline_1 mergeBuffer_Pipeline_2 mergeBuffer_Pipeline_3 mergeBuffer_Pipeline_4 mergeBuffer_Pipeline_5 mergeBuffer_Pipeline_6 mergeBuffer_Pipeline_7 mergeBuffer_Pipeline_8 mergeBuffer_Pipeline_9 mergeBuffer_Pipeline_10 mergeBuffer_Pipeline_11 mergeBuffer_Pipeline_12 mergeBuffer dut
INFO-FLOW: Generating C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_mux_83_8_1_1
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dut_srem_33ns_5ns_33_37_seq_1
INFO-FLOW: To file: write model dut_dst_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_val_buf0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dut_control_s_axi
INFO-FLOW: To file: write model dut_regslice_both
INFO-FLOW: To file: write model dut_regslice_both
INFO-FLOW: To file: write model dut_Pipeline_OBJ_LOOP
INFO-FLOW: To file: write model mergeBuffer_Pipeline_1
INFO-FLOW: To file: write model mergeBuffer_Pipeline_2
INFO-FLOW: To file: write model mergeBuffer_Pipeline_3
INFO-FLOW: To file: write model mergeBuffer_Pipeline_4
INFO-FLOW: To file: write model mergeBuffer_Pipeline_5
INFO-FLOW: To file: write model mergeBuffer_Pipeline_6
INFO-FLOW: To file: write model mergeBuffer_Pipeline_7
INFO-FLOW: To file: write model mergeBuffer_Pipeline_8
INFO-FLOW: To file: write model mergeBuffer_Pipeline_9
INFO-FLOW: To file: write model mergeBuffer_Pipeline_10
INFO-FLOW: To file: write model mergeBuffer_Pipeline_11
INFO-FLOW: To file: write model mergeBuffer_Pipeline_12
INFO-FLOW: To file: write model mergeBuffer
INFO-FLOW: To file: write model dut
INFO-FLOW: Generating C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.300 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/vlog' tclDir='C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db' modelList='dut_flow_control_loop_pipe_sequential_init
dut_mux_83_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_srem_33ns_5ns_33_37_seq_1
dut_dst_buf0_RAM_AUTO_1R1W
dut_val_buf0_RAM_AUTO_1R1W
dut_control_s_axi
dut_regslice_both
dut_regslice_both
dut_Pipeline_OBJ_LOOP
mergeBuffer_Pipeline_1
mergeBuffer_Pipeline_2
mergeBuffer_Pipeline_3
mergeBuffer_Pipeline_4
mergeBuffer_Pipeline_5
mergeBuffer_Pipeline_6
mergeBuffer_Pipeline_7
mergeBuffer_Pipeline_8
mergeBuffer_Pipeline_9
mergeBuffer_Pipeline_10
mergeBuffer_Pipeline_11
mergeBuffer_Pipeline_12
mergeBuffer
dut
' expOnly='0'
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.compgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dut_dst_buf0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dut_val_buf0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.11 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 10.583 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name mergeBuffer
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dut_flow_control_loop_pipe_sequential_init
dut_mux_83_8_1_1
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_flow_control_loop_pipe_sequential_init
dut_srem_33ns_5ns_33_37_seq_1
dut_dst_buf0_RAM_AUTO_1R1W
dut_val_buf0_RAM_AUTO_1R1W
dut_control_s_axi
dut_regslice_both
dut_regslice_both
dut_Pipeline_OBJ_LOOP
mergeBuffer_Pipeline_1
mergeBuffer_Pipeline_2
mergeBuffer_Pipeline_3
mergeBuffer_Pipeline_4
mergeBuffer_Pipeline_5
mergeBuffer_Pipeline_6
mergeBuffer_Pipeline_7
mergeBuffer_Pipeline_8
mergeBuffer_Pipeline_9
mergeBuffer_Pipeline_10
mergeBuffer_Pipeline_11
mergeBuffer_Pipeline_12
mergeBuffer
dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut_Pipeline_OBJ_LOOP.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_3.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_4.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_5.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_6.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_7.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_8.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_9.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_10.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_11.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer_Pipeline_12.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/mergeBuffer.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.constraint.tcl 
Execute       sc_get_clocks dut 
Execute       source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dut LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST dut MODULE2INSTS {dut dut dut_Pipeline_OBJ_LOOP grp_dut_Pipeline_OBJ_LOOP_fu_6828 mergeBuffer grp_mergeBuffer_fu_6955 mergeBuffer_Pipeline_1 grp_mergeBuffer_Pipeline_1_fu_332 mergeBuffer_Pipeline_2 grp_mergeBuffer_Pipeline_2_fu_356 mergeBuffer_Pipeline_3 grp_mergeBuffer_Pipeline_3_fu_379 mergeBuffer_Pipeline_4 grp_mergeBuffer_Pipeline_4_fu_402 mergeBuffer_Pipeline_5 grp_mergeBuffer_Pipeline_5_fu_425 mergeBuffer_Pipeline_6 grp_mergeBuffer_Pipeline_6_fu_448 mergeBuffer_Pipeline_7 grp_mergeBuffer_Pipeline_7_fu_471 mergeBuffer_Pipeline_8 grp_mergeBuffer_Pipeline_8_fu_494 mergeBuffer_Pipeline_9 grp_mergeBuffer_Pipeline_9_fu_517 mergeBuffer_Pipeline_10 grp_mergeBuffer_Pipeline_10_fu_540 mergeBuffer_Pipeline_11 grp_mergeBuffer_Pipeline_11_fu_563 mergeBuffer_Pipeline_12 grp_mergeBuffer_Pipeline_12_fu_586} INST2MODULE {dut dut grp_dut_Pipeline_OBJ_LOOP_fu_6828 dut_Pipeline_OBJ_LOOP grp_mergeBuffer_fu_6955 mergeBuffer grp_mergeBuffer_Pipeline_1_fu_332 mergeBuffer_Pipeline_1 grp_mergeBuffer_Pipeline_2_fu_356 mergeBuffer_Pipeline_2 grp_mergeBuffer_Pipeline_3_fu_379 mergeBuffer_Pipeline_3 grp_mergeBuffer_Pipeline_4_fu_402 mergeBuffer_Pipeline_4 grp_mergeBuffer_Pipeline_5_fu_425 mergeBuffer_Pipeline_5 grp_mergeBuffer_Pipeline_6_fu_448 mergeBuffer_Pipeline_6 grp_mergeBuffer_Pipeline_7_fu_471 mergeBuffer_Pipeline_7 grp_mergeBuffer_Pipeline_8_fu_494 mergeBuffer_Pipeline_8 grp_mergeBuffer_Pipeline_9_fu_517 mergeBuffer_Pipeline_9 grp_mergeBuffer_Pipeline_10_fu_540 mergeBuffer_Pipeline_10 grp_mergeBuffer_Pipeline_11_fu_563 mergeBuffer_Pipeline_11 grp_mergeBuffer_Pipeline_12_fu_586 mergeBuffer_Pipeline_12} INSTDATA {dut {DEPTH 1 CHILDREN {grp_dut_Pipeline_OBJ_LOOP_fu_6828 grp_mergeBuffer_fu_6955}} grp_dut_Pipeline_OBJ_LOOP_fu_6828 {DEPTH 2 CHILDREN {}} grp_mergeBuffer_fu_6955 {DEPTH 2 CHILDREN {grp_mergeBuffer_Pipeline_1_fu_332 grp_mergeBuffer_Pipeline_2_fu_356 grp_mergeBuffer_Pipeline_3_fu_379 grp_mergeBuffer_Pipeline_4_fu_402 grp_mergeBuffer_Pipeline_5_fu_425 grp_mergeBuffer_Pipeline_6_fu_448 grp_mergeBuffer_Pipeline_7_fu_471 grp_mergeBuffer_Pipeline_8_fu_494 grp_mergeBuffer_Pipeline_9_fu_517 grp_mergeBuffer_Pipeline_10_fu_540 grp_mergeBuffer_Pipeline_11_fu_563 grp_mergeBuffer_Pipeline_12_fu_586}} grp_mergeBuffer_Pipeline_1_fu_332 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_2_fu_356 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_3_fu_379 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_4_fu_402 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_5_fu_425 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_6_fu_448 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_7_fu_471 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_8_fu_494 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_9_fu_517 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_10_fu_540 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_11_fu_563 {DEPTH 3 CHILDREN {}} grp_mergeBuffer_Pipeline_12_fu_586 {DEPTH 3 CHILDREN {}}} MODULEDATA {dut_Pipeline_OBJ_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size0_fu_10259_p2 SOURCE top.cpp:53 VARIABLE size0 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_10279_p2 SOURCE top.cpp:57 VARIABLE add_ln57 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9012_p2 SOURCE top.cpp:57 VARIABLE add_ln57_1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9027_p2 SOURCE top.cpp:57 VARIABLE add_ln57_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9042_p2 SOURCE top.cpp:57 VARIABLE add_ln57_3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_4_fu_10310_p2 SOURCE top.cpp:57 VARIABLE add_ln57_4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_5_fu_10329_p2 SOURCE top.cpp:57 VARIABLE add_ln57_5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_6_fu_10348_p2 SOURCE top.cpp:57 VARIABLE add_ln57_6 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME val_size0_fu_9571_p2 SOURCE top.cpp:37 VARIABLE val_size0 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size0_2_fu_9576_p2 SOURCE top.cpp:39 VARIABLE size0_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9012_p2 SOURCE top.cpp:41 VARIABLE add_ln41 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9027_p2 SOURCE top.cpp:42 VARIABLE add_ln42 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9042_p2 SOURCE top.cpp:43 VARIABLE add_ln43 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_10403_p2 SOURCE top.cpp:49 VARIABLE add_ln49 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_10422_p2 SOURCE top.cpp:49 VARIABLE add_ln49_1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_2_fu_10441_p2 SOURCE top.cpp:49 VARIABLE add_ln49_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_3_fu_10460_p2 SOURCE top.cpp:49 VARIABLE add_ln49_3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_4_fu_10479_p2 SOURCE top.cpp:49 VARIABLE add_ln49_4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_5_fu_10498_p2 SOURCE top.cpp:49 VARIABLE add_ln49_5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_6_fu_10517_p2 SOURCE top.cpp:49 VARIABLE add_ln49_6 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size1_fu_10544_p2 SOURCE top.cpp:53 VARIABLE size1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_7_fu_10564_p2 SOURCE top.cpp:57 VARIABLE add_ln57_7 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9066_p2 SOURCE top.cpp:57 VARIABLE add_ln57_8 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9081_p2 SOURCE top.cpp:57 VARIABLE add_ln57_9 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9096_p2 SOURCE top.cpp:57 VARIABLE add_ln57_10 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_11_fu_10595_p2 SOURCE top.cpp:57 VARIABLE add_ln57_11 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_12_fu_10614_p2 SOURCE top.cpp:57 VARIABLE add_ln57_12 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_13_fu_10633_p2 SOURCE top.cpp:57 VARIABLE add_ln57_13 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME val_size1_fu_11984_p2 SOURCE top.cpp:37 VARIABLE val_size1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size1_2_fu_9689_p2 SOURCE top.cpp:39 VARIABLE size1_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9066_p2 SOURCE top.cpp:41 VARIABLE add_ln41_1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9081_p2 SOURCE top.cpp:42 VARIABLE add_ln42_1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9096_p2 SOURCE top.cpp:43 VARIABLE add_ln43_1 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_7_fu_10688_p2 SOURCE top.cpp:49 VARIABLE add_ln49_7 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_8_fu_10707_p2 SOURCE top.cpp:49 VARIABLE add_ln49_8 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_9_fu_10726_p2 SOURCE top.cpp:49 VARIABLE add_ln49_9 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_10_fu_10745_p2 SOURCE top.cpp:49 VARIABLE add_ln49_10 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_11_fu_10764_p2 SOURCE top.cpp:49 VARIABLE add_ln49_11 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_12_fu_10783_p2 SOURCE top.cpp:49 VARIABLE add_ln49_12 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_13_fu_10802_p2 SOURCE top.cpp:49 VARIABLE add_ln49_13 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size2_fu_10829_p2 SOURCE top.cpp:53 VARIABLE size2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_14_fu_10849_p2 SOURCE top.cpp:57 VARIABLE add_ln57_14 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9120_p2 SOURCE top.cpp:57 VARIABLE add_ln57_15 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9135_p2 SOURCE top.cpp:57 VARIABLE add_ln57_16 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9150_p2 SOURCE top.cpp:57 VARIABLE add_ln57_17 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_18_fu_10880_p2 SOURCE top.cpp:57 VARIABLE add_ln57_18 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_19_fu_10899_p2 SOURCE top.cpp:57 VARIABLE add_ln57_19 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_20_fu_10918_p2 SOURCE top.cpp:57 VARIABLE add_ln57_20 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME val_size2_fu_12001_p2 SOURCE top.cpp:37 VARIABLE val_size2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size2_2_fu_9802_p2 SOURCE top.cpp:39 VARIABLE size2_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9120_p2 SOURCE top.cpp:41 VARIABLE add_ln41_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9135_p2 SOURCE top.cpp:42 VARIABLE add_ln42_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9150_p2 SOURCE top.cpp:43 VARIABLE add_ln43_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_14_fu_10973_p2 SOURCE top.cpp:49 VARIABLE add_ln49_14 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_15_fu_10992_p2 SOURCE top.cpp:49 VARIABLE add_ln49_15 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_16_fu_11011_p2 SOURCE top.cpp:49 VARIABLE add_ln49_16 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_17_fu_11030_p2 SOURCE top.cpp:49 VARIABLE add_ln49_17 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_18_fu_11049_p2 SOURCE top.cpp:49 VARIABLE add_ln49_18 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_19_fu_11068_p2 SOURCE top.cpp:49 VARIABLE add_ln49_19 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_20_fu_11087_p2 SOURCE top.cpp:49 VARIABLE add_ln49_20 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size3_fu_11114_p2 SOURCE top.cpp:53 VARIABLE size3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_21_fu_11134_p2 SOURCE top.cpp:57 VARIABLE add_ln57_21 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9174_p2 SOURCE top.cpp:57 VARIABLE add_ln57_22 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9189_p2 SOURCE top.cpp:57 VARIABLE add_ln57_23 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9204_p2 SOURCE top.cpp:57 VARIABLE add_ln57_24 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_25_fu_11165_p2 SOURCE top.cpp:57 VARIABLE add_ln57_25 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_26_fu_11184_p2 SOURCE top.cpp:57 VARIABLE add_ln57_26 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_27_fu_11203_p2 SOURCE top.cpp:57 VARIABLE add_ln57_27 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME val_size3_fu_12018_p2 SOURCE top.cpp:37 VARIABLE val_size3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size3_2_fu_9915_p2 SOURCE top.cpp:39 VARIABLE size3_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9174_p2 SOURCE top.cpp:41 VARIABLE add_ln41_3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9189_p2 SOURCE top.cpp:42 VARIABLE add_ln42_3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9204_p2 SOURCE top.cpp:43 VARIABLE add_ln43_3 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_21_fu_11258_p2 SOURCE top.cpp:49 VARIABLE add_ln49_21 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_22_fu_11277_p2 SOURCE top.cpp:49 VARIABLE add_ln49_22 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_23_fu_11296_p2 SOURCE top.cpp:49 VARIABLE add_ln49_23 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_24_fu_11315_p2 SOURCE top.cpp:49 VARIABLE add_ln49_24 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_25_fu_11334_p2 SOURCE top.cpp:49 VARIABLE add_ln49_25 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_26_fu_11353_p2 SOURCE top.cpp:49 VARIABLE add_ln49_26 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_27_fu_11372_p2 SOURCE top.cpp:49 VARIABLE add_ln49_27 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size4_fu_11399_p2 SOURCE top.cpp:53 VARIABLE size4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_28_fu_11419_p2 SOURCE top.cpp:57 VARIABLE add_ln57_28 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9228_p2 SOURCE top.cpp:57 VARIABLE add_ln57_29 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9243_p2 SOURCE top.cpp:57 VARIABLE add_ln57_30 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9258_p2 SOURCE top.cpp:57 VARIABLE add_ln57_31 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_32_fu_11450_p2 SOURCE top.cpp:57 VARIABLE add_ln57_32 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_33_fu_11469_p2 SOURCE top.cpp:57 VARIABLE add_ln57_33 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_34_fu_11488_p2 SOURCE top.cpp:57 VARIABLE add_ln57_34 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME val_size4_fu_12035_p2 SOURCE top.cpp:37 VARIABLE val_size4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size4_2_fu_10028_p2 SOURCE top.cpp:39 VARIABLE size4_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9228_p2 SOURCE top.cpp:41 VARIABLE add_ln41_4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9243_p2 SOURCE top.cpp:42 VARIABLE add_ln42_4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9258_p2 SOURCE top.cpp:43 VARIABLE add_ln43_4 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_28_fu_11543_p2 SOURCE top.cpp:49 VARIABLE add_ln49_28 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_29_fu_11562_p2 SOURCE top.cpp:49 VARIABLE add_ln49_29 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_30_fu_11581_p2 SOURCE top.cpp:49 VARIABLE add_ln49_30 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_31_fu_11600_p2 SOURCE top.cpp:49 VARIABLE add_ln49_31 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_32_fu_11619_p2 SOURCE top.cpp:49 VARIABLE add_ln49_32 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_33_fu_11638_p2 SOURCE top.cpp:49 VARIABLE add_ln49_33 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_34_fu_11657_p2 SOURCE top.cpp:49 VARIABLE add_ln49_34 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size5_fu_11684_p2 SOURCE top.cpp:53 VARIABLE size5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_35_fu_11704_p2 SOURCE top.cpp:57 VARIABLE add_ln57_35 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9282_p2 SOURCE top.cpp:57 VARIABLE add_ln57_36 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9297_p2 SOURCE top.cpp:57 VARIABLE add_ln57_37 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9312_p2 SOURCE top.cpp:57 VARIABLE add_ln57_38 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_39_fu_11735_p2 SOURCE top.cpp:57 VARIABLE add_ln57_39 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_40_fu_11754_p2 SOURCE top.cpp:57 VARIABLE add_ln57_40 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_41_fu_11773_p2 SOURCE top.cpp:57 VARIABLE add_ln57_41 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME val_size5_fu_10147_p2 SOURCE top.cpp:37 VARIABLE val_size5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size5_2_fu_10152_p2 SOURCE top.cpp:39 VARIABLE size5_2 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9282_p2 SOURCE top.cpp:41 VARIABLE add_ln41_5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9297_p2 SOURCE top.cpp:42 VARIABLE add_ln42_5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9312_p2 SOURCE top.cpp:43 VARIABLE add_ln43_5 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_35_fu_11828_p2 SOURCE top.cpp:49 VARIABLE add_ln49_35 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_36_fu_11847_p2 SOURCE top.cpp:49 VARIABLE add_ln49_36 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_37_fu_11866_p2 SOURCE top.cpp:49 VARIABLE add_ln49_37 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_38_fu_11885_p2 SOURCE top.cpp:49 VARIABLE add_ln49_38 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_39_fu_11904_p2 SOURCE top.cpp:49 VARIABLE add_ln49_39 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_40_fu_11923_p2 SOURCE top.cpp:49 VARIABLE add_ln49_40 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_41_fu_11942_p2 SOURCE top.cpp:49 VARIABLE add_ln49_41 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_12063_p2 SOURCE top.cpp:171 VARIABLE add_ln171 LOOP OBJ_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_217_p2 SOURCE {} VARIABLE empty_33 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_29_fu_217_p2 SOURCE {} VARIABLE empty_29 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_217_p2 SOURCE {} VARIABLE empty_28 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_217_p2 SOURCE {} VARIABLE empty_27 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_217_p2 SOURCE {} VARIABLE empty_26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_217_p2 SOURCE {} VARIABLE empty_25 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_24_fu_217_p2 SOURCE {} VARIABLE empty_24 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_217_p2 SOURCE {} VARIABLE empty_23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_22_fu_217_p2 SOURCE {} VARIABLE empty_22 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_217_p2 SOURCE {} VARIABLE empty_32 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_217_p2 SOURCE {} VARIABLE empty_31 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mergeBuffer_Pipeline_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_217_p2 SOURCE {} VARIABLE empty_30 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dut {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_U SOURCE top.cpp:149 VARIABLE dst_buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_8_U SOURCE top.cpp:149 VARIABLE dst_buf0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_9_U SOURCE top.cpp:149 VARIABLE dst_buf0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_10_U SOURCE top.cpp:149 VARIABLE dst_buf0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_11_U SOURCE top.cpp:149 VARIABLE dst_buf0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_12_U SOURCE top.cpp:149 VARIABLE dst_buf0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_13_U SOURCE top.cpp:149 VARIABLE dst_buf0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf0_14_U SOURCE top.cpp:149 VARIABLE dst_buf0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_U SOURCE top.cpp:149 VARIABLE dst_buf1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_8_U SOURCE top.cpp:149 VARIABLE dst_buf1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_9_U SOURCE top.cpp:149 VARIABLE dst_buf1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_10_U SOURCE top.cpp:149 VARIABLE dst_buf1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_11_U SOURCE top.cpp:149 VARIABLE dst_buf1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_12_U SOURCE top.cpp:149 VARIABLE dst_buf1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_13_U SOURCE top.cpp:149 VARIABLE dst_buf1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf1_14_U SOURCE top.cpp:149 VARIABLE dst_buf1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_U SOURCE top.cpp:149 VARIABLE dst_buf2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_8_U SOURCE top.cpp:149 VARIABLE dst_buf2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_9_U SOURCE top.cpp:149 VARIABLE dst_buf2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_10_U SOURCE top.cpp:149 VARIABLE dst_buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_11_U SOURCE top.cpp:149 VARIABLE dst_buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_12_U SOURCE top.cpp:149 VARIABLE dst_buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_13_U SOURCE top.cpp:149 VARIABLE dst_buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf2_14_U SOURCE top.cpp:149 VARIABLE dst_buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_U SOURCE top.cpp:149 VARIABLE dst_buf3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_8_U SOURCE top.cpp:149 VARIABLE dst_buf3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_9_U SOURCE top.cpp:149 VARIABLE dst_buf3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_10_U SOURCE top.cpp:149 VARIABLE dst_buf3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_11_U SOURCE top.cpp:149 VARIABLE dst_buf3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_12_U SOURCE top.cpp:149 VARIABLE dst_buf3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_13_U SOURCE top.cpp:149 VARIABLE dst_buf3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf3_14_U SOURCE top.cpp:149 VARIABLE dst_buf3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_U SOURCE top.cpp:149 VARIABLE dst_buf4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_8_U SOURCE top.cpp:149 VARIABLE dst_buf4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_9_U SOURCE top.cpp:149 VARIABLE dst_buf4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_10_U SOURCE top.cpp:149 VARIABLE dst_buf4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_11_U SOURCE top.cpp:149 VARIABLE dst_buf4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_12_U SOURCE top.cpp:149 VARIABLE dst_buf4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_13_U SOURCE top.cpp:149 VARIABLE dst_buf4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf4_14_U SOURCE top.cpp:149 VARIABLE dst_buf4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_U SOURCE top.cpp:149 VARIABLE dst_buf5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_8_U SOURCE top.cpp:149 VARIABLE dst_buf5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_9_U SOURCE top.cpp:149 VARIABLE dst_buf5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_10_U SOURCE top.cpp:149 VARIABLE dst_buf5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_11_U SOURCE top.cpp:149 VARIABLE dst_buf5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_12_U SOURCE top.cpp:149 VARIABLE dst_buf5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_13_U SOURCE top.cpp:149 VARIABLE dst_buf5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME dst_buf5_14_U SOURCE top.cpp:149 VARIABLE dst_buf5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_U SOURCE top.cpp:150 VARIABLE val_buf0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_8_U SOURCE top.cpp:150 VARIABLE val_buf0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_9_U SOURCE top.cpp:150 VARIABLE val_buf0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_10_U SOURCE top.cpp:150 VARIABLE val_buf0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_11_U SOURCE top.cpp:150 VARIABLE val_buf0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_12_U SOURCE top.cpp:150 VARIABLE val_buf0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_13_U SOURCE top.cpp:150 VARIABLE val_buf0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf0_14_U SOURCE top.cpp:150 VARIABLE val_buf0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_U SOURCE top.cpp:150 VARIABLE val_buf1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_8_U SOURCE top.cpp:150 VARIABLE val_buf1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_9_U SOURCE top.cpp:150 VARIABLE val_buf1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_10_U SOURCE top.cpp:150 VARIABLE val_buf1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_11_U SOURCE top.cpp:150 VARIABLE val_buf1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_12_U SOURCE top.cpp:150 VARIABLE val_buf1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_13_U SOURCE top.cpp:150 VARIABLE val_buf1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf1_14_U SOURCE top.cpp:150 VARIABLE val_buf1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_U SOURCE top.cpp:150 VARIABLE val_buf2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_8_U SOURCE top.cpp:150 VARIABLE val_buf2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_9_U SOURCE top.cpp:150 VARIABLE val_buf2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_10_U SOURCE top.cpp:150 VARIABLE val_buf2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_11_U SOURCE top.cpp:150 VARIABLE val_buf2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_12_U SOURCE top.cpp:150 VARIABLE val_buf2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_13_U SOURCE top.cpp:150 VARIABLE val_buf2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf2_14_U SOURCE top.cpp:150 VARIABLE val_buf2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_U SOURCE top.cpp:150 VARIABLE val_buf3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_8_U SOURCE top.cpp:150 VARIABLE val_buf3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_9_U SOURCE top.cpp:150 VARIABLE val_buf3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_10_U SOURCE top.cpp:150 VARIABLE val_buf3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_11_U SOURCE top.cpp:150 VARIABLE val_buf3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_12_U SOURCE top.cpp:150 VARIABLE val_buf3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_13_U SOURCE top.cpp:150 VARIABLE val_buf3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf3_14_U SOURCE top.cpp:150 VARIABLE val_buf3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_U SOURCE top.cpp:150 VARIABLE val_buf4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_8_U SOURCE top.cpp:150 VARIABLE val_buf4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_9_U SOURCE top.cpp:150 VARIABLE val_buf4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_10_U SOURCE top.cpp:150 VARIABLE val_buf4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_11_U SOURCE top.cpp:150 VARIABLE val_buf4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_12_U SOURCE top.cpp:150 VARIABLE val_buf4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_13_U SOURCE top.cpp:150 VARIABLE val_buf4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf4_14_U SOURCE top.cpp:150 VARIABLE val_buf4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_U SOURCE top.cpp:150 VARIABLE val_buf5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_8_U SOURCE top.cpp:150 VARIABLE val_buf5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_9_U SOURCE top.cpp:150 VARIABLE val_buf5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_10_U SOURCE top.cpp:150 VARIABLE val_buf5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_11_U SOURCE top.cpp:150 VARIABLE val_buf5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_12_U SOURCE top.cpp:150 VARIABLE val_buf5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_13_U SOURCE top.cpp:150 VARIABLE val_buf5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME val_buf5_14_U SOURCE top.cpp:150 VARIABLE val_buf5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_7081_p2 SOURCE top.cpp:171 VARIABLE add_ln171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_fu_7092_p2 SOURCE top.cpp:171 VARIABLE sub_ln171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size0_fu_7193_p2 SOURCE top.cpp:65 VARIABLE size0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size0_4_fu_7243_p2 SOURCE top.cpp:66 VARIABLE size0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size0_5_fu_7295_p2 SOURCE top.cpp:67 VARIABLE size0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size0_6_fu_7323_p2 SOURCE top.cpp:68 VARIABLE size0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size1_fu_7371_p2 SOURCE top.cpp:65 VARIABLE size1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size1_4_fu_7417_p2 SOURCE top.cpp:66 VARIABLE size1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size1_5_fu_7467_p2 SOURCE top.cpp:67 VARIABLE size1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size1_6_fu_7494_p2 SOURCE top.cpp:68 VARIABLE size1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size2_fu_7549_p2 SOURCE top.cpp:65 VARIABLE size2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size2_4_fu_7595_p2 SOURCE top.cpp:66 VARIABLE size2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size2_5_fu_7645_p2 SOURCE top.cpp:67 VARIABLE size2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size2_6_fu_7672_p2 SOURCE top.cpp:68 VARIABLE size2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size3_fu_7727_p2 SOURCE top.cpp:65 VARIABLE size3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size3_4_fu_7773_p2 SOURCE top.cpp:66 VARIABLE size3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size3_5_fu_7823_p2 SOURCE top.cpp:67 VARIABLE size3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size3_6_fu_7850_p2 SOURCE top.cpp:68 VARIABLE size3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size4_fu_7905_p2 SOURCE top.cpp:65 VARIABLE size4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size4_4_fu_7951_p2 SOURCE top.cpp:66 VARIABLE size4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size4_5_fu_8001_p2 SOURCE top.cpp:67 VARIABLE size4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size4_6_fu_8028_p2 SOURCE top.cpp:68 VARIABLE size4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size5_fu_8083_p2 SOURCE top.cpp:65 VARIABLE size5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size5_4_fu_8129_p2 SOURCE top.cpp:66 VARIABLE size5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size5_5_fu_8179_p2 SOURCE top.cpp:67 VARIABLE size5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME size5_6_fu_8206_p2 SOURCE top.cpp:68 VARIABLE size5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_8237_p2 SOURCE top.cpp:75 VARIABLE add_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_12_fu_8243_p2 SOURCE top.cpp:75 VARIABLE add_ln75_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_fu_8257_p2 SOURCE top.cpp:75 VARIABLE sub_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_1_fu_8273_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_fu_8308_p2 SOURCE top.cpp:75 VARIABLE padding_size LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_8361_p2 SOURCE top.cpp:82 VARIABLE add_ln82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_8397_p2 SOURCE top.cpp:82 VARIABLE add_ln82_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_2_fu_8443_p2 SOURCE top.cpp:82 VARIABLE add_ln82_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_3_fu_8479_p2 SOURCE top.cpp:82 VARIABLE add_ln82_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_4_fu_8515_p2 SOURCE top.cpp:82 VARIABLE add_ln82_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_5_fu_8551_p2 SOURCE top.cpp:82 VARIABLE add_ln82_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_8585_p2 SOURCE top.cpp:75 VARIABLE add_ln75_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_13_fu_8591_p2 SOURCE top.cpp:75 VARIABLE add_ln75_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_3_fu_8604_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_4_fu_8619_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_1_fu_8650_p2 SOURCE top.cpp:75 VARIABLE padding_size_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_6_fu_8700_p2 SOURCE top.cpp:82 VARIABLE add_ln82_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_7_fu_8735_p2 SOURCE top.cpp:82 VARIABLE add_ln82_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_8_fu_8780_p2 SOURCE top.cpp:82 VARIABLE add_ln82_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_9_fu_8815_p2 SOURCE top.cpp:82 VARIABLE add_ln82_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_10_fu_8850_p2 SOURCE top.cpp:82 VARIABLE add_ln82_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_11_fu_8885_p2 SOURCE top.cpp:82 VARIABLE add_ln82_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_8919_p2 SOURCE top.cpp:75 VARIABLE add_ln75_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_14_fu_8925_p2 SOURCE top.cpp:75 VARIABLE add_ln75_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_6_fu_8939_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_7_fu_8955_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_2_fu_8986_p2 SOURCE top.cpp:75 VARIABLE padding_size_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_12_fu_9039_p2 SOURCE top.cpp:82 VARIABLE add_ln82_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_13_fu_9075_p2 SOURCE top.cpp:82 VARIABLE add_ln82_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_14_fu_9121_p2 SOURCE top.cpp:82 VARIABLE add_ln82_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_15_fu_9157_p2 SOURCE top.cpp:82 VARIABLE add_ln82_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_16_fu_9193_p2 SOURCE top.cpp:82 VARIABLE add_ln82_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_17_fu_9229_p2 SOURCE top.cpp:82 VARIABLE add_ln82_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_9263_p2 SOURCE top.cpp:75 VARIABLE add_ln75_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_15_fu_9269_p2 SOURCE top.cpp:75 VARIABLE add_ln75_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_9_fu_9282_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_10_fu_9297_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_3_fu_9328_p2 SOURCE top.cpp:75 VARIABLE padding_size_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_18_fu_9378_p2 SOURCE top.cpp:82 VARIABLE add_ln82_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_19_fu_9413_p2 SOURCE top.cpp:82 VARIABLE add_ln82_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_20_fu_9458_p2 SOURCE top.cpp:82 VARIABLE add_ln82_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_21_fu_9493_p2 SOURCE top.cpp:82 VARIABLE add_ln82_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_22_fu_9528_p2 SOURCE top.cpp:82 VARIABLE add_ln82_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_23_fu_9563_p2 SOURCE top.cpp:82 VARIABLE add_ln82_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_9597_p2 SOURCE top.cpp:75 VARIABLE add_ln75_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_16_fu_9603_p2 SOURCE top.cpp:75 VARIABLE add_ln75_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_12_fu_9617_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_13_fu_9633_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_4_fu_9664_p2 SOURCE top.cpp:75 VARIABLE padding_size_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_24_fu_9717_p2 SOURCE top.cpp:82 VARIABLE add_ln82_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_25_fu_9753_p2 SOURCE top.cpp:82 VARIABLE add_ln82_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_26_fu_9799_p2 SOURCE top.cpp:82 VARIABLE add_ln82_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_27_fu_9835_p2 SOURCE top.cpp:82 VARIABLE add_ln82_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_28_fu_9871_p2 SOURCE top.cpp:82 VARIABLE add_ln82_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_29_fu_9907_p2 SOURCE top.cpp:82 VARIABLE add_ln82_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_5_fu_9941_p2 SOURCE top.cpp:75 VARIABLE add_ln75_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_17_fu_9947_p2 SOURCE top.cpp:75 VARIABLE add_ln75_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_15_fu_9960_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_16_fu_9975_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_5_fu_10006_p2 SOURCE top.cpp:75 VARIABLE padding_size_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_30_fu_10056_p2 SOURCE top.cpp:82 VARIABLE add_ln82_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_31_fu_10091_p2 SOURCE top.cpp:82 VARIABLE add_ln82_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_32_fu_10136_p2 SOURCE top.cpp:82 VARIABLE add_ln82_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_33_fu_10171_p2 SOURCE top.cpp:82 VARIABLE add_ln82_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_34_fu_10206_p2 SOURCE top.cpp:82 VARIABLE add_ln82_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_35_fu_10241_p2 SOURCE top.cpp:82 VARIABLE add_ln82_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_6_fu_10275_p2 SOURCE top.cpp:75 VARIABLE add_ln75_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_18_fu_10281_p2 SOURCE top.cpp:75 VARIABLE add_ln75_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_18_fu_10295_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_19_fu_10311_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_6_fu_10342_p2 SOURCE top.cpp:75 VARIABLE padding_size_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_36_fu_10395_p2 SOURCE top.cpp:82 VARIABLE add_ln82_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_37_fu_10431_p2 SOURCE top.cpp:82 VARIABLE add_ln82_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_38_fu_10477_p2 SOURCE top.cpp:82 VARIABLE add_ln82_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_39_fu_10513_p2 SOURCE top.cpp:82 VARIABLE add_ln82_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_40_fu_10549_p2 SOURCE top.cpp:82 VARIABLE add_ln82_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_41_fu_10585_p2 SOURCE top.cpp:82 VARIABLE add_ln82_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_7_fu_10619_p2 SOURCE top.cpp:75 VARIABLE add_ln75_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_19_fu_10625_p2 SOURCE top.cpp:75 VARIABLE add_ln75_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_21_fu_10638_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_22_fu_10653_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_7_fu_10684_p2 SOURCE top.cpp:75 VARIABLE padding_size_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_42_fu_10734_p2 SOURCE top.cpp:82 VARIABLE add_ln82_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_43_fu_10769_p2 SOURCE top.cpp:82 VARIABLE add_ln82_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_44_fu_10814_p2 SOURCE top.cpp:82 VARIABLE add_ln82_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_45_fu_10849_p2 SOURCE top.cpp:82 VARIABLE add_ln82_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_46_fu_10884_p2 SOURCE top.cpp:82 VARIABLE add_ln82_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_47_fu_10919_p2 SOURCE top.cpp:82 VARIABLE add_ln82_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_8_fu_10953_p2 SOURCE top.cpp:75 VARIABLE add_ln75_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_20_fu_10959_p2 SOURCE top.cpp:75 VARIABLE add_ln75_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_24_fu_10973_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_25_fu_10989_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_8_fu_11020_p2 SOURCE top.cpp:75 VARIABLE padding_size_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_48_fu_11073_p2 SOURCE top.cpp:82 VARIABLE add_ln82_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_49_fu_11109_p2 SOURCE top.cpp:82 VARIABLE add_ln82_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_50_fu_11155_p2 SOURCE top.cpp:82 VARIABLE add_ln82_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_51_fu_11191_p2 SOURCE top.cpp:82 VARIABLE add_ln82_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_52_fu_11227_p2 SOURCE top.cpp:82 VARIABLE add_ln82_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_53_fu_11263_p2 SOURCE top.cpp:82 VARIABLE add_ln82_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_9_fu_11297_p2 SOURCE top.cpp:75 VARIABLE add_ln75_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_21_fu_11303_p2 SOURCE top.cpp:75 VARIABLE add_ln75_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_27_fu_11316_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_28_fu_11331_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_9_fu_11362_p2 SOURCE top.cpp:75 VARIABLE padding_size_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_54_fu_11412_p2 SOURCE top.cpp:82 VARIABLE add_ln82_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_55_fu_11447_p2 SOURCE top.cpp:82 VARIABLE add_ln82_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_56_fu_11492_p2 SOURCE top.cpp:82 VARIABLE add_ln82_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_57_fu_11527_p2 SOURCE top.cpp:82 VARIABLE add_ln82_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_58_fu_11562_p2 SOURCE top.cpp:82 VARIABLE add_ln82_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_59_fu_11597_p2 SOURCE top.cpp:82 VARIABLE add_ln82_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_10_fu_11631_p2 SOURCE top.cpp:75 VARIABLE add_ln75_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_22_fu_11637_p2 SOURCE top.cpp:75 VARIABLE add_ln75_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_30_fu_11651_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_31_fu_11667_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_10_fu_11698_p2 SOURCE top.cpp:75 VARIABLE padding_size_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_60_fu_11751_p2 SOURCE top.cpp:82 VARIABLE add_ln82_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_61_fu_11787_p2 SOURCE top.cpp:82 VARIABLE add_ln82_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_62_fu_11833_p2 SOURCE top.cpp:82 VARIABLE add_ln82_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_63_fu_11869_p2 SOURCE top.cpp:82 VARIABLE add_ln82_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_64_fu_11905_p2 SOURCE top.cpp:82 VARIABLE add_ln82_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_65_fu_11941_p2 SOURCE top.cpp:82 VARIABLE add_ln82_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_11_fu_11975_p2 SOURCE top.cpp:75 VARIABLE add_ln75_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_23_fu_11981_p2 SOURCE top.cpp:75 VARIABLE add_ln75_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_33_fu_11994_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln75_34_fu_12009_p2 SOURCE top.cpp:75 VARIABLE sub_ln75_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME padding_size_11_fu_12040_p2 SOURCE top.cpp:75 VARIABLE padding_size_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_66_fu_12090_p2 SOURCE top.cpp:82 VARIABLE add_ln82_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_67_fu_12125_p2 SOURCE top.cpp:82 VARIABLE add_ln82_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_68_fu_12170_p2 SOURCE top.cpp:82 VARIABLE add_ln82_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_69_fu_12205_p2 SOURCE top.cpp:82 VARIABLE add_ln82_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_70_fu_12240_p2 SOURCE top.cpp:82 VARIABLE add_ln82_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_71_fu_12275_p2 SOURCE top.cpp:82 VARIABLE add_ln82_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 144 URAM 0}} mergeBuffer {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
Execute       syn_report -model dut -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.83 MHz
Command     autosyn done; 151.211 sec.
Command   csynth_design done; 163.569 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 149 seconds. CPU system time: 6 seconds. Elapsed time: 163.569 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 165.779 sec.
Execute cleanup_all 
Command cleanup_all done; 0.184 sec.
INFO-FLOW: Workspace C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1 opened at Sun Nov 13 20:47:16 +0800 2022
Execute     ap_set_clock -name default -period 6.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.3ns.
Execute     ap_set_clock -name default -uncertainty 0 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.863 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.993 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 2.015 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.157 sec.
Execute   create_clock -period 6.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.3 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
Execute   source ./serialization.prj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./serialization.prj/solution1/directives.tcl
Execute     set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.300 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/User/Documents/HLS/LabC/serialization/test.cpp C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.31 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/User/Documents/HLS/LabC/serialization/top.cpp C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.271 sec.
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.rtl_wrap.cfg.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.515 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
Execute     source C:/Users/User/Documents/HLS/LabC/serialization/serialization.prj/solution1/.autopilot/db/dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 150.877 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 157.638 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 157.638 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 159.898 sec.
Execute cleanup_all 
