Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2012_06_27/@sys/G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt1p05v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'wavepool'.
Information: Building the design 'PS_flops_fetch_wavepool'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wavepool_controller'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'scbd_feeder'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wq_pool'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_40x35b_1r_1w'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 12 in file
		'../../../src/verilog/rtl/common/build/dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'reg_40b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'decoder_6_to_40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_40b_set'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'priority_encoder_40to6'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wave_queue'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_40x64b_to_1x64b'. (HDL-193)

Statistics for case statements in always block at line 9 in file
	'../../../src/verilog/rtl/common/build/mux_40x64b_to_1x64b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux_40x35b_to_1x35b'. (HDL-193)

Statistics for case statements in always block at line 9 in file
	'../../../src/verilog/rtl/wavepool/build/mux_40x35b_to_1x35b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'reg_35b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_en'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_set_en'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'queue_controller'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_8x64b_1r_1w'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_set'. (HDL-193)

Inferred memory devices in process
	in routine dff_set line 14 in file
		'../../../src/verilog/rtl/common/build/dff_set.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'reg_3b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder3bit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mux_8x64b_to_1x64b'. (HDL-193)
Warning:  ../../../src/verilog/rtl/wavepool/build/mux_8x64b_to_1x64b.v:10: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 9 in file
	'../../../src/verilog/rtl/wavepool/build/mux_8x64b_to_1x64b.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'decoder_3_to_8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'reg_64b'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'adder1bit'. (HDL-193)
Presto compilation completed successfully.
1
