{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4839, "design__instance__area": 33241.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 47, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0021104987245053053, "power__switching__total": 0.0011081327684223652, "power__leakage__total": 3.755399546889748e-08, "power__total": 0.0032186689786612988, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4276554509343027, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4659777140485072, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.29628711434042926, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.213144286031651, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.296287, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.490724, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 18, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 47, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5659322060054408, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6309791756571604, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8273850727623537, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.176404895683997, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.827385, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.176405, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 47, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3690316767732122, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3986195653054851, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1084299902777767, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.80773723329528, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.10843, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.212005, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 32, "design__max_fanout_violation__count": 47, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3671906771461361, "clock__skew__worst_setup": 0.393010524137415, "timing__hold__ws": 0.10695983290698918, "timing__setup__ws": 1.9920066160412355, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.10696, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1.992007, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 300.76 311.48", "design__core__bbox": "5.52 10.88 294.86 299.2", "design__io": 77, "design__die__area": 93680.7, "design__core__area": 83422.5, "design__instance__count__stdcell": 4839, "design__instance__area__stdcell": 33241.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.398476, "design__instance__utilization__stdcell": 0.398476, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 90, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2279, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5979, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8362428, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 85371, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 759, "design__instance__count__class:clock_buffer": 65, "design__instance__count__class:clock_inverter": 40, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 182, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 10, "design__instance__count__class:antenna_cell": 10, "route__net": 3624, "route__net__special": 2, "route__drc_errors__iter:1": 1537, "route__wirelength__iter:1": 95914, "route__drc_errors__iter:2": 826, "route__wirelength__iter:2": 95204, "route__drc_errors__iter:3": 663, "route__wirelength__iter:3": 95121, "route__drc_errors__iter:4": 74, "route__wirelength__iter:4": 95015, "route__drc_errors__iter:5": 2, "route__wirelength__iter:5": 95020, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 95022, "route__drc_errors": 0, "route__wirelength": 95022, "route__vias": 25320, "route__vias__singlecut": 25320, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 518.39, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 47, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4248581884334964, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4585409681744569, "timing__hold__ws__corner:min_tt_025C_1v80": 0.29525505098754895, "timing__setup__ws__corner:min_tt_025C_1v80": 9.261306650380435, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.295255, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.62072, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 47, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5619017632451554, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.6191484167275532, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8234791970289543, "timing__setup__ws__corner:min_ss_100C_1v60": 2.3663276452535356, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.823479, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.366328, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 47, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3671906771461361, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.393010524137415, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10695983290698918, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.840712634416093, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.10696, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.300567, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 3, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 47, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.42998875121999636, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.4741485116516244, "timing__hold__ws__corner:max_tt_025C_1v80": 0.2977399522315428, "timing__setup__ws__corner:max_tt_025C_1v80": 9.170124474878373, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.29774, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.372194, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 32, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 47, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5713093493326837, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6443040727755655, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8322909264023144, "timing__setup__ws__corner:max_ss_100C_1v60": 1.9920066160412355, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.832291, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.992007, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 47, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.37139070647822925, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.40531368297736065, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10945966665108654, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.776201569433516, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.10946, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.135271, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 51, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79959, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000409755, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000445839, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.29746e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000445839, "design_powergrid__voltage__worst": 0.000445839, "design_powergrid__voltage__worst__net:VPWR": 1.79959, "design_powergrid__drop__worst": 0.000445839, "design_powergrid__drop__worst__net:VPWR": 0.000409755, "design_powergrid__voltage__worst__net:VGND": 0.000445839, "design_powergrid__drop__worst__net:VGND": 0.000445839, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.42e-05, "ir__drop__worst": 0.00041, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}