

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_main_loop'
================================================================
* Date:           Mon Jan 24 01:56:48 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        mk1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.944 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2316|     2316|  11.580 us|  11.580 us|  2316|  2316|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- main_loop  |     2314|     2314|        20|          9|          9|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 9, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1 = alloca i32 1"   --->   Operation 23 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln13_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln13"   --->   Operation 25 'read' 'sext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln13_1"   --->   Operation 26 'read' 'sext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln13_cast = sext i30 %sext_ln13_read"   --->   Operation 27 'sext' 'sext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln13_1_cast = sext i30 %sext_ln13_1_read"   --->   Operation 28 'sext' 'sext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [mk1/test4.c:13]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp_eq  i9 %i_1, i9 256" [mk1/test4.c:13]   --->   Operation 35 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %i_1, i9 1" [mk1/test4.c:13]   --->   Operation 36 'add' 'add_ln13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %.exitStub" [mk1/test4.c:13]   --->   Operation 37 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln13 = store i9 %add_ln13, i9 %i" [mk1/test4.c:13]   --->   Operation 38 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln13_1_cast" [mk1/test4.c:13]   --->   Operation 39 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln13_cast" [mk1/test4.c:13]   --->   Operation 40 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.65ns)   --->   "%bus_A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %bus_A_addr" [mk1/test4.c:17]   --->   Operation 42 'read' 'bus_A_addr_read' <Predicate = (!icmp_ln13)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 43 [1/1] (3.65ns)   --->   "%bus_B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %bus_B_addr" [mk1/test4.c:17]   --->   Operation 43 'read' 'bus_B_addr_read' <Predicate = (!icmp_ln13)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %bus_A_addr_read" [mk1/test4.c:17]   --->   Operation 44 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %bus_B_addr_read" [mk1/test4.c:17]   --->   Operation 45 'bitcast' 'bitcast_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 46 [8/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 46 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 47 [7/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 47 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 48 [6/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 48 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 49 [5/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 49 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 50 [4/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 50 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 51 [3/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 51 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 52 [2/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 52 'fmul' 'tmp2' <Predicate = (!icmp_ln13)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 53 [1/8] (2.56ns)   --->   "%tmp2 = fmul i32 %bitcast_ln17, i32 %bitcast_ln17_1" [mk1/test4.c:17]   --->   Operation 53 'fmul' 'tmp2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp1_load = load i32 %tmp1" [mk1/test4.c:18]   --->   Operation 54 'load' 'tmp1_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [10/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 55 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_load5 = load i32 %tmp1"   --->   Operation 69 'load' 'tmp1_load5' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %tmp1_out, i32 %tmp1_load5"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 56 [9/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 56 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 57 [8/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 57 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 58 [7/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 58 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 59 [6/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 59 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 60 [5/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 60 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 61 [4/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 61 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 62 [3/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 62 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 63 [2/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 63 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.94>
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_0" [mk1/test4.c:10]   --->   Operation 64 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [mk1/test4.c:10]   --->   Operation 65 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 66 [1/10] (3.35ns)   --->   "%tmp1_1 = fadd i32 %tmp2, i32 %tmp1_load" [mk1/test4.c:18]   --->   Operation 66 'fadd' 'tmp1_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %tmp1_1, i32 %tmp1" [mk1/test4.c:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', mk1/test4.c:13) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln13', mk1/test4.c:13) [23]  (1.82 ns)
	'store' operation ('store_ln13', mk1/test4.c:13) of variable 'add_ln13', mk1/test4.c:13 on local variable 'i' [35]  (1.59 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('bus_A_addr', mk1/test4.c:13) [20]  (0 ns)
	bus read operation ('bus_A_addr_read', mk1/test4.c:17) on port 'bus_A' (mk1/test4.c:17) [29]  (3.65 ns)

 <State 3>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 4>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 5>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 6>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 7>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 8>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 9>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 10>: 2.57ns
The critical path consists of the following:
	'fmul' operation ('tmp2', mk1/test4.c:17) [33]  (2.57 ns)

 <State 11>: 3.36ns
The critical path consists of the following:
	'load' operation ('tmp1_load', mk1/test4.c:18) on local variable 'tmp1' [26]  (0 ns)
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 12>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 13>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 14>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 15>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 16>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 17>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 18>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 19>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)

 <State 20>: 4.94ns
The critical path consists of the following:
	'fadd' operation ('tmp1', mk1/test4.c:18) [34]  (3.36 ns)
	'store' operation ('store_ln18', mk1/test4.c:18) of variable 'tmp1', mk1/test4.c:18 on local variable 'tmp1' [36]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
