{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1400316345288 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LTM_spi EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"LTM_spi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1400316345319 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1400316345397 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1400316345397 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1400316345631 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1400316346318 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1400316346318 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 2606 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 2608 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 2610 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 2612 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400316346318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 2614 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1400316346318 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1400316346318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1400316346333 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1400316346349 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349438 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1400316349438 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1400316349438 ""}
{ "Info" "ISTA_SDC_FOUND" "LTM_spi.SDC " "Reading SDC File: 'LTM_spi.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1400316349438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1400316349438 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1400316349453 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1400316349453 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349453 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1400316349453 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1400316349453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400316349547 ""}  } { { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 44 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 2539 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400316349547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400316349547 ""}  } { { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400316349547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1400316349547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400316349547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1400316349547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1400316349547 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1400316349547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1400316350187 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400316350187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1400316350187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400316350187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1400316350202 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1400316350202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1400316350202 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1400316350202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1400316350265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1400316350265 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1400316350265 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400316350358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1400316355896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400316356473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1400316356505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1400316358470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400316358470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1400316359281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1400316363478 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1400316363478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400316364211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1400316364227 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1400316364227 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1400316364227 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.01 " "Total time spent on timing analysis during the Fitter is 1.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1400316364305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400316364383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400316365085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1400316365178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1400316365865 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1400316366676 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 44 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 45 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 46 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[1] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[2] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[3] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[4] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[5] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[6] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[7] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[8] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[9] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[10] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[11] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[12] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[13] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[14] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[15] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[16] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[17] } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_BUSY 3.3-V LVTTL AB21 " "Pin LTM_ADC_BUSY uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LTM_ADC_BUSY } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_BUSY" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 52 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_DOUT 3.3-V LVTTL AC15 " "Pin LTM_ADC_DOUT uses I/O standard 3.3-V LVTTL at AC15" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LTM_ADC_DOUT } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_DOUT" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 55 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_ADC_PENIRQ_n 3.3-V LVTTL AB22 " "Pin LTM_ADC_PENIRQ_n uses I/O standard 3.3-V LVTTL at AB22" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LTM_ADC_PENIRQ_n } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_ADC_PENIRQ_n" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 56 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_ADC_PENIRQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LTM_SDA 3.3-V LVTTL AG26 " "Pin LTM_SDA uses I/O standard 3.3-V LVTTL at AG26" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LTM_SDA } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 65 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1400316368626 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1400316368626 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LTM_SDA a permanently disabled " "Pin LTM_SDA has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { LTM_SDA } } } { "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LTM_SDA" } } } } { "LTM_spi_ori.v" "" { Text "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi_ori.v" 65 0 0 } } { "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LTM_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1400316368626 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1400316368626 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi.fit.smsg " "Generated suppressed messages file C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter4/4-1-4/LTM_spi/LTM_spi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1400316368891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400316369640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 17 16:46:09 2014 " "Processing ended: Sat May 17 16:46:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400316369640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400316369640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400316369640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1400316369640 ""}
