// Seed: 684814316
module module_0 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    output supply0 id_4,
    input wand id_5
);
  assign id_3 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    output supply0 id_0,
    output tri0 id_1
    , id_18,
    output wand id_2,
    input tri0 id_3,
    output wire id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wand id_8,
    output tri id_9,
    input supply1 id_10,
    input uwire id_11,
    output supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input uwire id_15,
    input wire module_1
);
  assign id_0 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_1,
      id_5
  );
  logic [-1 : 1] id_19;
  ;
  wire id_20;
  ;
endmodule
