

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Sun Aug 13 15:24:10 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dense
* Solution:       S4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 31.958 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 1.520 us | 1.520 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_soft_max_fu_199  |soft_max  |       21|       21| 0.840 us | 0.840 us |   21|   21|   none  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |        2|        2|         1|          -|          -|     3|    no    |
        |- Dense_Loop          |       11|       11|        10|          1|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     217|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     49|    3084|    4913|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     105|    -|
|Register         |        0|      -|     471|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     49|    3555|    5331|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |dense_fadd_32ns_3bkb_U16  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U17  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U18  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U19  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U20  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U21  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U22  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fadd_32ns_3bkb_U23  |dense_fadd_32ns_3bkb  |        0|      2|  177|   198|    0|
    |dense_fmul_32ns_3eOg_U24  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U25  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U26  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U27  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U28  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U29  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U30  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_fmul_32ns_3eOg_U31  |dense_fmul_32ns_3eOg  |        0|      3|  128|   138|    0|
    |dense_mux_32_32_1_1_U32   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U33   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U34   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U35   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U36   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |dense_mux_32_32_1_1_U37   |dense_mux_32_32_1_1   |        0|      0|    0|    15|    0|
    |grp_soft_max_fu_199       |soft_max              |        0|      9|  644|  2135|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                     |                      |        0|     49| 3084|  4913|    0|
    +--------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_fu_299_p2         |     +    |      0|  0|  10|           2|           1|
    |d_fu_399_p2                |     +    |      0|  0|  10|           2|           1|
    |icmp_ln26_1_fu_305_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_2_fu_319_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln26_fu_357_p2        |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_fu_393_p2        |   icmp   |      0|  0|   8|           2|           2|
    |dense_array_0_1_fu_325_p3  |  select  |      0|  0|  32|           1|          32|
    |dense_array_1_1_fu_333_p3  |  select  |      0|  0|  32|           1|           1|
    |dense_array_2_1_fu_349_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_1_fu_341_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln26_fu_311_p3      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 217|          20|         110|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9       |   9|          2|    1|          2|
    |ap_phi_mux_d_0_phi_fu_191_p4  |   9|          2|    2|          4|
    |d_0_reg_187                   |   9|          2|    2|          4|
    |dense_array_2_2_fu_124        |   9|          2|   32|         64|
    |dense_array_2_3_fu_120        |   9|          2|   32|         64|
    |dense_array_2_fu_116          |   9|          2|   32|         64|
    |phi_ln26_reg_176              |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 105|         22|  105|        214|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |d_0_reg_187                       |   2|   0|    2|          0|
    |d_reg_604                         |   2|   0|    2|          0|
    |dense_array_0_0_fu_104            |  32|   0|   32|          0|
    |dense_array_1_0_fu_108            |  32|   0|   32|          0|
    |dense_array_2_0_fu_112            |  32|   0|   32|          0|
    |dense_array_2_2_fu_124            |  32|   0|   32|          0|
    |dense_array_2_3_fu_120            |  32|   0|   32|          0|
    |dense_array_2_fu_116              |  32|   0|   32|          0|
    |grp_soft_max_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_600                 |   1|   0|    1|          0|
    |phi_ln26_reg_176                  |   2|   0|    2|          0|
    |tmp_6_reg_686                     |  32|   0|   32|          0|
    |tmp_7_reg_701                     |  32|   0|   32|          0|
    |d_0_reg_187                       |  64|  32|    2|          0|
    |tmp_6_reg_686                     |  64|  32|   32|          0|
    |tmp_7_reg_701                     |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 471|  96|  345|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_0         |  in |   32|   ap_none  | flat_array_0 |    pointer   |
|flat_array_1         |  in |   32|   ap_none  | flat_array_1 |    pointer   |
|flat_array_2         |  in |   32|   ap_none  | flat_array_2 |    pointer   |
|flat_array_3         |  in |   32|   ap_none  | flat_array_3 |    pointer   |
|flat_array_4         |  in |   32|   ap_none  | flat_array_4 |    pointer   |
|flat_array_5         |  in |   32|   ap_none  | flat_array_5 |    pointer   |
|flat_array_6         |  in |   32|   ap_none  | flat_array_6 |    pointer   |
|flat_array_7         |  in |   32|   ap_none  | flat_array_7 |    pointer   |
|prediction_0         | out |   32|   ap_vld   | prediction_0 |    pointer   |
|prediction_0_ap_vld  | out |    1|   ap_vld   | prediction_0 |    pointer   |
|prediction_1         | out |   32|   ap_vld   | prediction_1 |    pointer   |
|prediction_1_ap_vld  | out |    1|   ap_vld   | prediction_1 |    pointer   |
|prediction_2         | out |   32|   ap_vld   | prediction_2 |    pointer   |
|prediction_2_ap_vld  | out |    1|   ap_vld   | prediction_2 |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

