Loading plugins phase: Elapsed time ==> 87s.189ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 21s.449ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.378ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Mepsan.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 Mepsan.v -verilog
======================================================================

======================================================================
Compiling:  Mepsan.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 Mepsan.v -verilog
======================================================================

======================================================================
Compiling:  Mepsan.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 -verilog Mepsan.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 03 15:15:00 2018


======================================================================
Compiling:  Mepsan.v
Program  :   vpp
Options  :    -yv2 -q10 Mepsan.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 03 15:15:00 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Mepsan.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Mepsan.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 -verilog Mepsan.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 03 15:15:02 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Mepsan.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 -verilog Mepsan.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 03 15:15:04 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\codegentemp\Mepsan.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_277
	Net_274
	\PWM_1:Net_114\
	\MEPSAN:BUART:reset_sr\
	Net_295
	\MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_290
	\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xeq\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xlt\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xlte\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xgt\
	\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xgte\
	\MEPSAN:BUART:sRX:MODULE_5:lt\
	\MEPSAN:BUART:sRX:MODULE_5:eq\
	\MEPSAN:BUART:sRX:MODULE_5:gt\
	\MEPSAN:BUART:sRX:MODULE_5:gte\
	\MEPSAN:BUART:sRX:MODULE_5:lte\
	\GBCL:BUART:reset_sr\
	Net_339
	\GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_334
	\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:xeq\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:xlt\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:xlte\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:xgt\
	\GBCL:BUART:sRX:MODULE_10:g1:a0:xgte\
	\GBCL:BUART:sRX:MODULE_10:lt\
	\GBCL:BUART:sRX:MODULE_10:eq\
	\GBCL:BUART:sRX:MODULE_10:gt\
	\GBCL:BUART:sRX:MODULE_10:gte\
	\GBCL:BUART:sRX:MODULE_10:lte\
	\PRINTER_B:BUART:HalfDuplexSend\
	\PRINTER_B:BUART:FinalAddrMode_2\
	\PRINTER_B:BUART:FinalAddrMode_1\
	\PRINTER_B:BUART:FinalAddrMode_0\
	\PRINTER_B:BUART:reset_sr\
	Net_470
	\screen2:BUART:reset_sr\
	\screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_451
	\screen2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\screen2:BUART:sRX:MODULE_15:g1:a0:xeq\
	\screen2:BUART:sRX:MODULE_15:g1:a0:xlt\
	\screen2:BUART:sRX:MODULE_15:g1:a0:xlte\
	\screen2:BUART:sRX:MODULE_15:g1:a0:xgt\
	\screen2:BUART:sRX:MODULE_15:g1:a0:xgte\
	\screen2:BUART:sRX:MODULE_15:lt\
	\screen2:BUART:sRX:MODULE_15:eq\
	\screen2:BUART:sRX:MODULE_15:gt\
	\screen2:BUART:sRX:MODULE_15:gte\
	\screen2:BUART:sRX:MODULE_15:lte\
	\PRINTER_A:BUART:HalfDuplexSend\
	\PRINTER_A:BUART:FinalAddrMode_2\
	\PRINTER_A:BUART:FinalAddrMode_1\
	\PRINTER_A:BUART:FinalAddrMode_0\
	\PRINTER_A:BUART:reset_sr\
	Net_430
	\screen:BUART:reset_sr\
	\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_438
	\screen:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\screen:BUART:sRX:MODULE_20:g1:a0:xeq\
	\screen:BUART:sRX:MODULE_20:g1:a0:xlt\
	\screen:BUART:sRX:MODULE_20:g1:a0:xlte\
	\screen:BUART:sRX:MODULE_20:g1:a0:xgt\
	\screen:BUART:sRX:MODULE_20:g1:a0:xgte\
	\screen:BUART:sRX:MODULE_20:lt\
	\screen:BUART:sRX:MODULE_20:eq\
	\screen:BUART:sRX:MODULE_20:gt\
	\screen:BUART:sRX:MODULE_20:gte\
	\screen:BUART:sRX:MODULE_20:lte\


Deleted 117 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_136 to zero
Aliasing tmpOE__PWM_Out_net_0 to \PWM_1:Net_113\
Aliasing one to \PWM_1:Net_113\
Aliasing tmpOE__Kill_Switch_net_0 to \PWM_1:Net_113\
Aliasing \MEPSAN:BUART:tx_hd_send_break\ to zero
Aliasing \MEPSAN:BUART:HalfDuplexSend\ to zero
Aliasing \MEPSAN:BUART:FinalParityType_1\ to \PWM_1:Net_113\
Aliasing \MEPSAN:BUART:FinalParityType_0\ to zero
Aliasing \MEPSAN:BUART:FinalAddrMode_2\ to zero
Aliasing \MEPSAN:BUART:FinalAddrMode_1\ to zero
Aliasing \MEPSAN:BUART:FinalAddrMode_0\ to zero
Aliasing \MEPSAN:BUART:tx_ctrl_mark\ to zero
Aliasing \MEPSAN:BUART:tx_status_6\ to zero
Aliasing \MEPSAN:BUART:tx_status_5\ to zero
Aliasing \MEPSAN:BUART:tx_status_4\ to zero
Aliasing \MEPSAN:BUART:rx_count7_bit8_wire\ to zero
Aliasing \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \MEPSAN:BUART:rx_status_1\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__Rx_1_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__Tx_1_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__Tx_4_net_0 to \PWM_1:Net_113\
Aliasing \GBCL:BUART:tx_hd_send_break\ to zero
Aliasing \GBCL:BUART:HalfDuplexSend\ to zero
Aliasing \GBCL:BUART:FinalParityType_1\ to zero
Aliasing \GBCL:BUART:FinalParityType_0\ to \PWM_1:Net_113\
Aliasing \GBCL:BUART:FinalAddrMode_2\ to zero
Aliasing \GBCL:BUART:FinalAddrMode_1\ to zero
Aliasing \GBCL:BUART:FinalAddrMode_0\ to zero
Aliasing \GBCL:BUART:tx_ctrl_mark\ to zero
Aliasing \GBCL:BUART:tx_status_6\ to zero
Aliasing \GBCL:BUART:tx_status_5\ to zero
Aliasing \GBCL:BUART:tx_status_4\ to zero
Aliasing \GBCL:BUART:rx_count7_bit8_wire\ to zero
Aliasing \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \GBCL:BUART:rx_status_1\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__Rx_2_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__Tx_2_net_0 to \PWM_1:Net_113\
Aliasing \PRINTER_B:BUART:tx_hd_send_break\ to zero
Aliasing \PRINTER_B:BUART:FinalParityType_1\ to zero
Aliasing \PRINTER_B:BUART:FinalParityType_0\ to zero
Aliasing \PRINTER_B:BUART:tx_ctrl_mark\ to zero
Aliasing \PRINTER_B:BUART:tx_status_6\ to zero
Aliasing \PRINTER_B:BUART:tx_status_5\ to zero
Aliasing \PRINTER_B:BUART:tx_status_4\ to zero
Aliasing tmpOE__screen2_tx_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__screen2_rx_net_0 to \PWM_1:Net_113\
Aliasing \screen2:BUART:tx_hd_send_break\ to zero
Aliasing \screen2:BUART:HalfDuplexSend\ to zero
Aliasing \screen2:BUART:FinalParityType_1\ to zero
Aliasing \screen2:BUART:FinalParityType_0\ to zero
Aliasing \screen2:BUART:FinalAddrMode_2\ to zero
Aliasing \screen2:BUART:FinalAddrMode_1\ to zero
Aliasing \screen2:BUART:FinalAddrMode_0\ to zero
Aliasing \screen2:BUART:tx_ctrl_mark\ to zero
Aliasing \screen2:BUART:tx_status_6\ to zero
Aliasing \screen2:BUART:tx_status_5\ to zero
Aliasing \screen2:BUART:tx_status_4\ to zero
Aliasing \screen2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \screen2:BUART:rx_status_1\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \screen2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__EnablePin_net_0 to \PWM_1:Net_113\
Aliasing \PRINTER_A:BUART:tx_hd_send_break\ to zero
Aliasing \PRINTER_A:BUART:FinalParityType_1\ to zero
Aliasing \PRINTER_A:BUART:FinalParityType_0\ to zero
Aliasing \PRINTER_A:BUART:tx_ctrl_mark\ to zero
Aliasing \PRINTER_A:BUART:tx_status_6\ to zero
Aliasing \PRINTER_A:BUART:tx_status_5\ to zero
Aliasing \PRINTER_A:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_3_net_0 to \PWM_1:Net_113\
Aliasing \screen:BUART:tx_hd_send_break\ to zero
Aliasing \screen:BUART:HalfDuplexSend\ to zero
Aliasing \screen:BUART:FinalParityType_1\ to zero
Aliasing \screen:BUART:FinalParityType_0\ to zero
Aliasing \screen:BUART:FinalAddrMode_2\ to zero
Aliasing \screen:BUART:FinalAddrMode_1\ to zero
Aliasing \screen:BUART:FinalAddrMode_0\ to zero
Aliasing \screen:BUART:tx_ctrl_mark\ to zero
Aliasing \screen:BUART:tx_status_6\ to zero
Aliasing \screen:BUART:tx_status_5\ to zero
Aliasing \screen:BUART:tx_status_4\ to zero
Aliasing \screen:BUART:rx_count7_bit8_wire\ to zero
Aliasing \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:s23Poll:MODIN14_1\ to \screen:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \screen:BUART:sRX:s23Poll:MODIN14_0\ to \screen:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to zero
Aliasing \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:s23Poll:MODIN15_1\ to \screen:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \screen:BUART:sRX:s23Poll:MODIN15_0\ to \screen:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to zero
Aliasing \screen:BUART:rx_status_1\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newa_6\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newa_5\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newa_4\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_6\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_5\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_4\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_3\ to zero
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_2\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_1\ to \PWM_1:Net_113\
Aliasing \screen:BUART:sRX:MODULE_19:g2:a0:newb_0\ to zero
Aliasing \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to \PWM_1:Net_113\
Aliasing tmpOE__screen_rx_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__screen_tx_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__IB1_net_0 to \PWM_1:Net_113\
Aliasing tmpOE__IB2_net_0 to \PWM_1:Net_113\
Aliasing \MEPSAN:BUART:reset_reg\\D\ to zero
Aliasing Net_408D to zero
Aliasing \MEPSAN:BUART:rx_break_status\\D\ to zero
Aliasing \GBCL:BUART:reset_reg\\D\ to zero
Aliasing Net_335D to zero
Aliasing \GBCL:BUART:rx_break_status\\D\ to zero
Aliasing \PRINTER_B:BUART:reset_reg\\D\ to zero
Aliasing Net_465D to zero
Aliasing \screen2:BUART:reset_reg\\D\ to zero
Aliasing Net_452D to zero
Aliasing \screen2:BUART:rx_break_status\\D\ to zero
Aliasing \PRINTER_A:BUART:reset_reg\\D\ to zero
Aliasing Net_425D to zero
Aliasing \screen:BUART:reset_reg\\D\ to zero
Aliasing Net_439D to zero
Aliasing \screen:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \PWM_1:Net_107\[3] = Net_267[13]
Removing Lhs of wire Net_136[6] = zero[5]
Removing Rhs of wire Net_254[10] = \PWM_1:Net_57\[8]
Removing Rhs of wire tmpOE__PWM_Out_net_0[16] = \PWM_1:Net_113\[4]
Removing Lhs of wire one[21] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Kill_Switch_net_0[24] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_296[41] = \MEPSAN:BUART:rx_interrupt_out\[60]
Removing Lhs of wire \MEPSAN:Net_61\[42] = \MEPSAN:Net_9\[39]
Removing Lhs of wire \MEPSAN:BUART:tx_hd_send_break\[46] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:HalfDuplexSend\[47] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:FinalParityType_1\[48] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:FinalParityType_0\[49] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:FinalAddrMode_2\[50] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:FinalAddrMode_1\[51] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:FinalAddrMode_0\[52] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:tx_ctrl_mark\[53] = zero[5]
Removing Rhs of wire \MEPSAN:BUART:tx_bitclk_enable_pre\[64] = \MEPSAN:BUART:tx_bitclk_dp\[100]
Removing Lhs of wire \MEPSAN:BUART:tx_counter_tc\[110] = \MEPSAN:BUART:tx_counter_dp\[101]
Removing Lhs of wire \MEPSAN:BUART:tx_status_6\[111] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:tx_status_5\[112] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:tx_status_4\[113] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:tx_status_1\[115] = \MEPSAN:BUART:tx_fifo_empty\[78]
Removing Lhs of wire \MEPSAN:BUART:tx_status_3\[117] = \MEPSAN:BUART:tx_fifo_notfull\[77]
Removing Lhs of wire \MEPSAN:BUART:rx_count7_bit8_wire\[177] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[185] = \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[196]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[187] = \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[197]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[188] = \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[213]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[189] = \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[227]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[190] = MODIN1_1[191]
Removing Rhs of wire MODIN1_1[191] = \MEPSAN:BUART:pollcount_1\[183]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[192] = MODIN1_0[193]
Removing Rhs of wire MODIN1_0[193] = \MEPSAN:BUART:pollcount_0\[186]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[199] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[200] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[201] = MODIN1_1[191]
Removing Lhs of wire MODIN2_1[202] = MODIN1_1[191]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[203] = MODIN1_0[193]
Removing Lhs of wire MODIN2_0[204] = MODIN1_0[193]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[205] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[206] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[207] = MODIN1_1[191]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[208] = MODIN1_0[193]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[209] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[210] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[215] = MODIN1_1[191]
Removing Lhs of wire MODIN3_1[216] = MODIN1_1[191]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[217] = MODIN1_0[193]
Removing Lhs of wire MODIN3_0[218] = MODIN1_0[193]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[219] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[220] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[221] = MODIN1_1[191]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[222] = MODIN1_0[193]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[223] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[224] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:rx_status_1\[231] = zero[5]
Removing Rhs of wire \MEPSAN:BUART:rx_status_2\[232] = \MEPSAN:BUART:rx_parity_error_status\[233]
Removing Rhs of wire \MEPSAN:BUART:rx_status_3\[234] = \MEPSAN:BUART:rx_stop_bit_error\[235]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[245] = \MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_0\[294]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[249] = \MEPSAN:BUART:sRX:MODULE_5:g1:a0:xneq\[316]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_6\[250] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_5\[251] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_4\[252] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_3\[253] = MODIN4_6[254]
Removing Rhs of wire MODIN4_6[254] = \MEPSAN:BUART:rx_count_6\[172]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_2\[255] = MODIN4_5[256]
Removing Rhs of wire MODIN4_5[256] = \MEPSAN:BUART:rx_count_5\[173]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_1\[257] = MODIN4_4[258]
Removing Rhs of wire MODIN4_4[258] = \MEPSAN:BUART:rx_count_4\[174]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newa_0\[259] = MODIN4_3[260]
Removing Rhs of wire MODIN4_3[260] = \MEPSAN:BUART:rx_count_3\[175]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_6\[261] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_5\[262] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_4\[263] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_3\[264] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_2\[265] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_1\[266] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:newb_0\[267] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_6\[268] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_5\[269] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_4\[270] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_3\[271] = MODIN4_6[254]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_2\[272] = MODIN4_5[256]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_1\[273] = MODIN4_4[258]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:dataa_0\[274] = MODIN4_3[260]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_6\[275] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_5\[276] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_4\[277] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_3\[278] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_2\[279] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_1\[280] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_4:g2:a0:datab_0\[281] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:newa_0\[296] = \MEPSAN:BUART:rx_postpoll\[131]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:newb_0\[297] = \MEPSAN:BUART:rx_parity_bit\[248]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:dataa_0\[298] = \MEPSAN:BUART:rx_postpoll\[131]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:datab_0\[299] = \MEPSAN:BUART:rx_parity_bit\[248]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[300] = \MEPSAN:BUART:rx_postpoll\[131]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[301] = \MEPSAN:BUART:rx_parity_bit\[248]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[303] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[304] = \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[302]
Removing Lhs of wire \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[305] = \MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[302]
Removing Lhs of wire tmpOE__Rx_1_net_0[327] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Tx_1_net_0[332] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Tx_4_net_0[338] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_340[345] = \GBCL:BUART:rx_interrupt_out\[365]
Removing Lhs of wire \GBCL:Net_61\[346] = Net_336[347]
Removing Lhs of wire \GBCL:BUART:tx_hd_send_break\[351] = zero[5]
Removing Lhs of wire \GBCL:BUART:HalfDuplexSend\[352] = zero[5]
Removing Lhs of wire \GBCL:BUART:FinalParityType_1\[353] = zero[5]
Removing Lhs of wire \GBCL:BUART:FinalParityType_0\[354] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:FinalAddrMode_2\[355] = zero[5]
Removing Lhs of wire \GBCL:BUART:FinalAddrMode_1\[356] = zero[5]
Removing Lhs of wire \GBCL:BUART:FinalAddrMode_0\[357] = zero[5]
Removing Lhs of wire \GBCL:BUART:tx_ctrl_mark\[358] = zero[5]
Removing Rhs of wire \GBCL:BUART:tx_bitclk_enable_pre\[369] = \GBCL:BUART:tx_bitclk_dp\[405]
Removing Lhs of wire \GBCL:BUART:tx_counter_tc\[415] = \GBCL:BUART:tx_counter_dp\[406]
Removing Lhs of wire \GBCL:BUART:tx_status_6\[416] = zero[5]
Removing Lhs of wire \GBCL:BUART:tx_status_5\[417] = zero[5]
Removing Lhs of wire \GBCL:BUART:tx_status_4\[418] = zero[5]
Removing Lhs of wire \GBCL:BUART:tx_status_1\[420] = \GBCL:BUART:tx_fifo_empty\[383]
Removing Lhs of wire \GBCL:BUART:tx_status_3\[422] = \GBCL:BUART:tx_fifo_notfull\[382]
Removing Lhs of wire \GBCL:BUART:rx_count7_bit8_wire\[482] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[490] = \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[501]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[492] = \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[502]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[493] = \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[518]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[494] = \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[532]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[495] = MODIN5_1[496]
Removing Rhs of wire MODIN5_1[496] = \GBCL:BUART:pollcount_1\[488]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[497] = MODIN5_0[498]
Removing Rhs of wire MODIN5_0[498] = \GBCL:BUART:pollcount_0\[491]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[504] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[505] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[506] = MODIN5_1[496]
Removing Lhs of wire MODIN6_1[507] = MODIN5_1[496]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[508] = MODIN5_0[498]
Removing Lhs of wire MODIN6_0[509] = MODIN5_0[498]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[510] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[511] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[512] = MODIN5_1[496]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[513] = MODIN5_0[498]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[514] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[515] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[520] = MODIN5_1[496]
Removing Lhs of wire MODIN7_1[521] = MODIN5_1[496]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[522] = MODIN5_0[498]
Removing Lhs of wire MODIN7_0[523] = MODIN5_0[498]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[524] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[525] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[526] = MODIN5_1[496]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[527] = MODIN5_0[498]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[528] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[529] = zero[5]
Removing Lhs of wire \GBCL:BUART:rx_status_1\[536] = zero[5]
Removing Rhs of wire \GBCL:BUART:rx_status_2\[537] = \GBCL:BUART:rx_parity_error_status\[538]
Removing Rhs of wire \GBCL:BUART:rx_status_3\[539] = \GBCL:BUART:rx_stop_bit_error\[540]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[550] = \GBCL:BUART:sRX:MODULE_9:g2:a0:lta_0\[599]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[554] = \GBCL:BUART:sRX:MODULE_10:g1:a0:xneq\[621]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_6\[555] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_5\[556] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_4\[557] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_3\[558] = MODIN8_6[559]
Removing Rhs of wire MODIN8_6[559] = \GBCL:BUART:rx_count_6\[477]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_2\[560] = MODIN8_5[561]
Removing Rhs of wire MODIN8_5[561] = \GBCL:BUART:rx_count_5\[478]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_1\[562] = MODIN8_4[563]
Removing Rhs of wire MODIN8_4[563] = \GBCL:BUART:rx_count_4\[479]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newa_0\[564] = MODIN8_3[565]
Removing Rhs of wire MODIN8_3[565] = \GBCL:BUART:rx_count_3\[480]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_6\[566] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_5\[567] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_4\[568] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_3\[569] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_2\[570] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_1\[571] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:newb_0\[572] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_6\[573] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_5\[574] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_4\[575] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_3\[576] = MODIN8_6[559]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_2\[577] = MODIN8_5[561]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_1\[578] = MODIN8_4[563]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:dataa_0\[579] = MODIN8_3[565]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_6\[580] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_5\[581] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_4\[582] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_3\[583] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_2\[584] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_1\[585] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_9:g2:a0:datab_0\[586] = zero[5]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:newa_0\[601] = \GBCL:BUART:rx_postpoll\[436]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:newb_0\[602] = \GBCL:BUART:rx_parity_bit\[553]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:dataa_0\[603] = \GBCL:BUART:rx_postpoll\[436]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:datab_0\[604] = \GBCL:BUART:rx_parity_bit\[553]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[605] = \GBCL:BUART:rx_postpoll\[436]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[606] = \GBCL:BUART:rx_parity_bit\[553]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[608] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[609] = \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[607]
Removing Lhs of wire \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[610] = \GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[607]
Removing Lhs of wire tmpOE__Rx_2_net_0[632] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__Tx_2_net_0[637] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_469[644] = \PRINTER_B:BUART:tx_interrupt_out\[662]
Removing Lhs of wire \PRINTER_B:Net_61\[647] = \PRINTER_B:Net_9\[646]
Removing Lhs of wire \PRINTER_B:BUART:tx_hd_send_break\[651] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:FinalParityType_1\[653] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:FinalParityType_0\[654] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:tx_ctrl_mark\[658] = zero[5]
Removing Rhs of wire \PRINTER_B:BUART:tx_bitclk_enable_pre\[667] = \PRINTER_B:BUART:tx_bitclk_dp\[703]
Removing Lhs of wire \PRINTER_B:BUART:tx_counter_tc\[713] = \PRINTER_B:BUART:tx_counter_dp\[704]
Removing Lhs of wire \PRINTER_B:BUART:tx_status_6\[714] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:tx_status_5\[715] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:tx_status_4\[716] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:tx_status_1\[718] = \PRINTER_B:BUART:tx_fifo_empty\[681]
Removing Lhs of wire \PRINTER_B:BUART:tx_status_3\[720] = \PRINTER_B:BUART:tx_fifo_notfull\[680]
Removing Lhs of wire tmpOE__screen2_tx_net_0[728] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__screen2_rx_net_0[735] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_456[741] = \screen2:BUART:tx_interrupt_out\[761]
Removing Rhs of wire Net_457[745] = \screen2:BUART:rx_interrupt_out\[762]
Removing Lhs of wire \screen2:Net_61\[746] = \screen2:Net_9\[743]
Removing Lhs of wire \screen2:BUART:tx_hd_send_break\[750] = zero[5]
Removing Lhs of wire \screen2:BUART:HalfDuplexSend\[751] = zero[5]
Removing Lhs of wire \screen2:BUART:FinalParityType_1\[752] = zero[5]
Removing Lhs of wire \screen2:BUART:FinalParityType_0\[753] = zero[5]
Removing Lhs of wire \screen2:BUART:FinalAddrMode_2\[754] = zero[5]
Removing Lhs of wire \screen2:BUART:FinalAddrMode_1\[755] = zero[5]
Removing Lhs of wire \screen2:BUART:FinalAddrMode_0\[756] = zero[5]
Removing Lhs of wire \screen2:BUART:tx_ctrl_mark\[757] = zero[5]
Removing Rhs of wire \screen2:BUART:tx_bitclk_enable_pre\[766] = \screen2:BUART:tx_bitclk_dp\[802]
Removing Lhs of wire \screen2:BUART:tx_counter_tc\[812] = \screen2:BUART:tx_counter_dp\[803]
Removing Lhs of wire \screen2:BUART:tx_status_6\[813] = zero[5]
Removing Lhs of wire \screen2:BUART:tx_status_5\[814] = zero[5]
Removing Lhs of wire \screen2:BUART:tx_status_4\[815] = zero[5]
Removing Lhs of wire \screen2:BUART:tx_status_1\[817] = \screen2:BUART:tx_fifo_empty\[780]
Removing Lhs of wire \screen2:BUART:tx_status_3\[819] = \screen2:BUART:tx_fifo_notfull\[779]
Removing Lhs of wire \screen2:BUART:rx_count7_bit8_wire\[879] = zero[5]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[886] = \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[897]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[888] = \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[898]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[889] = \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[914]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[890] = \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[928]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[891] = MODIN9_1[892]
Removing Rhs of wire MODIN9_1[892] = \screen2:BUART:pollcount_1\[885]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[893] = MODIN9_0[894]
Removing Rhs of wire MODIN9_0[894] = \screen2:BUART:pollcount_0\[887]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[900] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[901] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[902] = MODIN9_1[892]
Removing Lhs of wire MODIN10_1[903] = MODIN9_1[892]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[904] = MODIN9_0[894]
Removing Lhs of wire MODIN10_0[905] = MODIN9_0[894]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[906] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[907] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[908] = MODIN9_1[892]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[909] = MODIN9_0[894]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[910] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[911] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[916] = MODIN9_1[892]
Removing Lhs of wire MODIN11_1[917] = MODIN9_1[892]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[918] = MODIN9_0[894]
Removing Lhs of wire MODIN11_0[919] = MODIN9_0[894]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[920] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[921] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[922] = MODIN9_1[892]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[923] = MODIN9_0[894]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[924] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[925] = zero[5]
Removing Lhs of wire \screen2:BUART:rx_status_1\[932] = zero[5]
Removing Rhs of wire \screen2:BUART:rx_status_2\[933] = \screen2:BUART:rx_parity_error_status\[934]
Removing Rhs of wire \screen2:BUART:rx_status_3\[935] = \screen2:BUART:rx_stop_bit_error\[936]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[946] = \screen2:BUART:sRX:MODULE_14:g2:a0:lta_0\[995]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[950] = \screen2:BUART:sRX:MODULE_15:g1:a0:xneq\[1017]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_6\[951] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_5\[952] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_4\[953] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_3\[954] = MODIN12_6[955]
Removing Rhs of wire MODIN12_6[955] = \screen2:BUART:rx_count_6\[874]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_2\[956] = MODIN12_5[957]
Removing Rhs of wire MODIN12_5[957] = \screen2:BUART:rx_count_5\[875]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_1\[958] = MODIN12_4[959]
Removing Rhs of wire MODIN12_4[959] = \screen2:BUART:rx_count_4\[876]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newa_0\[960] = MODIN12_3[961]
Removing Rhs of wire MODIN12_3[961] = \screen2:BUART:rx_count_3\[877]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_6\[962] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_5\[963] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_4\[964] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_3\[965] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_2\[966] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_1\[967] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:newb_0\[968] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[969] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[970] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[971] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[972] = MODIN12_6[955]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[973] = MODIN12_5[957]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[974] = MODIN12_4[959]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[975] = MODIN12_3[961]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_6\[976] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_5\[977] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_4\[978] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_3\[979] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_2\[980] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_1\[981] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_14:g2:a0:datab_0\[982] = zero[5]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:newa_0\[997] = \screen2:BUART:rx_postpoll\[833]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:newb_0\[998] = \screen2:BUART:rx_parity_bit\[949]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:dataa_0\[999] = \screen2:BUART:rx_postpoll\[833]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:datab_0\[1000] = \screen2:BUART:rx_parity_bit\[949]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1001] = \screen2:BUART:rx_postpoll\[833]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1002] = \screen2:BUART:rx_parity_bit\[949]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1004] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1005] = \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1003]
Removing Lhs of wire \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1006] = \screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1003]
Removing Lhs of wire tmpOE__EnablePin_net_0[1028] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_429[1035] = \PRINTER_A:BUART:tx_interrupt_out\[1054]
Removing Lhs of wire \PRINTER_A:Net_61\[1038] = \PRINTER_A:Net_9\[1037]
Removing Lhs of wire \PRINTER_A:BUART:tx_hd_send_break\[1042] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:FinalParityType_1\[1044] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:FinalParityType_0\[1045] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:tx_ctrl_mark\[1049] = zero[5]
Removing Rhs of wire \PRINTER_A:BUART:tx_bitclk_enable_pre\[1059] = \PRINTER_A:BUART:tx_bitclk_dp\[1095]
Removing Lhs of wire \PRINTER_A:BUART:tx_counter_tc\[1105] = \PRINTER_A:BUART:tx_counter_dp\[1096]
Removing Lhs of wire \PRINTER_A:BUART:tx_status_6\[1106] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:tx_status_5\[1107] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:tx_status_4\[1108] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:tx_status_1\[1110] = \PRINTER_A:BUART:tx_fifo_empty\[1073]
Removing Lhs of wire \PRINTER_A:BUART:tx_status_3\[1112] = \PRINTER_A:BUART:tx_fifo_notfull\[1072]
Removing Lhs of wire tmpOE__Tx_3_net_0[1120] = tmpOE__PWM_Out_net_0[16]
Removing Rhs of wire Net_443[1126] = \screen:BUART:tx_interrupt_out\[1147]
Removing Rhs of wire Net_444[1130] = \screen:BUART:rx_interrupt_out\[1148]
Removing Lhs of wire \screen:Net_61\[1131] = \screen:Net_9\[1128]
Removing Lhs of wire \screen:BUART:tx_hd_send_break\[1135] = zero[5]
Removing Lhs of wire \screen:BUART:HalfDuplexSend\[1136] = zero[5]
Removing Lhs of wire \screen:BUART:FinalParityType_1\[1137] = zero[5]
Removing Lhs of wire \screen:BUART:FinalParityType_0\[1138] = zero[5]
Removing Lhs of wire \screen:BUART:FinalAddrMode_2\[1139] = zero[5]
Removing Lhs of wire \screen:BUART:FinalAddrMode_1\[1140] = zero[5]
Removing Lhs of wire \screen:BUART:FinalAddrMode_0\[1141] = zero[5]
Removing Lhs of wire \screen:BUART:tx_ctrl_mark\[1142] = zero[5]
Removing Rhs of wire \screen:BUART:tx_bitclk_enable_pre\[1152] = \screen:BUART:tx_bitclk_dp\[1188]
Removing Lhs of wire \screen:BUART:tx_counter_tc\[1198] = \screen:BUART:tx_counter_dp\[1189]
Removing Lhs of wire \screen:BUART:tx_status_6\[1199] = zero[5]
Removing Lhs of wire \screen:BUART:tx_status_5\[1200] = zero[5]
Removing Lhs of wire \screen:BUART:tx_status_4\[1201] = zero[5]
Removing Lhs of wire \screen:BUART:tx_status_1\[1203] = \screen:BUART:tx_fifo_empty\[1166]
Removing Lhs of wire \screen:BUART:tx_status_3\[1205] = \screen:BUART:tx_fifo_notfull\[1165]
Removing Lhs of wire \screen:BUART:rx_count7_bit8_wire\[1265] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_1\[1273] = \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1284]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:add_vv_vv_MODGEN_16_0\[1275] = \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1285]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\[1276] = \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1301]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_18\[1277] = \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1315]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1278] = \screen:BUART:sRX:s23Poll:MODIN13_1\[1279]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN13_1\[1279] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1280] = \screen:BUART:sRX:s23Poll:MODIN13_0\[1281]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN13_0\[1281] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1287] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1288] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1289] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN14_1\[1290] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1291] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN14_0\[1292] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1293] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1294] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1295] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1296] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1297] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1298] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1303] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN15_1\[1304] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1305] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODIN15_0\[1306] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1307] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1308] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1309] = \screen:BUART:pollcount_1\[1271]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1310] = \screen:BUART:pollcount_0\[1274]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1311] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1312] = zero[5]
Removing Lhs of wire \screen:BUART:rx_status_1\[1319] = zero[5]
Removing Rhs of wire \screen:BUART:rx_status_2\[1320] = \screen:BUART:rx_parity_error_status\[1321]
Removing Rhs of wire \screen:BUART:rx_status_3\[1322] = \screen:BUART:rx_stop_bit_error\[1323]
Removing Lhs of wire \screen:BUART:sRX:cmp_vv_vv_MODGEN_19\[1333] = \screen:BUART:sRX:MODULE_19:g2:a0:lta_0\[1382]
Removing Lhs of wire \screen:BUART:sRX:cmp_vv_vv_MODGEN_20\[1337] = \screen:BUART:sRX:MODULE_20:g1:a0:xneq\[1404]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_6\[1338] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_5\[1339] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_4\[1340] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_3\[1341] = \screen:BUART:sRX:MODIN16_6\[1342]
Removing Lhs of wire \screen:BUART:sRX:MODIN16_6\[1342] = \screen:BUART:rx_count_6\[1260]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_2\[1343] = \screen:BUART:sRX:MODIN16_5\[1344]
Removing Lhs of wire \screen:BUART:sRX:MODIN16_5\[1344] = \screen:BUART:rx_count_5\[1261]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_1\[1345] = \screen:BUART:sRX:MODIN16_4\[1346]
Removing Lhs of wire \screen:BUART:sRX:MODIN16_4\[1346] = \screen:BUART:rx_count_4\[1262]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newa_0\[1347] = \screen:BUART:sRX:MODIN16_3\[1348]
Removing Lhs of wire \screen:BUART:sRX:MODIN16_3\[1348] = \screen:BUART:rx_count_3\[1263]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_6\[1349] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_5\[1350] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_4\[1351] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_3\[1352] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_2\[1353] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_1\[1354] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:newb_0\[1355] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1356] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1357] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1358] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1359] = \screen:BUART:rx_count_6\[1260]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1360] = \screen:BUART:rx_count_5\[1261]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1361] = \screen:BUART:rx_count_4\[1262]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1362] = \screen:BUART:rx_count_3\[1263]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_6\[1363] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_5\[1364] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_4\[1365] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_3\[1366] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_2\[1367] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_1\[1368] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_19:g2:a0:datab_0\[1369] = zero[5]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:newa_0\[1384] = \screen:BUART:rx_postpoll\[1219]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:newb_0\[1385] = \screen:BUART:rx_parity_bit\[1336]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1386] = \screen:BUART:rx_postpoll\[1219]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:datab_0\[1387] = \screen:BUART:rx_parity_bit\[1336]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1388] = \screen:BUART:rx_postpoll\[1219]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1389] = \screen:BUART:rx_parity_bit\[1336]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1391] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1392] = \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1390]
Removing Lhs of wire \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1393] = \screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1390]
Removing Lhs of wire tmpOE__screen_rx_net_0[1415] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__screen_tx_net_0[1420] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__IB1_net_0[1426] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire tmpOE__IB2_net_0[1432] = tmpOE__PWM_Out_net_0[16]
Removing Lhs of wire \MEPSAN:BUART:reset_reg\\D\[1437] = zero[5]
Removing Lhs of wire Net_408D[1442] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:rx_bitclk\\D\[1452] = \MEPSAN:BUART:rx_bitclk_pre\[166]
Removing Lhs of wire \MEPSAN:BUART:rx_break_status\\D\[1462] = zero[5]
Removing Lhs of wire \GBCL:BUART:reset_reg\\D\[1466] = zero[5]
Removing Lhs of wire Net_335D[1471] = zero[5]
Removing Lhs of wire \GBCL:BUART:rx_bitclk\\D\[1481] = \GBCL:BUART:rx_bitclk_pre\[471]
Removing Lhs of wire \GBCL:BUART:rx_break_status\\D\[1491] = zero[5]
Removing Lhs of wire \PRINTER_B:BUART:reset_reg\\D\[1495] = zero[5]
Removing Lhs of wire Net_465D[1500] = zero[5]
Removing Lhs of wire \screen2:BUART:reset_reg\\D\[1505] = zero[5]
Removing Lhs of wire Net_452D[1510] = zero[5]
Removing Lhs of wire \screen2:BUART:rx_bitclk\\D\[1520] = \screen2:BUART:rx_bitclk_pre\[868]
Removing Lhs of wire \screen2:BUART:rx_parity_error_pre\\D\[1529] = \screen2:BUART:rx_parity_error_pre\[944]
Removing Lhs of wire \screen2:BUART:rx_break_status\\D\[1530] = zero[5]
Removing Lhs of wire \PRINTER_A:BUART:reset_reg\\D\[1534] = zero[5]
Removing Lhs of wire Net_425D[1539] = zero[5]
Removing Lhs of wire \screen:BUART:reset_reg\\D\[1544] = zero[5]
Removing Lhs of wire Net_439D[1549] = zero[5]
Removing Lhs of wire \screen:BUART:rx_bitclk\\D\[1559] = \screen:BUART:rx_bitclk_pre\[1254]
Removing Lhs of wire \screen:BUART:rx_parity_error_pre\\D\[1568] = \screen:BUART:rx_parity_error_pre\[1331]
Removing Lhs of wire \screen:BUART:rx_break_status\\D\[1569] = zero[5]

------------------------------------------------------
Aliased 0 equations, 445 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PWM_Out_net_0' (cost = 0):
tmpOE__PWM_Out_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:rx_addressmatch\' (cost = 0):
\MEPSAN:BUART:rx_addressmatch\ <= (\MEPSAN:BUART:rx_addressmatch2\
	OR \MEPSAN:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MEPSAN:BUART:rx_bitclk_pre\' (cost = 1):
\MEPSAN:BUART:rx_bitclk_pre\ <= ((not \MEPSAN:BUART:rx_count_2\ and not \MEPSAN:BUART:rx_count_1\ and not \MEPSAN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:rx_bitclk_pre16x\' (cost = 0):
\MEPSAN:BUART:rx_bitclk_pre16x\ <= ((not \MEPSAN:BUART:rx_count_2\ and \MEPSAN:BUART:rx_count_1\ and \MEPSAN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:rx_poll_bit1\' (cost = 1):
\MEPSAN:BUART:rx_poll_bit1\ <= ((not \MEPSAN:BUART:rx_count_2\ and not \MEPSAN:BUART:rx_count_1\ and \MEPSAN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:rx_poll_bit2\' (cost = 1):
\MEPSAN:BUART:rx_poll_bit2\ <= ((not \MEPSAN:BUART:rx_count_2\ and not \MEPSAN:BUART:rx_count_1\ and not \MEPSAN:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:pollingrange\' (cost = 4):
\MEPSAN:BUART:pollingrange\ <= ((not \MEPSAN:BUART:rx_count_2\ and not \MEPSAN:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MEPSAN:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 4):
\MEPSAN:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\GBCL:BUART:rx_addressmatch\' (cost = 0):
\GBCL:BUART:rx_addressmatch\ <= (\GBCL:BUART:rx_addressmatch2\
	OR \GBCL:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\GBCL:BUART:rx_bitclk_pre\' (cost = 1):
\GBCL:BUART:rx_bitclk_pre\ <= ((not \GBCL:BUART:rx_count_2\ and not \GBCL:BUART:rx_count_1\ and not \GBCL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GBCL:BUART:rx_bitclk_pre16x\' (cost = 0):
\GBCL:BUART:rx_bitclk_pre16x\ <= ((not \GBCL:BUART:rx_count_2\ and \GBCL:BUART:rx_count_1\ and \GBCL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GBCL:BUART:rx_poll_bit1\' (cost = 1):
\GBCL:BUART:rx_poll_bit1\ <= ((not \GBCL:BUART:rx_count_2\ and not \GBCL:BUART:rx_count_1\ and \GBCL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GBCL:BUART:rx_poll_bit2\' (cost = 1):
\GBCL:BUART:rx_poll_bit2\ <= ((not \GBCL:BUART:rx_count_2\ and not \GBCL:BUART:rx_count_1\ and not \GBCL:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\GBCL:BUART:pollingrange\' (cost = 4):
\GBCL:BUART:pollingrange\ <= ((not \GBCL:BUART:rx_count_2\ and not \GBCL:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\GBCL:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\GBCL:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 4):
\GBCL:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\screen2:BUART:rx_addressmatch\' (cost = 0):
\screen2:BUART:rx_addressmatch\ <= (\screen2:BUART:rx_addressmatch2\
	OR \screen2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\screen2:BUART:rx_bitclk_pre\' (cost = 1):
\screen2:BUART:rx_bitclk_pre\ <= ((not \screen2:BUART:rx_count_2\ and not \screen2:BUART:rx_count_1\ and not \screen2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen2:BUART:rx_bitclk_pre16x\' (cost = 0):
\screen2:BUART:rx_bitclk_pre16x\ <= ((not \screen2:BUART:rx_count_2\ and \screen2:BUART:rx_count_1\ and \screen2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen2:BUART:rx_poll_bit1\' (cost = 1):
\screen2:BUART:rx_poll_bit1\ <= ((not \screen2:BUART:rx_count_2\ and not \screen2:BUART:rx_count_1\ and \screen2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen2:BUART:rx_poll_bit2\' (cost = 1):
\screen2:BUART:rx_poll_bit2\ <= ((not \screen2:BUART:rx_count_2\ and not \screen2:BUART:rx_count_1\ and not \screen2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen2:BUART:pollingrange\' (cost = 4):
\screen2:BUART:pollingrange\ <= ((not \screen2:BUART:rx_count_2\ and not \screen2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\screen2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\screen2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\screen2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\screen:BUART:rx_addressmatch\' (cost = 0):
\screen:BUART:rx_addressmatch\ <= (\screen:BUART:rx_addressmatch2\
	OR \screen:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\screen:BUART:rx_bitclk_pre\' (cost = 1):
\screen:BUART:rx_bitclk_pre\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\ and not \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:rx_bitclk_pre16x\' (cost = 0):
\screen:BUART:rx_bitclk_pre16x\ <= ((not \screen:BUART:rx_count_2\ and \screen:BUART:rx_count_1\ and \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:rx_poll_bit1\' (cost = 1):
\screen:BUART:rx_poll_bit1\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\ and \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:rx_poll_bit2\' (cost = 1):
\screen:BUART:rx_poll_bit2\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\ and not \screen:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\screen:BUART:pollingrange\' (cost = 4):
\screen:BUART:pollingrange\ <= ((not \screen:BUART:rx_count_2\ and not \screen:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\screen:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ <= (not \screen:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (\screen:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not \screen:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (\screen:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (\screen:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_4\)
	OR (not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\screen:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (\screen:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\screen:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_4\)
	OR (not \screen:BUART:rx_count_6\ and not \screen:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\MEPSAN:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\MEPSAN:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\GBCL:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\GBCL:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\screen2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\screen2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\screen:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\screen:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not \screen:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\' (cost = 2):
\screen:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ <= ((not \screen:BUART:pollcount_0\ and \screen:BUART:pollcount_1\)
	OR (not \screen:BUART:pollcount_1\ and \screen:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Virtual signal \MEPSAN:BUART:rx_postpoll\ with ( cost: 126 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\MEPSAN:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_294 and MODIN1_0));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \MEPSAN:BUART:rx_postpoll\ and not \MEPSAN:BUART:rx_parity_bit\)
	OR (\MEPSAN:BUART:rx_postpoll\ and \MEPSAN:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MEPSAN:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \MEPSAN:BUART:rx_postpoll\ and not \MEPSAN:BUART:rx_parity_bit\)
	OR (\MEPSAN:BUART:rx_postpoll\ and \MEPSAN:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xneq\' (cost = 2):
\MEPSAN:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \MEPSAN:BUART:rx_parity_bit\ and \MEPSAN:BUART:rx_postpoll\)
	OR (not \MEPSAN:BUART:rx_postpoll\ and \MEPSAN:BUART:rx_parity_bit\));

Note:  Virtual signal \GBCL:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\GBCL:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_338 and MODIN5_0));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \GBCL:BUART:rx_postpoll\ and not \GBCL:BUART:rx_parity_bit\)
	OR (\GBCL:BUART:rx_postpoll\ and \GBCL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\GBCL:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \GBCL:BUART:rx_postpoll\ and not \GBCL:BUART:rx_parity_bit\)
	OR (\GBCL:BUART:rx_postpoll\ and \GBCL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\GBCL:BUART:sRX:MODULE_10:g1:a0:xneq\' (cost = 2):
\GBCL:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \GBCL:BUART:rx_parity_bit\ and \GBCL:BUART:rx_postpoll\)
	OR (not \GBCL:BUART:rx_postpoll\ and \GBCL:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\screen2:BUART:rx_postpoll\' (cost = 72):
\screen2:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_455 and MODIN9_0));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_455 and not MODIN9_1 and not \screen2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \screen2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \screen2:BUART:rx_parity_bit\)
	OR (Net_455 and MODIN9_0 and \screen2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\screen2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_455 and not MODIN9_1 and not \screen2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \screen2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \screen2:BUART:rx_parity_bit\)
	OR (Net_455 and MODIN9_0 and \screen2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\screen:BUART:rx_postpoll\' (cost = 72):
\screen:BUART:rx_postpoll\ <= (\screen:BUART:pollcount_1\
	OR (Net_442 and \screen:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not \screen:BUART:pollcount_1\ and not Net_442 and not \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\ and not \screen:BUART:rx_parity_bit\)
	OR (\screen:BUART:pollcount_1\ and \screen:BUART:rx_parity_bit\)
	OR (Net_442 and \screen:BUART:pollcount_0\ and \screen:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\screen:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not \screen:BUART:pollcount_1\ and not Net_442 and not \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\ and not \screen:BUART:rx_parity_bit\)
	OR (\screen:BUART:pollcount_1\ and \screen:BUART:rx_parity_bit\)
	OR (Net_442 and \screen:BUART:pollcount_0\ and \screen:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 126 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MEPSAN:BUART:rx_status_0\ to zero
Aliasing \MEPSAN:BUART:rx_status_6\ to zero
Aliasing \GBCL:BUART:rx_status_0\ to zero
Aliasing \GBCL:BUART:rx_status_6\ to zero
Aliasing \screen2:BUART:rx_status_0\ to zero
Aliasing \screen2:BUART:rx_status_6\ to zero
Aliasing \screen:BUART:rx_status_0\ to zero
Aliasing \screen:BUART:rx_status_6\ to zero
Aliasing \MEPSAN:BUART:rx_markspace_status\\D\ to zero
Aliasing \MEPSAN:BUART:rx_addr_match_status\\D\ to zero
Aliasing \GBCL:BUART:rx_markspace_status\\D\ to zero
Aliasing \GBCL:BUART:rx_addr_match_status\\D\ to zero
Aliasing \screen2:BUART:rx_markspace_status\\D\ to zero
Aliasing \screen2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \screen2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \screen:BUART:rx_markspace_status\\D\ to zero
Aliasing \screen:BUART:rx_parity_error_status\\D\ to zero
Aliasing \screen:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \MEPSAN:BUART:rx_bitclk_enable\[130] = \MEPSAN:BUART:rx_bitclk\[178]
Removing Lhs of wire \MEPSAN:BUART:rx_status_0\[229] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:rx_status_6\[238] = zero[5]
Removing Rhs of wire \GBCL:BUART:rx_bitclk_enable\[435] = \GBCL:BUART:rx_bitclk\[483]
Removing Lhs of wire \GBCL:BUART:rx_status_0\[534] = zero[5]
Removing Lhs of wire \GBCL:BUART:rx_status_6\[543] = zero[5]
Removing Rhs of wire \screen2:BUART:rx_bitclk_enable\[832] = \screen2:BUART:rx_bitclk\[880]
Removing Lhs of wire \screen2:BUART:rx_status_0\[930] = zero[5]
Removing Lhs of wire \screen2:BUART:rx_status_6\[939] = zero[5]
Removing Rhs of wire \screen:BUART:rx_bitclk_enable\[1218] = \screen:BUART:rx_bitclk\[1266]
Removing Lhs of wire \screen:BUART:rx_status_0\[1317] = zero[5]
Removing Lhs of wire \screen:BUART:rx_status_6\[1326] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:tx_ctrl_mark_last\\D\[1444] = \MEPSAN:BUART:tx_ctrl_mark_last\[121]
Removing Lhs of wire \MEPSAN:BUART:rx_markspace_status\\D\[1456] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:rx_addr_match_status\\D\[1459] = zero[5]
Removing Lhs of wire \MEPSAN:BUART:rx_markspace_pre\\D\[1460] = \MEPSAN:BUART:rx_markspace_pre\[242]
Removing Lhs of wire \GBCL:BUART:tx_ctrl_mark_last\\D\[1473] = \GBCL:BUART:tx_ctrl_mark_last\[426]
Removing Lhs of wire \GBCL:BUART:rx_markspace_status\\D\[1485] = zero[5]
Removing Lhs of wire \GBCL:BUART:rx_addr_match_status\\D\[1488] = zero[5]
Removing Lhs of wire \GBCL:BUART:rx_markspace_pre\\D\[1489] = \GBCL:BUART:rx_markspace_pre\[547]
Removing Lhs of wire \PRINTER_B:BUART:tx_ctrl_mark_last\\D\[1502] = \PRINTER_B:BUART:tx_ctrl_mark_last\[724]
Removing Lhs of wire \screen2:BUART:tx_ctrl_mark_last\\D\[1512] = \screen2:BUART:tx_ctrl_mark_last\[823]
Removing Lhs of wire \screen2:BUART:rx_markspace_status\\D\[1524] = zero[5]
Removing Lhs of wire \screen2:BUART:rx_parity_error_status\\D\[1525] = zero[5]
Removing Lhs of wire \screen2:BUART:rx_addr_match_status\\D\[1527] = zero[5]
Removing Lhs of wire \screen2:BUART:rx_markspace_pre\\D\[1528] = \screen2:BUART:rx_markspace_pre\[943]
Removing Lhs of wire \screen2:BUART:rx_parity_bit\\D\[1533] = \screen2:BUART:rx_parity_bit\[949]
Removing Lhs of wire \PRINTER_A:BUART:tx_ctrl_mark_last\\D\[1541] = \PRINTER_A:BUART:tx_ctrl_mark_last\[1116]
Removing Lhs of wire \screen:BUART:tx_ctrl_mark_last\\D\[1551] = \screen:BUART:tx_ctrl_mark_last\[1209]
Removing Lhs of wire \screen:BUART:rx_markspace_status\\D\[1563] = zero[5]
Removing Lhs of wire \screen:BUART:rx_parity_error_status\\D\[1564] = zero[5]
Removing Lhs of wire \screen:BUART:rx_addr_match_status\\D\[1566] = zero[5]
Removing Lhs of wire \screen:BUART:rx_markspace_pre\\D\[1567] = \screen:BUART:rx_markspace_pre\[1330]
Removing Lhs of wire \screen:BUART:rx_parity_bit\\D\[1572] = \screen:BUART:rx_parity_bit\[1336]

------------------------------------------------------
Aliased 0 equations, 34 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\screen2:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \screen2:BUART:rx_parity_bit\ and Net_455 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \screen2:BUART:rx_parity_bit\)
	OR (not Net_455 and not MODIN9_1 and \screen2:BUART:rx_parity_bit\)
	OR (not \screen2:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\screen:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \screen:BUART:rx_parity_bit\ and Net_442 and \screen:BUART:pollcount_0\)
	OR (not \screen:BUART:pollcount_1\ and not \screen:BUART:pollcount_0\ and \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:pollcount_1\ and not Net_442 and \screen:BUART:rx_parity_bit\)
	OR (not \screen:BUART:rx_parity_bit\ and \screen:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -dcpsoc3 Mepsan.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.873ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 03 October 2018 15:15:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Thermaltake\Documents\GitHub\Mepsan\Mepsan.cydsn\Mepsan.cyprj -d CY8C5888LTI-LP097 Mepsan.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \MEPSAN:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_408 from registered to combinatorial
    Converted constant MacroCell: \MEPSAN:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MEPSAN:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MEPSAN:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \GBCL:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_335 from registered to combinatorial
    Converted constant MacroCell: \GBCL:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \GBCL:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \GBCL:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PRINTER_B:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_465 from registered to combinatorial
    Converted constant MacroCell: \screen2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_452 from registered to combinatorial
    Converted constant MacroCell: \screen2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \screen2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \screen2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \screen2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PRINTER_A:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_425 from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_439 from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \screen:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'screen_IntClock'. Fanout=1, Signal=\screen:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'screen2_IntClock'. Fanout=1, Signal=\screen2:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'PRINTER_A_IntClock'. Fanout=1, Signal=\PRINTER_A:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'MEPSAN_IntClock'. Fanout=1, Signal=\MEPSAN:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'PRINTER_B_IntClock'. Fanout=1, Signal=\PRINTER_B:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_336
    Digital Clock 6: Automatic-assigning  clock 'clock_1'. Fanout=1, Signal=Net_134
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MEPSAN:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: MEPSAN_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MEPSAN_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \GBCL:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PRINTER_B:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PRINTER_B_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PRINTER_B_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \screen2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: screen2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: screen2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PRINTER_A:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: PRINTER_A_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PRINTER_A_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \screen:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: screen_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: screen_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \screen:BUART:rx_parity_bit\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_parity_bit\ (fanout=0)

    Removing \screen:BUART:rx_address_detected\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_address_detected\ (fanout=0)

    Removing \screen:BUART:rx_parity_error_pre\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \screen:BUART:rx_markspace_pre\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_markspace_pre\ (fanout=0)

    Removing \screen:BUART:rx_state_1\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:rx_state_1\ (fanout=8)

    Removing \screen:BUART:tx_parity_bit\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_parity_bit\ (fanout=0)

    Removing \screen:BUART:tx_mark\, Duplicate of \screen:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_mark\ (fanout=0)

    Removing \PRINTER_A:BUART:tx_parity_bit\, Duplicate of \PRINTER_A:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PRINTER_A:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PRINTER_A:BUART:tx_parity_bit\ (fanout=0)

    Removing \PRINTER_A:BUART:tx_mark\, Duplicate of \PRINTER_A:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PRINTER_A:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PRINTER_A:BUART:tx_mark\ (fanout=0)

    Removing \screen2:BUART:rx_parity_bit\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:rx_parity_bit\ (fanout=0)

    Removing \screen2:BUART:rx_address_detected\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:rx_address_detected\ (fanout=0)

    Removing \screen2:BUART:rx_parity_error_pre\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \screen2:BUART:rx_markspace_pre\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \screen2:BUART:rx_state_1\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:rx_state_1\ (fanout=8)

    Removing \screen2:BUART:tx_parity_bit\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:tx_parity_bit\ (fanout=0)

    Removing \screen2:BUART:tx_mark\, Duplicate of \screen2:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\screen2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:tx_mark\ (fanout=0)

    Removing \PRINTER_B:BUART:tx_parity_bit\, Duplicate of \PRINTER_B:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PRINTER_B:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PRINTER_B:BUART:tx_parity_bit\ (fanout=0)

    Removing \PRINTER_B:BUART:tx_mark\, Duplicate of \PRINTER_B:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\PRINTER_B:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \PRINTER_B:BUART:tx_mark\ (fanout=0)

    Removing \GBCL:BUART:rx_address_detected\, Duplicate of \GBCL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GBCL:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GBCL:BUART:rx_address_detected\ (fanout=0)

    Removing \GBCL:BUART:rx_markspace_pre\, Duplicate of \GBCL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GBCL:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GBCL:BUART:rx_markspace_pre\ (fanout=0)

    Removing \GBCL:BUART:rx_state_1\, Duplicate of \GBCL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GBCL:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GBCL:BUART:rx_state_1\ (fanout=11)

    Removing \GBCL:BUART:tx_mark\, Duplicate of \GBCL:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\GBCL:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GBCL:BUART:tx_mark\ (fanout=0)

    Removing \MEPSAN:BUART:rx_address_detected\, Duplicate of \MEPSAN:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MEPSAN:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MEPSAN:BUART:rx_address_detected\ (fanout=0)

    Removing \MEPSAN:BUART:rx_markspace_pre\, Duplicate of \MEPSAN:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MEPSAN:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MEPSAN:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MEPSAN:BUART:rx_state_1\, Duplicate of \MEPSAN:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MEPSAN:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MEPSAN:BUART:rx_state_1\ (fanout=11)

    Removing \MEPSAN:BUART:tx_mark\, Duplicate of \MEPSAN:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MEPSAN:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MEPSAN:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out(0)__PA ,
            pin_input => Net_254 ,
            annotation => Net_284 ,
            pad => PWM_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Kill_Switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Kill_Switch(0)__PA ,
            fb => Net_268 ,
            annotation => Net_285 ,
            pad => Kill_Switch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_294 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_289 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_4(0)__PA ,
            pin_input => Net_463 ,
            pad => Tx_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_338 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_333 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = screen2_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => screen2_tx(0)__PA ,
            pin_input => Net_450 ,
            pad => screen2_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = screen2_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => screen2_rx(0)__PA ,
            fb => Net_455 ,
            pad => screen2_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EnablePin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EnablePin(0)__PA ,
            pad => EnablePin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_3(0)__PA ,
            pin_input => Net_423 ,
            pad => Tx_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = screen_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => screen_rx(0)__PA ,
            fb => Net_442 ,
            pad => screen_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = screen_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => screen_tx(0)__PA ,
            pin_input => Net_437 ,
            pad => screen_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB1(0)__PA ,
            pad => IB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IB2(0)__PA ,
            pad => IB2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_267, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268
        );
        Output = Net_267 (fanout=1)

    MacroCell: Name=Net_289, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:txn\
        );
        Output = Net_289 (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\
            + !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\
        );
        Output = \MEPSAN:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * 
              \MEPSAN:BUART:tx_fifo_empty\ * \MEPSAN:BUART:tx_state_2\
        );
        Output = \MEPSAN:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_fifo_notfull\
        );
        Output = \MEPSAN:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_294 * MODIN1_0
            + MODIN1_1
        );
        Output = \MEPSAN:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\MEPSAN:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MEPSAN:BUART:rx_load_fifo\ * \MEPSAN:BUART:rx_fifofull\
        );
        Output = \MEPSAN:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MEPSAN:BUART:rx_fifonotempty\ * 
              \MEPSAN:BUART:rx_state_stop1_reg\
        );
        Output = \MEPSAN:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_333, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:txn\
        );
        Output = Net_333 (fanout=1)

    MacroCell: Name=\GBCL:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\
            + !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\
        );
        Output = \GBCL:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_fifo_empty\ * 
              \GBCL:BUART:tx_state_2\
        );
        Output = \GBCL:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_fifo_notfull\
        );
        Output = \GBCL:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_338 * MODIN5_0
            + MODIN5_1
        );
        Output = \GBCL:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\GBCL:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GBCL:BUART:rx_load_fifo\ * \GBCL:BUART:rx_fifofull\
        );
        Output = \GBCL:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GBCL:BUART:rx_fifonotempty\ * \GBCL:BUART:rx_state_stop1_reg\
        );
        Output = \GBCL:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_463, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_B:BUART:txn\
        );
        Output = Net_463 (fanout=1)

    MacroCell: Name=\PRINTER_B:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\
            + !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_state_2\
        );
        Output = \PRINTER_B:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PRINTER_B:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_fifo_empty\ * \PRINTER_B:BUART:tx_state_2\
        );
        Output = \PRINTER_B:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PRINTER_B:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_B:BUART:tx_fifo_notfull\
        );
        Output = \PRINTER_B:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_450, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:txn\
        );
        Output = Net_450 (fanout=1)

    MacroCell: Name=\screen2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\
            + !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_state_2\
        );
        Output = \screen2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\screen2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_fifo_empty\ * \screen2:BUART:tx_state_2\
        );
        Output = \screen2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\screen2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:tx_fifo_notfull\
        );
        Output = \screen2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\screen2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * !\screen2:BUART:rx_state_3\ * 
              !\screen2:BUART:rx_state_2\
        );
        Output = \screen2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\screen2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_455 * MODIN9_0
            + MODIN9_1
        );
        Output = \screen2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\screen2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen2:BUART:rx_load_fifo\ * \screen2:BUART:rx_fifofull\
        );
        Output = \screen2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\screen2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen2:BUART:rx_fifonotempty\ * 
              \screen2:BUART:rx_state_stop1_reg\
        );
        Output = \screen2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_423, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_A:BUART:txn\
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=\PRINTER_A:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\
            + !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_state_2\
        );
        Output = \PRINTER_A:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\PRINTER_A:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_fifo_empty\ * \PRINTER_A:BUART:tx_state_2\
        );
        Output = \PRINTER_A:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\PRINTER_A:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_A:BUART:tx_fifo_notfull\
        );
        Output = \PRINTER_A:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=Net_437, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:txn\
        );
        Output = Net_437 (fanout=1)

    MacroCell: Name=\screen:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\screen:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\screen:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_fifo_notfull\
        );
        Output = \screen:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \screen:BUART:pollcount_1\
            + Net_442 * \screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_load_fifo\ * \screen:BUART:rx_fifofull\
        );
        Output = \screen:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_fifonotempty\ * 
              \screen:BUART:rx_state_stop1_reg\
        );
        Output = \screen:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_counter_dp\ * \MEPSAN:BUART:tx_bitclk\ * 
              \MEPSAN:BUART:tx_parity_bit\
            + \MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_state_0\ * \MEPSAN:BUART:tx_counter_dp\ * 
              !\MEPSAN:BUART:tx_parity_bit\
            + \MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_bitclk\
            + \MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_2\
            + !\MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_shift_out\ * !\MEPSAN:BUART:tx_state_2\
            + !\MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\ * !\MEPSAN:BUART:tx_bitclk\
            + \MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_shift_out\ * !\MEPSAN:BUART:tx_state_2\ * 
              !\MEPSAN:BUART:tx_counter_dp\ * \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:txn\ (fanout=3)

    MacroCell: Name=\MEPSAN:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\MEPSAN:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * 
              !\MEPSAN:BUART:tx_fifo_empty\
            + !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_fifo_empty\ * !\MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * 
              \MEPSAN:BUART:tx_fifo_empty\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_counter_dp\ * \MEPSAN:BUART:tx_bitclk\
            + \MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\MEPSAN:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\ * \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\MEPSAN:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_state_2\
            + !\MEPSAN:BUART:tx_bitclk_enable_pre\
        );
        Output = \MEPSAN:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\MEPSAN:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MEPSAN:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\MEPSAN:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_bitclk\
            + !\MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\ * \MEPSAN:BUART:tx_bitclk\ * 
              !\MEPSAN:BUART:tx_parity_bit\
        );
        Output = \MEPSAN:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\MEPSAN:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \MEPSAN:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\MEPSAN:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\ * 
              !\MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MEPSAN:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\ * 
              \MEPSAN:BUART:rx_state_2\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \MEPSAN:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\MEPSAN:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_2\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !Net_294 * \MEPSAN:BUART:rx_last\
        );
        Output = \MEPSAN:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\MEPSAN:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              !\MEPSAN:BUART:rx_count_0\
        );
        Output = \MEPSAN:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\MEPSAN:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_1
            + !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_1 * MODIN1_0
            + !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=2)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_0
            + !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\MEPSAN:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\ * 
              \MEPSAN:BUART:rx_state_2\ * \MEPSAN:BUART:rx_parity_error_pre\
        );
        Output = \MEPSAN:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              \MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\ * 
              \MEPSAN:BUART:rx_parity_error_pre\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              \MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !\MEPSAN:BUART:rx_parity_error_pre\ * 
              \MEPSAN:BUART:rx_parity_bit\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_postpoll\ * 
              \MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !\MEPSAN:BUART:rx_parity_error_pre\ * 
              !\MEPSAN:BUART:rx_parity_bit\
        );
        Output = \MEPSAN:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\MEPSAN:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_294
        );
        Output = \MEPSAN:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\MEPSAN:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\ * 
              !\MEPSAN:BUART:rx_parity_bit\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\GBCL:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_counter_dp\ * \GBCL:BUART:tx_bitclk\ * 
              \GBCL:BUART:tx_parity_bit\
            + \GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_state_0\ * \GBCL:BUART:tx_counter_dp\ * 
              !\GBCL:BUART:tx_parity_bit\
            + \GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_bitclk\
            + \GBCL:BUART:txn\ * \GBCL:BUART:tx_state_2\
            + !\GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_shift_out\ * !\GBCL:BUART:tx_state_2\
            + !\GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\ * !\GBCL:BUART:tx_bitclk\
            + \GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_shift_out\ * !\GBCL:BUART:tx_state_2\ * 
              !\GBCL:BUART:tx_counter_dp\ * \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:txn\ (fanout=3)

    MacroCell: Name=\GBCL:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\GBCL:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * !\GBCL:BUART:tx_fifo_empty\
            + !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_fifo_empty\ * !\GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_fifo_empty\ * 
              \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_counter_dp\ * \GBCL:BUART:tx_bitclk\
            + \GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\GBCL:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\ * \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\GBCL:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_state_2\
            + !\GBCL:BUART:tx_bitclk_enable_pre\
        );
        Output = \GBCL:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\GBCL:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GBCL:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\GBCL:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_bitclk\
            + !\GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\ * \GBCL:BUART:tx_bitclk\ * 
              \GBCL:BUART:tx_parity_bit\
        );
        Output = \GBCL:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\GBCL:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \GBCL:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\GBCL:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\ * 
              !\GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\GBCL:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\ * 
              \GBCL:BUART:rx_state_2\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \GBCL:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\GBCL:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_2\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !Net_338 * 
              \GBCL:BUART:rx_last\
        );
        Output = \GBCL:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\GBCL:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * 
              !\GBCL:BUART:rx_count_0\
        );
        Output = \GBCL:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\GBCL:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * !Net_338 * 
              MODIN5_1
            + !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * Net_338 * 
              !MODIN5_1 * MODIN5_0
            + !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
        );
        Output = MODIN5_1 (fanout=2)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * !Net_338 * 
              MODIN5_0
            + !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * Net_338 * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=3)

    MacroCell: Name=\GBCL:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\ * 
              \GBCL:BUART:rx_state_2\ * \GBCL:BUART:rx_parity_error_pre\
        );
        Output = \GBCL:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              \GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\ * 
              \GBCL:BUART:rx_parity_error_pre\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              \GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * 
              !\GBCL:BUART:rx_parity_error_pre\ * \GBCL:BUART:rx_parity_bit\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_postpoll\ * 
              \GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * 
              !\GBCL:BUART:rx_parity_error_pre\ * !\GBCL:BUART:rx_parity_bit\
        );
        Output = \GBCL:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\GBCL:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_338
        );
        Output = \GBCL:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\GBCL:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\ * 
              \GBCL:BUART:rx_parity_bit\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\PRINTER_B:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PRINTER_B:BUART:txn\ * \PRINTER_B:BUART:tx_state_1\ * 
              !\PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:txn\ * \PRINTER_B:BUART:tx_state_2\
            + !\PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_shift_out\ * !\PRINTER_B:BUART:tx_state_2\
            + !\PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_state_2\ * !\PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_shift_out\ * !\PRINTER_B:BUART:tx_state_2\ * 
              !\PRINTER_B:BUART:tx_counter_dp\ * \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:txn\ (fanout=2)

    MacroCell: Name=\PRINTER_B:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_counter_dp\ * \PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:tx_state_0\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\PRINTER_B:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              !\PRINTER_B:BUART:tx_fifo_empty\
            + !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_fifo_empty\ * 
              !\PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_fifo_empty\ * \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_0\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\PRINTER_B:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_state_2\ * \PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_counter_dp\ * \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\PRINTER_B:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_state_2\
            + !\PRINTER_B:BUART:tx_bitclk_enable_pre\
        );
        Output = \PRINTER_B:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\screen2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \screen2:BUART:txn\ * \screen2:BUART:tx_state_1\ * 
              !\screen2:BUART:tx_bitclk\
            + \screen2:BUART:txn\ * \screen2:BUART:tx_state_2\
            + !\screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_shift_out\ * !\screen2:BUART:tx_state_2\
            + !\screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_state_2\ * !\screen2:BUART:tx_bitclk\
            + \screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_shift_out\ * !\screen2:BUART:tx_state_2\ * 
              !\screen2:BUART:tx_counter_dp\ * \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:txn\ (fanout=2)

    MacroCell: Name=\screen2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_counter_dp\ * \screen2:BUART:tx_bitclk\
            + \screen2:BUART:tx_state_0\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\screen2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              !\screen2:BUART:tx_fifo_empty\
            + !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_fifo_empty\ * !\screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_fifo_empty\ * \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_0\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\screen2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_state_2\ * \screen2:BUART:tx_bitclk\
            + \screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_counter_dp\ * \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\screen2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_state_2\
            + !\screen2:BUART:tx_bitclk_enable_pre\
        );
        Output = \screen2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\screen2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\screen2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_455 * !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              !\screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              !\screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\screen2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\screen2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\screen2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_455 * !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * !\screen2:BUART:rx_state_3\ * 
              !\screen2:BUART:rx_state_2\ * \screen2:BUART:rx_last\
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_2\
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\screen2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:rx_count_2\ * !\screen2:BUART:rx_count_1\ * 
              !\screen2:BUART:rx_count_0\
        );
        Output = \screen2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\screen2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_state_3\ * 
              \screen2:BUART:rx_state_2\
        );
        Output = \screen2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * MODIN9_1
            + Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * !MODIN9_1 * MODIN9_0
            + !\screen2:BUART:rx_count_2\ * !\screen2:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * MODIN9_0
            + Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\screen2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_455 * !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \screen2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\screen2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_455
        );
        Output = \screen2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PRINTER_A:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PRINTER_A:BUART:txn\ * \PRINTER_A:BUART:tx_state_1\ * 
              !\PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:txn\ * \PRINTER_A:BUART:tx_state_2\
            + !\PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_shift_out\ * !\PRINTER_A:BUART:tx_state_2\
            + !\PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_state_2\ * !\PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_shift_out\ * !\PRINTER_A:BUART:tx_state_2\ * 
              !\PRINTER_A:BUART:tx_counter_dp\ * \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:txn\ (fanout=2)

    MacroCell: Name=\PRINTER_A:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_counter_dp\ * \PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:tx_state_0\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\PRINTER_A:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              !\PRINTER_A:BUART:tx_fifo_empty\
            + !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_fifo_empty\ * 
              !\PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_fifo_empty\ * \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_0\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\PRINTER_A:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_state_2\ * \PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_counter_dp\ * \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\PRINTER_A:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_state_2\
            + !\PRINTER_A:BUART:tx_bitclk_enable_pre\
        );
        Output = \PRINTER_A:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\screen:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \screen:BUART:txn\ * \screen:BUART:tx_state_1\ * 
              !\screen:BUART:tx_bitclk\
            + \screen:BUART:txn\ * \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * !\screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\ * 
              !\screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:txn\ (fanout=2)

    MacroCell: Name=\screen:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\screen:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              !\screen:BUART:tx_fifo_empty\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_fifo_empty\ * !\screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\screen:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\screen:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_bitclk_enable_pre\
        );
        Output = \screen:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\screen:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\screen:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\screen:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              !\screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\screen:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\screen:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !Net_442 * \screen:BUART:rx_last\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\screen:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:rx_count_0\
        );
        Output = \screen:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\screen:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_state_3\ * \screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\screen:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:pollcount_1\ * Net_442 * 
              \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !Net_442
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\screen:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !Net_442 * \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              Net_442 * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\screen:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\screen:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_442
        );
        Output = \screen:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MEPSAN:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \MEPSAN:Net_9\ ,
            cs_addr_2 => \MEPSAN:BUART:tx_state_1\ ,
            cs_addr_1 => \MEPSAN:BUART:tx_state_0\ ,
            cs_addr_0 => \MEPSAN:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MEPSAN:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MEPSAN:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MEPSAN:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \MEPSAN:Net_9\ ,
            cs_addr_0 => \MEPSAN:BUART:counter_load_not\ ,
            ce0_reg => \MEPSAN:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MEPSAN:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MEPSAN:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \MEPSAN:Net_9\ ,
            cs_addr_2 => \MEPSAN:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MEPSAN:BUART:rx_state_0\ ,
            cs_addr_0 => \MEPSAN:BUART:rx_bitclk_enable\ ,
            route_si => \MEPSAN:BUART:rx_postpoll\ ,
            f0_load => \MEPSAN:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MEPSAN:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MEPSAN:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GBCL:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_336 ,
            cs_addr_2 => \GBCL:BUART:tx_state_1\ ,
            cs_addr_1 => \GBCL:BUART:tx_state_0\ ,
            cs_addr_0 => \GBCL:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \GBCL:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \GBCL:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \GBCL:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_336 ,
            cs_addr_0 => \GBCL:BUART:counter_load_not\ ,
            ce0_reg => \GBCL:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \GBCL:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GBCL:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_336 ,
            cs_addr_2 => \GBCL:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \GBCL:BUART:rx_state_0\ ,
            cs_addr_0 => \GBCL:BUART:rx_bitclk_enable\ ,
            route_si => \GBCL:BUART:rx_postpoll\ ,
            f0_load => \GBCL:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \GBCL:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \GBCL:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PRINTER_B:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PRINTER_B:Net_9\ ,
            cs_addr_2 => \PRINTER_B:BUART:tx_state_1\ ,
            cs_addr_1 => \PRINTER_B:BUART:tx_state_0\ ,
            cs_addr_0 => \PRINTER_B:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PRINTER_B:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PRINTER_B:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PRINTER_B:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PRINTER_B:Net_9\ ,
            cs_addr_0 => \PRINTER_B:BUART:counter_load_not\ ,
            ce0_reg => \PRINTER_B:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \PRINTER_B:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \screen2:Net_9\ ,
            cs_addr_2 => \screen2:BUART:tx_state_1\ ,
            cs_addr_1 => \screen2:BUART:tx_state_0\ ,
            cs_addr_0 => \screen2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \screen2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \screen2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \screen2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \screen2:Net_9\ ,
            cs_addr_0 => \screen2:BUART:counter_load_not\ ,
            ce0_reg => \screen2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \screen2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \screen2:Net_9\ ,
            cs_addr_2 => \screen2:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \screen2:BUART:rx_state_0\ ,
            cs_addr_0 => \screen2:BUART:rx_bitclk_enable\ ,
            route_si => \screen2:BUART:rx_postpoll\ ,
            f0_load => \screen2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \screen2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \screen2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PRINTER_A:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \PRINTER_A:Net_9\ ,
            cs_addr_2 => \PRINTER_A:BUART:tx_state_1\ ,
            cs_addr_1 => \PRINTER_A:BUART:tx_state_0\ ,
            cs_addr_0 => \PRINTER_A:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \PRINTER_A:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \PRINTER_A:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \PRINTER_A:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \PRINTER_A:Net_9\ ,
            cs_addr_0 => \PRINTER_A:BUART:counter_load_not\ ,
            ce0_reg => \PRINTER_A:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \PRINTER_A:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \screen:Net_9\ ,
            cs_addr_2 => \screen:BUART:tx_state_1\ ,
            cs_addr_1 => \screen:BUART:tx_state_0\ ,
            cs_addr_0 => \screen:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \screen:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \screen:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \screen:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \screen:Net_9\ ,
            cs_addr_0 => \screen:BUART:counter_load_not\ ,
            ce0_reg => \screen:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \screen:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\screen:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \screen:Net_9\ ,
            cs_addr_2 => \screen:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \screen:BUART:rx_state_0\ ,
            cs_addr_0 => \screen:BUART:rx_bitclk_enable\ ,
            route_si => \screen:BUART:rx_postpoll\ ,
            f0_load => \screen:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \screen:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \screen:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MEPSAN:BUART:sTX:TxSts\
        PORT MAP (
            clock => \MEPSAN:Net_9\ ,
            status_3 => \MEPSAN:BUART:tx_fifo_notfull\ ,
            status_2 => \MEPSAN:BUART:tx_status_2\ ,
            status_1 => \MEPSAN:BUART:tx_fifo_empty\ ,
            status_0 => \MEPSAN:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MEPSAN:BUART:sRX:RxSts\
        PORT MAP (
            clock => \MEPSAN:Net_9\ ,
            status_5 => \MEPSAN:BUART:rx_status_5\ ,
            status_4 => \MEPSAN:BUART:rx_status_4\ ,
            status_3 => \MEPSAN:BUART:rx_status_3\ ,
            status_2 => \MEPSAN:BUART:rx_status_2\ ,
            interrupt => Net_296 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GBCL:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_336 ,
            status_3 => \GBCL:BUART:tx_fifo_notfull\ ,
            status_2 => \GBCL:BUART:tx_status_2\ ,
            status_1 => \GBCL:BUART:tx_fifo_empty\ ,
            status_0 => \GBCL:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\GBCL:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_336 ,
            status_5 => \GBCL:BUART:rx_status_5\ ,
            status_4 => \GBCL:BUART:rx_status_4\ ,
            status_3 => \GBCL:BUART:rx_status_3\ ,
            status_2 => \GBCL:BUART:rx_status_2\ ,
            interrupt => Net_340 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PRINTER_B:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PRINTER_B:Net_9\ ,
            status_3 => \PRINTER_B:BUART:tx_fifo_notfull\ ,
            status_2 => \PRINTER_B:BUART:tx_status_2\ ,
            status_1 => \PRINTER_B:BUART:tx_fifo_empty\ ,
            status_0 => \PRINTER_B:BUART:tx_status_0\ ,
            interrupt => Net_469 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\screen2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \screen2:Net_9\ ,
            status_3 => \screen2:BUART:tx_fifo_notfull\ ,
            status_2 => \screen2:BUART:tx_status_2\ ,
            status_1 => \screen2:BUART:tx_fifo_empty\ ,
            status_0 => \screen2:BUART:tx_status_0\ ,
            interrupt => Net_456 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\screen2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \screen2:Net_9\ ,
            status_5 => \screen2:BUART:rx_status_5\ ,
            status_4 => \screen2:BUART:rx_status_4\ ,
            status_3 => \screen2:BUART:rx_status_3\ ,
            interrupt => Net_457 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PRINTER_A:BUART:sTX:TxSts\
        PORT MAP (
            clock => \PRINTER_A:Net_9\ ,
            status_3 => \PRINTER_A:BUART:tx_fifo_notfull\ ,
            status_2 => \PRINTER_A:BUART:tx_status_2\ ,
            status_1 => \PRINTER_A:BUART:tx_fifo_empty\ ,
            status_0 => \PRINTER_A:BUART:tx_status_0\ ,
            interrupt => Net_429 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\screen:BUART:sTX:TxSts\
        PORT MAP (
            clock => \screen:Net_9\ ,
            status_3 => \screen:BUART:tx_fifo_notfull\ ,
            status_2 => \screen:BUART:tx_status_2\ ,
            status_1 => \screen:BUART:tx_fifo_empty\ ,
            status_0 => \screen:BUART:tx_status_0\ ,
            interrupt => Net_443 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\screen:BUART:sRX:RxSts\
        PORT MAP (
            clock => \screen:Net_9\ ,
            status_5 => \screen:BUART:rx_status_5\ ,
            status_4 => \screen:BUART:rx_status_4\ ,
            status_3 => \screen:BUART:rx_status_3\ ,
            interrupt => Net_444 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MEPSAN:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \MEPSAN:Net_9\ ,
            load => \MEPSAN:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \MEPSAN:BUART:rx_count_2\ ,
            count_1 => \MEPSAN:BUART:rx_count_1\ ,
            count_0 => \MEPSAN:BUART:rx_count_0\ ,
            tc => \MEPSAN:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\GBCL:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_336 ,
            load => \GBCL:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \GBCL:BUART:rx_count_2\ ,
            count_1 => \GBCL:BUART:rx_count_1\ ,
            count_0 => \GBCL:BUART:rx_count_0\ ,
            tc => \GBCL:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\screen2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \screen2:Net_9\ ,
            load => \screen2:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \screen2:BUART:rx_count_2\ ,
            count_1 => \screen2:BUART:rx_count_1\ ,
            count_0 => \screen2:BUART:rx_count_0\ ,
            tc => \screen2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\screen:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \screen:Net_9\ ,
            load => \screen:BUART:rx_counter_load\ ,
            count_6 => \screen:BUART:rx_count_6\ ,
            count_5 => \screen:BUART:rx_count_5\ ,
            count_4 => \screen:BUART:rx_count_4\ ,
            count_3 => \screen:BUART:rx_count_3\ ,
            count_2 => \screen:BUART:rx_count_2\ ,
            count_1 => \screen:BUART:rx_count_1\ ,
            count_0 => \screen:BUART:rx_count_0\ ,
            tc => \screen:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\MEPSAN:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\GBCL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\PRINTER_B:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_469 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\screen2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_456 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\screen2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_457 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\PRINTER_A:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\screen:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_443 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\screen:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_444 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  124 :   68 :  192 : 64.58 %
  Unique P-terms              :  233 :  151 :  384 : 60.68 %
  Total P-terms               :  265 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    StatusI Registers         :   10 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Count7 Cells              :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.760ms
Tech Mapping phase: Elapsed time ==> 1s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : EnablePin(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : IB1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : IB2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Kill_Switch(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PWM_Out(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Rx_2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_1(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Tx_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Tx_3(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Tx_4(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : screen2_rx(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : screen2_tx(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : screen_rx(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : screen_tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.791ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   42 :    6 :   48 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.69
                   Pterms :            5.76
               Macrocells :            2.95
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.347ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         23 :      10.00 :       5.39
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MEPSAN:BUART:rx_load_fifo\ * \MEPSAN:BUART:rx_fifofull\
        );
        Output = \MEPSAN:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MEPSAN:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              !\MEPSAN:BUART:rx_count_0\
        );
        Output = \MEPSAN:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\ * 
              \MEPSAN:BUART:rx_parity_error_pre\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              \MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !\MEPSAN:BUART:rx_parity_error_pre\ * 
              \MEPSAN:BUART:rx_parity_bit\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_postpoll\ * 
              \MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !\MEPSAN:BUART:rx_parity_error_pre\ * 
              !\MEPSAN:BUART:rx_parity_bit\
        );
        Output = \MEPSAN:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MEPSAN:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\ * 
              \MEPSAN:BUART:rx_state_2\ * \MEPSAN:BUART:rx_parity_error_pre\
        );
        Output = \MEPSAN:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MEPSAN:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_2\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !Net_294 * \MEPSAN:BUART:rx_last\
        );
        Output = \MEPSAN:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\ * 
              !\MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\MEPSAN:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \MEPSAN:Net_9\ ,
        load => \MEPSAN:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \MEPSAN:BUART:rx_count_2\ ,
        count_1 => \MEPSAN:BUART:rx_count_1\ ,
        count_0 => \MEPSAN:BUART:rx_count_0\ ,
        tc => \MEPSAN:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_1
            + !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_1 * MODIN1_0
            + !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              !Net_294 * MODIN1_0
            + !\MEPSAN:BUART:rx_count_2\ * !\MEPSAN:BUART:rx_count_1\ * 
              Net_294 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MEPSAN:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_294 * MODIN1_0
            + MODIN1_1
        );
        Output = \MEPSAN:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_294
        );
        Output = \MEPSAN:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \MEPSAN:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MEPSAN:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_state_3\ * 
              \MEPSAN:BUART:rx_state_2\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \MEPSAN:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MEPSAN:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\ * 
              !\MEPSAN:BUART:rx_parity_bit\
            + !\MEPSAN:BUART:tx_ctrl_mark_last\ * \MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * \MEPSAN:BUART:rx_postpoll\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              \MEPSAN:BUART:rx_bitclk_enable\ * !\MEPSAN:BUART:rx_postpoll\ * 
              \MEPSAN:BUART:rx_state_3\ * \MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GBCL:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_336 ,
        cs_addr_2 => \GBCL:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \GBCL:BUART:rx_state_0\ ,
        cs_addr_0 => \GBCL:BUART:rx_bitclk_enable\ ,
        route_si => \GBCL:BUART:rx_postpoll\ ,
        f0_load => \GBCL:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \GBCL:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \GBCL:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\GBCL:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_336 ,
        status_5 => \GBCL:BUART:rx_status_5\ ,
        status_4 => \GBCL:BUART:rx_status_4\ ,
        status_3 => \GBCL:BUART:rx_status_3\ ,
        status_2 => \GBCL:BUART:rx_status_2\ ,
        interrupt => Net_340 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * !Net_338 * 
              MODIN5_1
            + !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * Net_338 * 
              !MODIN5_1 * MODIN5_0
            + !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * MODIN5_1 * 
              !MODIN5_0
        );
        Output = MODIN5_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * !Net_338 * 
              MODIN5_0
            + !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * Net_338 * 
              !MODIN5_0
        );
        Output = MODIN5_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_338 * MODIN5_0
            + MODIN5_1
        );
        Output = \GBCL:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\GBCL:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:rx_count_2\ * !\GBCL:BUART:rx_count_1\ * 
              !\GBCL:BUART:rx_count_0\
        );
        Output = \GBCL:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \GBCL:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GBCL:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\ * 
              \GBCL:BUART:rx_state_2\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_5
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !MODIN8_6 * 
              !MODIN8_4
        );
        Output = \GBCL:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\ * 
              \GBCL:BUART:rx_parity_bit\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * \GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GBCL:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              \GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MEPSAN:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \MEPSAN:Net_9\ ,
        cs_addr_2 => \MEPSAN:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MEPSAN:BUART:rx_state_0\ ,
        cs_addr_0 => \MEPSAN:BUART:rx_bitclk_enable\ ,
        route_si => \MEPSAN:BUART:rx_postpoll\ ,
        f0_load => \MEPSAN:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MEPSAN:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MEPSAN:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_450, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:txn\
        );
        Output = Net_450 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              !\GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\ * 
              \GBCL:BUART:rx_parity_error_pre\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * !\GBCL:BUART:rx_postpoll\ * 
              \GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * 
              !\GBCL:BUART:rx_parity_error_pre\ * \GBCL:BUART:rx_parity_bit\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_postpoll\ * 
              \GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * 
              !\GBCL:BUART:rx_parity_error_pre\ * !\GBCL:BUART:rx_parity_bit\
        );
        Output = \GBCL:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GBCL:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\ * 
              \GBCL:BUART:rx_state_2\ * \GBCL:BUART:rx_parity_error_pre\
        );
        Output = \GBCL:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_2\
            + !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\ * !Net_338 * 
              \GBCL:BUART:rx_last\
        );
        Output = \GBCL:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GBCL:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_bitclk_enable\ * \GBCL:BUART:rx_state_3\ * 
              !\GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\GBCL:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_336 ,
        load => \GBCL:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \GBCL:BUART:rx_count_2\ ,
        count_1 => \GBCL:BUART:rx_count_1\ ,
        count_0 => \GBCL:BUART:rx_count_0\ ,
        tc => \GBCL:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:rx_count_2\ * !\screen2:BUART:rx_count_1\ * 
              !\screen2:BUART:rx_count_0\
        );
        Output = \screen2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * MODIN9_1
            + Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * !MODIN9_1 * MODIN9_0
            + !\screen2:BUART:rx_count_2\ * !\screen2:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_455
        );
        Output = \screen2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * MODIN9_0
            + Net_455 * !\screen2:BUART:rx_count_2\ * 
              !\screen2:BUART:rx_count_1\ * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_ctrl_mark_last\ * !\MEPSAN:BUART:rx_state_0\ * 
              !\MEPSAN:BUART:rx_state_3\ * !\MEPSAN:BUART:rx_state_2\
        );
        Output = \MEPSAN:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_455 * MODIN9_0
            + MODIN9_1
        );
        Output = \screen2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_338
        );
        Output = \GBCL:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\screen2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \screen2:Net_9\ ,
        cs_addr_2 => \screen2:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \screen2:BUART:rx_state_0\ ,
        cs_addr_0 => \screen2:BUART:rx_bitclk_enable\ ,
        route_si => \screen2:BUART:rx_postpoll\ ,
        f0_load => \screen2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \screen2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \screen2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\screen2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \screen2:Net_9\ ,
        load => \screen2:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \screen2:BUART:rx_count_2\ ,
        count_1 => \screen2:BUART:rx_count_1\ ,
        count_0 => \screen2:BUART:rx_count_0\ ,
        tc => \screen2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_455 * !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \screen2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * !\screen2:BUART:rx_state_3\ * 
              !\screen2:BUART:rx_state_2\
        );
        Output = \screen2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_state_3\ * 
              \screen2:BUART:rx_state_2\
        );
        Output = \screen2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_267, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_268
        );
        Output = Net_267 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen2:BUART:rx_fifonotempty\ * 
              \screen2:BUART:rx_state_stop1_reg\
        );
        Output = \screen2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MEPSAN:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MEPSAN:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen2:BUART:rx_load_fifo\ * \screen2:BUART:rx_fifofull\
        );
        Output = \screen2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\screen2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \screen2:Net_9\ ,
        status_5 => \screen2:BUART:rx_status_5\ ,
        status_4 => \screen2:BUART:rx_status_4\ ,
        status_3 => \screen2:BUART:rx_status_3\ ,
        interrupt => Net_457 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_fifonotempty\ * 
              \screen:BUART:rx_state_stop1_reg\
        );
        Output = \screen:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen2:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_fifo_notfull\
        );
        Output = \screen:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRINTER_B:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PRINTER_B:Net_9\ ,
        cs_addr_2 => \PRINTER_B:BUART:tx_state_1\ ,
        cs_addr_1 => \PRINTER_B:BUART:tx_state_0\ ,
        cs_addr_0 => \PRINTER_B:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PRINTER_B:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PRINTER_B:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PRINTER_B:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MEPSAN:BUART:sRX:RxSts\
    PORT MAP (
        clock => \MEPSAN:Net_9\ ,
        status_5 => \MEPSAN:BUART:rx_status_5\ ,
        status_4 => \MEPSAN:BUART:rx_status_4\ ,
        status_3 => \MEPSAN:BUART:rx_status_3\ ,
        status_2 => \MEPSAN:BUART:rx_status_2\ ,
        interrupt => Net_296 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \GBCL:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GBCL:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GBCL:BUART:rx_fifonotempty\ * \GBCL:BUART:rx_state_stop1_reg\
        );
        Output = \GBCL:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PRINTER_B:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PRINTER_B:BUART:txn\ * \PRINTER_B:BUART:tx_state_1\ * 
              !\PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:txn\ * \PRINTER_B:BUART:tx_state_2\
            + !\PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_shift_out\ * !\PRINTER_B:BUART:tx_state_2\
            + !\PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_state_2\ * !\PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_shift_out\ * !\PRINTER_B:BUART:tx_state_2\ * 
              !\PRINTER_B:BUART:tx_counter_dp\ * \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GBCL:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GBCL:BUART:rx_load_fifo\ * \GBCL:BUART:rx_fifofull\
        );
        Output = \GBCL:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_463, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_B:BUART:txn\
        );
        Output = Net_463 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PRINTER_B:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_state_2\ * \PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_counter_dp\ * \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRINTER_B:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_counter_dp\ * \PRINTER_B:BUART:tx_bitclk\
            + \PRINTER_B:BUART:tx_state_0\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PRINTER_B:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\
            + !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_state_2\
        );
        Output = \PRINTER_B:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MEPSAN:BUART:rx_fifonotempty\ * 
              \MEPSAN:BUART:rx_state_stop1_reg\
        );
        Output = \MEPSAN:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              \GBCL:BUART:rx_state_3\ * \GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_289, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:txn\
        );
        Output = Net_289 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_ctrl_mark_last\ * !\GBCL:BUART:rx_state_0\ * 
              !\GBCL:BUART:rx_state_3\ * !\GBCL:BUART:rx_state_2\
        );
        Output = \GBCL:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              !\screen:BUART:tx_fifo_empty\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_fifo_empty\ * !\screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\screen:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * \screen:BUART:tx_state_2\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_0\ * !\screen:BUART:tx_state_2\ * 
              \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\screen:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_bitclk_enable_pre\
        );
        Output = \screen:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\
            + !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              \screen:BUART:tx_bitclk_enable_pre\ * 
              \screen:BUART:tx_fifo_empty\ * \screen:BUART:tx_state_2\
        );
        Output = \screen:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PRINTER_B:Net_9\ ,
        cs_addr_0 => \PRINTER_B:BUART:counter_load_not\ ,
        ce0_reg => \PRINTER_B:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \PRINTER_B:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\screen:BUART:sTX:TxSts\
    PORT MAP (
        clock => \screen:Net_9\ ,
        status_3 => \screen:BUART:tx_fifo_notfull\ ,
        status_2 => \screen:BUART:tx_status_2\ ,
        status_1 => \screen:BUART:tx_fifo_empty\ ,
        status_0 => \screen:BUART:tx_status_0\ ,
        interrupt => Net_443 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \screen:BUART:txn\ * \screen:BUART:tx_state_1\ * 
              !\screen:BUART:tx_bitclk\
            + \screen:BUART:txn\ * \screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\
            + !\screen:BUART:tx_state_1\ * \screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_state_2\ * !\screen:BUART:tx_bitclk\
            + \screen:BUART:tx_state_1\ * !\screen:BUART:tx_state_0\ * 
              !\screen:BUART:tx_shift_out\ * !\screen:BUART:tx_state_2\ * 
              !\screen:BUART:tx_counter_dp\ * \screen:BUART:tx_bitclk\
        );
        Output = \screen:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_437, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:txn\
        );
        Output = Net_437 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\screen:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \screen:Net_9\ ,
        cs_addr_2 => \screen:BUART:tx_state_1\ ,
        cs_addr_1 => \screen:BUART:tx_state_0\ ,
        cs_addr_0 => \screen:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \screen:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \screen:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \screen:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_455 * !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              !\screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              !\screen2:BUART:rx_state_3\ * \screen2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\screen2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_455 * !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * !\screen2:BUART:rx_state_3\ * 
              !\screen2:BUART:rx_state_2\ * \screen2:BUART:rx_last\
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_3\
            + !\screen2:BUART:tx_ctrl_mark_last\ * 
              !\screen2:BUART:rx_state_0\ * \screen2:BUART:rx_bitclk_enable\ * 
              \screen2:BUART:rx_state_2\
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_5
            + !\screen2:BUART:tx_ctrl_mark_last\ * \screen2:BUART:rx_state_0\ * 
              !\screen2:BUART:rx_state_3\ * !\screen2:BUART:rx_state_2\ * 
              !MODIN12_6 * !MODIN12_4
        );
        Output = \screen2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\screen:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \screen:Net_9\ ,
        cs_addr_0 => \screen:BUART:counter_load_not\ ,
        ce0_reg => \screen:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \screen:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !Net_442 * \screen:BUART:rx_last\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              !\screen:BUART:rx_state_2\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_442
        );
        Output = \screen:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * !\screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_5\
            + !\screen:BUART:tx_ctrl_mark_last\ * \screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\ * 
              !\screen:BUART:rx_count_6\ * !\screen:BUART:rx_count_4\
        );
        Output = \screen:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_state_3\ * \screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !Net_442
            + !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              \screen:BUART:rx_bitclk_enable\ * \screen:BUART:rx_state_3\ * 
              \screen:BUART:rx_state_2\ * !\screen:BUART:pollcount_1\ * 
              !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:tx_ctrl_mark_last\ * !\screen:BUART:rx_state_0\ * 
              !\screen:BUART:rx_state_3\ * !\screen:BUART:rx_state_2\
        );
        Output = \screen:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\GBCL:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_336 ,
        cs_addr_2 => \GBCL:BUART:tx_state_1\ ,
        cs_addr_1 => \GBCL:BUART:tx_state_0\ ,
        cs_addr_0 => \GBCL:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \GBCL:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \GBCL:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \GBCL:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\GBCL:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_336 ,
        status_3 => \GBCL:BUART:tx_fifo_notfull\ ,
        status_2 => \GBCL:BUART:tx_status_2\ ,
        status_1 => \GBCL:BUART:tx_fifo_empty\ ,
        status_0 => \GBCL:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_counter_dp\ * \GBCL:BUART:tx_bitclk\ * 
              \GBCL:BUART:tx_parity_bit\
            + \GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_state_0\ * \GBCL:BUART:tx_counter_dp\ * 
              !\GBCL:BUART:tx_parity_bit\
            + \GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_bitclk\
            + \GBCL:BUART:txn\ * \GBCL:BUART:tx_state_2\
            + !\GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_shift_out\ * !\GBCL:BUART:tx_state_2\
            + !\GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\ * !\GBCL:BUART:tx_bitclk\
            + \GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_shift_out\ * !\GBCL:BUART:tx_state_2\ * 
              !\GBCL:BUART:tx_counter_dp\ * \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_333, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:txn\
        );
        Output = Net_333 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * !\GBCL:BUART:tx_fifo_empty\
            + !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_fifo_empty\ * !\GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_fifo_empty\ * 
              \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_counter_dp\ * \GBCL:BUART:tx_bitclk\
            + \GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GBCL:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GBCL:BUART:txn\ * \GBCL:BUART:tx_state_1\ * 
              !\GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_bitclk\
            + !\GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\ * \GBCL:BUART:tx_bitclk\ * 
              \GBCL:BUART:tx_parity_bit\
        );
        Output = \GBCL:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_fifo_empty\ * 
              \GBCL:BUART:tx_state_2\
        );
        Output = \GBCL:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\screen:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \screen:Net_9\ ,
        cs_addr_2 => \screen:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \screen:BUART:rx_state_0\ ,
        cs_addr_0 => \screen:BUART:rx_bitclk_enable\ ,
        route_si => \screen:BUART:rx_postpoll\ ,
        f0_load => \screen:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \screen:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \screen:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PRINTER_A:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_state_2\ * \PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_counter_dp\ * \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRINTER_A:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_counter_dp\ * \PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:tx_state_0\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PRINTER_A:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_state_2\
            + !\PRINTER_A:BUART:tx_bitclk_enable_pre\
        );
        Output = \PRINTER_A:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PRINTER_B:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              !\PRINTER_B:BUART:tx_fifo_empty\
            + !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              !\PRINTER_B:BUART:tx_fifo_empty\ * 
              !\PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_1\ * \PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_fifo_empty\ * \PRINTER_B:BUART:tx_state_2\
            + \PRINTER_B:BUART:tx_state_0\ * !\PRINTER_B:BUART:tx_state_2\ * 
              \PRINTER_B:BUART:tx_bitclk\
        );
        Output = \PRINTER_B:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRINTER_B:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\PRINTER_B:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_state_2\
            + !\PRINTER_B:BUART:tx_bitclk_enable_pre\
        );
        Output = \PRINTER_B:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PRINTER_B:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_B:BUART:tx_state_1\ * !\PRINTER_B:BUART:tx_state_0\ * 
              \PRINTER_B:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_B:BUART:tx_fifo_empty\ * \PRINTER_B:BUART:tx_state_2\
        );
        Output = \PRINTER_B:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\screen2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \screen2:Net_9\ ,
        cs_addr_0 => \screen2:BUART:counter_load_not\ ,
        ce0_reg => \screen2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \screen2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\screen:BUART:sRX:RxSts\
    PORT MAP (
        clock => \screen:Net_9\ ,
        status_5 => \screen:BUART:rx_status_5\ ,
        status_4 => \screen:BUART:rx_status_4\ ,
        status_3 => \screen:BUART:rx_status_3\ ,
        interrupt => Net_444 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\
            + !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_state_2\
        );
        Output = \screen2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              !\screen2:BUART:tx_fifo_empty\
            + !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_fifo_empty\ * !\screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_fifo_empty\ * \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_0\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_fifo_empty\ * \screen2:BUART:tx_state_2\
        );
        Output = \screen2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen2:BUART:tx_fifo_notfull\
        );
        Output = \screen2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \screen2:BUART:txn\ * \screen2:BUART:tx_state_1\ * 
              !\screen2:BUART:tx_bitclk\
            + \screen2:BUART:txn\ * \screen2:BUART:tx_state_2\
            + !\screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_shift_out\ * !\screen2:BUART:tx_state_2\
            + !\screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_state_2\ * !\screen2:BUART:tx_bitclk\
            + \screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_shift_out\ * !\screen2:BUART:tx_state_2\ * 
              !\screen2:BUART:tx_counter_dp\ * \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\screen2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \screen2:Net_9\ ,
        cs_addr_2 => \screen2:BUART:tx_state_1\ ,
        cs_addr_1 => \screen2:BUART:tx_state_0\ ,
        cs_addr_0 => \screen2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \screen2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \screen2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \screen2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\screen2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \screen2:Net_9\ ,
        status_3 => \screen2:BUART:tx_fifo_notfull\ ,
        status_2 => \screen2:BUART:tx_status_2\ ,
        status_1 => \screen2:BUART:tx_fifo_empty\ ,
        status_0 => \screen2:BUART:tx_status_0\ ,
        interrupt => Net_456 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \screen:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \screen:BUART:rx_load_fifo\ * \screen:BUART:rx_fifofull\
        );
        Output = \screen:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PRINTER_B:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_B:BUART:tx_fifo_notfull\
        );
        Output = \PRINTER_B:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\
            + !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\
        );
        Output = \MEPSAN:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \MEPSAN:Net_9\ ,
        cs_addr_0 => \MEPSAN:BUART:counter_load_not\ ,
        ce0_reg => \MEPSAN:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MEPSAN:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PRINTER_B:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PRINTER_B:Net_9\ ,
        status_3 => \PRINTER_B:BUART:tx_fifo_notfull\ ,
        status_2 => \PRINTER_B:BUART:tx_status_2\ ,
        status_1 => \PRINTER_B:BUART:tx_fifo_empty\ ,
        status_0 => \PRINTER_B:BUART:tx_status_0\ ,
        interrupt => Net_469 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GBCL:BUART:tx_fifo_notfull\
        );
        Output = \GBCL:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_423, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_A:BUART:txn\
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_336 ,
        cs_addr_0 => \GBCL:BUART:counter_load_not\ ,
        ce0_reg => \GBCL:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \GBCL:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\screen:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \screen:Net_9\ ,
        load => \screen:BUART:rx_counter_load\ ,
        count_6 => \screen:BUART:rx_count_6\ ,
        count_5 => \screen:BUART:rx_count_5\ ,
        count_4 => \screen:BUART:rx_count_4\ ,
        count_3 => \screen:BUART:rx_count_3\ ,
        count_2 => \screen:BUART:rx_count_2\ ,
        count_1 => \screen:BUART:rx_count_1\ ,
        count_0 => \screen:BUART:rx_count_0\ ,
        tc => \screen:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GBCL:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_state_2\
            + !\GBCL:BUART:tx_bitclk_enable_pre\
        );
        Output = \GBCL:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GBCL:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\ * \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GBCL:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\
            + !\GBCL:BUART:tx_state_1\ * !\GBCL:BUART:tx_state_0\ * 
              !\GBCL:BUART:tx_state_2\
        );
        Output = \GBCL:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GBCL:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \GBCL:BUART:tx_state_1\ * \GBCL:BUART:tx_state_0\ * 
              \GBCL:BUART:tx_bitclk_enable_pre\ * \GBCL:BUART:tx_state_2\
            + \GBCL:BUART:tx_state_0\ * !\GBCL:BUART:tx_state_2\ * 
              \GBCL:BUART:tx_bitclk\
        );
        Output = \GBCL:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\screen:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:pollcount_1\ * Net_442 * 
              \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !Net_442
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              \screen:BUART:pollcount_1\ * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \screen:BUART:pollcount_1\
            + Net_442 * \screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !Net_442 * \screen:BUART:pollcount_0\
            + !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              Net_442 * !\screen:BUART:pollcount_0\
        );
        Output = \screen:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\screen:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\screen:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\screen:BUART:rx_count_2\ * !\screen:BUART:rx_count_1\ * 
              !\screen:BUART:rx_count_0\
        );
        Output = \screen:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \PRINTER_A:Net_9\ ,
        cs_addr_0 => \PRINTER_A:BUART:counter_load_not\ ,
        ce0_reg => \PRINTER_A:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \PRINTER_A:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PRINTER_A:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              !\PRINTER_A:BUART:tx_fifo_empty\
            + !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_fifo_empty\ * 
              !\PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_fifo_empty\ * \PRINTER_A:BUART:tx_state_2\
            + \PRINTER_A:BUART:tx_state_0\ * !\PRINTER_A:BUART:tx_state_2\ * 
              \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRINTER_A:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\ * 
              \PRINTER_A:BUART:tx_fifo_empty\ * \PRINTER_A:BUART:tx_state_2\
        );
        Output = \PRINTER_A:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PRINTER_A:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              \PRINTER_A:BUART:tx_bitclk_enable_pre\
            + !\PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_state_2\
        );
        Output = \PRINTER_A:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PRINTER_A:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\PRINTER_A:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \PRINTER_A:BUART:txn\ * \PRINTER_A:BUART:tx_state_1\ * 
              !\PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:txn\ * \PRINTER_A:BUART:tx_state_2\
            + !\PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_shift_out\ * !\PRINTER_A:BUART:tx_state_2\
            + !\PRINTER_A:BUART:tx_state_1\ * \PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_state_2\ * !\PRINTER_A:BUART:tx_bitclk\
            + \PRINTER_A:BUART:tx_state_1\ * !\PRINTER_A:BUART:tx_state_0\ * 
              !\PRINTER_A:BUART:tx_shift_out\ * !\PRINTER_A:BUART:tx_state_2\ * 
              !\PRINTER_A:BUART:tx_counter_dp\ * \PRINTER_A:BUART:tx_bitclk\
        );
        Output = \PRINTER_A:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRINTER_A:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \PRINTER_A:Net_9\ ,
        cs_addr_2 => \PRINTER_A:BUART:tx_state_1\ ,
        cs_addr_1 => \PRINTER_A:BUART:tx_state_0\ ,
        cs_addr_0 => \PRINTER_A:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \PRINTER_A:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \PRINTER_A:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \PRINTER_A:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PRINTER_A:BUART:sTX:TxSts\
    PORT MAP (
        clock => \PRINTER_A:Net_9\ ,
        status_3 => \PRINTER_A:BUART:tx_fifo_notfull\ ,
        status_2 => \PRINTER_A:BUART:tx_status_2\ ,
        status_1 => \PRINTER_A:BUART:tx_fifo_empty\ ,
        status_0 => \PRINTER_A:BUART:tx_status_0\ ,
        interrupt => Net_429 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\screen2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_state_2\
            + !\screen2:BUART:tx_bitclk_enable_pre\
        );
        Output = \screen2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\screen2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              !\screen2:BUART:tx_state_2\ * \screen2:BUART:tx_bitclk\
            + \screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_counter_dp\ * \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\screen2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\screen2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \screen2:BUART:tx_state_1\ * \screen2:BUART:tx_state_0\ * 
              \screen2:BUART:tx_bitclk_enable_pre\ * 
              \screen2:BUART:tx_state_2\
            + \screen2:BUART:tx_state_1\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_counter_dp\ * \screen2:BUART:tx_bitclk\
            + \screen2:BUART:tx_state_0\ * !\screen2:BUART:tx_state_2\ * 
              \screen2:BUART:tx_bitclk\
        );
        Output = \screen2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_state_2\
            + !\MEPSAN:BUART:tx_bitclk_enable_pre\
        );
        Output = \MEPSAN:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MEPSAN:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\ * \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PRINTER_A:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PRINTER_A:BUART:tx_fifo_notfull\
        );
        Output = \PRINTER_A:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MEPSAN:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * 
              !\MEPSAN:BUART:tx_fifo_empty\
            + !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_fifo_empty\ * !\MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * 
              \MEPSAN:BUART:tx_fifo_empty\ * \MEPSAN:BUART:tx_state_2\
            + \MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_counter_dp\ * \MEPSAN:BUART:tx_bitclk\
            + \MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MEPSAN:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_bitclk\
            + !\MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\ * \MEPSAN:BUART:tx_bitclk\ * 
              !\MEPSAN:BUART:tx_parity_bit\
        );
        Output = \MEPSAN:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MEPSAN:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              \MEPSAN:BUART:tx_bitclk_enable_pre\ * 
              \MEPSAN:BUART:tx_fifo_empty\ * \MEPSAN:BUART:tx_state_2\
        );
        Output = \MEPSAN:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MEPSAN:BUART:txn\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\MEPSAN:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_state_0\ * !\MEPSAN:BUART:tx_state_2\ * 
              \MEPSAN:BUART:tx_counter_dp\ * \MEPSAN:BUART:tx_bitclk\ * 
              \MEPSAN:BUART:tx_parity_bit\
            + \MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_state_0\ * \MEPSAN:BUART:tx_counter_dp\ * 
              !\MEPSAN:BUART:tx_parity_bit\
            + \MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_1\ * 
              !\MEPSAN:BUART:tx_bitclk\
            + \MEPSAN:BUART:txn\ * \MEPSAN:BUART:tx_state_2\
            + !\MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_shift_out\ * !\MEPSAN:BUART:tx_state_2\
            + !\MEPSAN:BUART:tx_state_1\ * \MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_state_2\ * !\MEPSAN:BUART:tx_bitclk\
            + \MEPSAN:BUART:tx_state_1\ * !\MEPSAN:BUART:tx_state_0\ * 
              !\MEPSAN:BUART:tx_shift_out\ * !\MEPSAN:BUART:tx_state_2\ * 
              !\MEPSAN:BUART:tx_counter_dp\ * \MEPSAN:BUART:tx_bitclk\
        );
        Output = \MEPSAN:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MEPSAN:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MEPSAN:BUART:tx_fifo_notfull\
        );
        Output = \MEPSAN:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MEPSAN:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \MEPSAN:Net_9\ ,
        cs_addr_2 => \MEPSAN:BUART:tx_state_1\ ,
        cs_addr_1 => \MEPSAN:BUART:tx_state_0\ ,
        cs_addr_0 => \MEPSAN:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MEPSAN:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MEPSAN:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MEPSAN:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MEPSAN:BUART:sTX:TxSts\
    PORT MAP (
        clock => \MEPSAN:Net_9\ ,
        status_3 => \MEPSAN:BUART:tx_fifo_notfull\ ,
        status_2 => \MEPSAN:BUART:tx_status_2\ ,
        status_1 => \MEPSAN:BUART:tx_fifo_empty\ ,
        status_0 => \MEPSAN:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\GBCL:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\MEPSAN:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_296 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\PRINTER_A:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\PRINTER_B:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_469 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\screen2:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_457 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\screen2:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_456 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\screen:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_444 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\screen:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_443 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = IB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB1(0)__PA ,
        pad => IB1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = EnablePin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EnablePin(0)__PA ,
        pad => EnablePin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_294 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_289 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = PWM_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out(0)__PA ,
        pin_input => Net_254 ,
        annotation => Net_284 ,
        pad => PWM_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Kill_Switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Kill_Switch(0)__PA ,
        fb => Net_268 ,
        annotation => Net_285 ,
        pad => Kill_Switch(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = screen2_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => screen2_rx(0)__PA ,
        fb => Net_455 ,
        pad => screen2_rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = screen2_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => screen2_tx(0)__PA ,
        pin_input => Net_450 ,
        pad => screen2_tx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_4(0)__PA ,
        pin_input => Net_463 ,
        pad => Tx_4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = screen_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => screen_rx(0)__PA ,
        fb => Net_442 ,
        pad => screen_rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = screen_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => screen_tx(0)__PA ,
        pin_input => Net_437 ,
        pad => screen_tx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_3(0)__PA ,
        pin_input => Net_423 ,
        pad => Tx_3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = IB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IB2(0)__PA ,
        pad => IB2(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_338 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_333 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \screen:Net_9\ ,
            dclk_0 => \screen:Net_9_local\ ,
            dclk_glb_1 => \screen2:Net_9\ ,
            dclk_1 => \screen2:Net_9_local\ ,
            dclk_glb_2 => \PRINTER_A:Net_9\ ,
            dclk_2 => \PRINTER_A:Net_9_local\ ,
            dclk_glb_3 => \MEPSAN:Net_9\ ,
            dclk_3 => \MEPSAN:Net_9_local\ ,
            dclk_glb_4 => \PRINTER_B:Net_9\ ,
            dclk_4 => \PRINTER_B:Net_9_local\ ,
            dclk_glb_5 => Net_336 ,
            dclk_5 => Net_336_local ,
            dclk_glb_6 => Net_134 ,
            dclk_6 => Net_134_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_134 ,
            kill => Net_267 ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_254 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+------------
   0 |   7 |     * |      NONE |      RES_PULL_UP |         IB1(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   1 |   2 |     * |      NONE |      RES_PULL_UP |   EnablePin(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        Rx_1(0) | FB(Net_294)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_1(0) | In(Net_289)
-----+-----+-------+-----------+------------------+----------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     PWM_Out(0) | In(Net_254)
     |   2 |     * |      NONE |      RES_PULL_UP | Kill_Switch(0) | FB(Net_268)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |  screen2_rx(0) | FB(Net_455)
     |   4 |     * |      NONE |         CMOS_OUT |  screen2_tx(0) | In(Net_450)
     |   5 |     * |      NONE |         CMOS_OUT |        Tx_4(0) | In(Net_463)
-----+-----+-------+-----------+------------------+----------------+------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |   screen_rx(0) | FB(Net_442)
     |   4 |     * |      NONE |         CMOS_OUT |   screen_tx(0) | In(Net_437)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_3(0) | In(Net_423)
-----+-----+-------+-----------+------------------+----------------+------------
  12 |   2 |     * |      NONE |      RES_PULL_UP |         IB2(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
  15 |   4 |     * |      NONE |     HI_Z_DIGITAL |        Rx_2(0) | FB(Net_338)
     |   5 |     * |      NONE |         CMOS_OUT |        Tx_2(0) | In(Net_333)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.295ms
Digital Placement phase: Elapsed time ==> 8s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Mepsan_r.vh2" --pcf-path "Mepsan.pco" --des-name "Mepsan" --dsf-path "Mepsan.dsf" --sdc-path "Mepsan.sdc" --lib-path "Mepsan_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.516ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.780ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.138ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Mepsan_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.544ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.605ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 20s.167ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 20s.481ms
API generation phase: Elapsed time ==> 6s.855ms
Dependency generation phase: Elapsed time ==> 0s.082ms
Cleanup phase: Elapsed time ==> 0s.000ms
