//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARHDMI_H_INC_
#define ___ARHDMI_H_INC_
// --------------------------------------------------------------------------
// 
// Copyright (c) 2007, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// Protection levels:
//   public    - HW/SW/customer visible
//   protected - HW/SW          visible
//   private   - HW             visible
//
// Default is private.
// ---------------------- PACKET DEFINITIONS --------------------------------
// Packet for Display Controller -> HDMI communication:

// Packet DISPLAY2HDMI
#define DISPLAY2HDMI_SIZE 39

#define DISPLAY2HDMI_R_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define DISPLAY2HDMI_R_DATA_FIELD                       (_MK_MASK_CONST(0x3ff) << DISPLAY2HDMI_R_DATA_SHIFT)
#define DISPLAY2HDMI_R_DATA_RANGE                       _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(0)
#define DISPLAY2HDMI_R_DATA_ROW                 0

#define DISPLAY2HDMI_G_DATA_SHIFT                       _MK_SHIFT_CONST(10)
#define DISPLAY2HDMI_G_DATA_FIELD                       (_MK_MASK_CONST(0x3ff) << DISPLAY2HDMI_G_DATA_SHIFT)
#define DISPLAY2HDMI_G_DATA_RANGE                       _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(10)
#define DISPLAY2HDMI_G_DATA_ROW                 0

#define DISPLAY2HDMI_B_DATA_SHIFT                       _MK_SHIFT_CONST(20)
#define DISPLAY2HDMI_B_DATA_FIELD                       (_MK_MASK_CONST(0x3ff) << DISPLAY2HDMI_B_DATA_SHIFT)
#define DISPLAY2HDMI_B_DATA_RANGE                       _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(20)
#define DISPLAY2HDMI_B_DATA_ROW                 0

#define DISPLAY2HDMI_HBLANK_SHIFT                       _MK_SHIFT_CONST(30)
#define DISPLAY2HDMI_HBLANK_FIELD                       (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_HBLANK_SHIFT)
#define DISPLAY2HDMI_HBLANK_RANGE                       _MK_SHIFT_CONST(30):_MK_SHIFT_CONST(30)
#define DISPLAY2HDMI_HBLANK_ROW                 0

#define DISPLAY2HDMI_VBLANK_SHIFT                       _MK_SHIFT_CONST(31)
#define DISPLAY2HDMI_VBLANK_FIELD                       (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_VBLANK_SHIFT)
#define DISPLAY2HDMI_VBLANK_RANGE                       _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define DISPLAY2HDMI_VBLANK_ROW                 0

#define DISPLAY2HDMI_HSYNC_SHIFT                        _MK_SHIFT_CONST(32)
#define DISPLAY2HDMI_HSYNC_FIELD                        (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_HSYNC_SHIFT)
#define DISPLAY2HDMI_HSYNC_RANGE                        _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define DISPLAY2HDMI_HSYNC_ROW                  0

#define DISPLAY2HDMI_VSYNC_SHIFT                        _MK_SHIFT_CONST(33)
#define DISPLAY2HDMI_VSYNC_FIELD                        (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_VSYNC_SHIFT)
#define DISPLAY2HDMI_VSYNC_RANGE                        _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define DISPLAY2HDMI_VSYNC_ROW                  0

#define DISPLAY2HDMI_LOADV_SHIFT                        _MK_SHIFT_CONST(34)
#define DISPLAY2HDMI_LOADV_FIELD                        (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_LOADV_SHIFT)
#define DISPLAY2HDMI_LOADV_RANGE                        _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(34)
#define DISPLAY2HDMI_LOADV_ROW                  0

#define DISPLAY2HDMI_CRC_SHIFT                  _MK_SHIFT_CONST(35)
#define DISPLAY2HDMI_CRC_FIELD                  (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_CRC_SHIFT)
#define DISPLAY2HDMI_CRC_RANGE                  _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(35)
#define DISPLAY2HDMI_CRC_ROW                    0

#define DISPLAY2HDMI_CSPC_SHIFT                 _MK_SHIFT_CONST(36)
#define DISPLAY2HDMI_CSPC_FIELD                 (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_CSPC_SHIFT)
#define DISPLAY2HDMI_CSPC_RANGE                 _MK_SHIFT_CONST(36):_MK_SHIFT_CONST(36)
#define DISPLAY2HDMI_CSPC_ROW                   0

#define DISPLAY2HDMI_CTL_SHIFT                  _MK_SHIFT_CONST(37)
#define DISPLAY2HDMI_CTL_FIELD                  (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_CTL_SHIFT)
#define DISPLAY2HDMI_CTL_RANGE                  _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(37)
#define DISPLAY2HDMI_CTL_ROW                    0

#define DISPLAY2HDMI_VIDEO_PREAMBLE_SHIFT                       _MK_SHIFT_CONST(38)
#define DISPLAY2HDMI_VIDEO_PREAMBLE_FIELD                       (_MK_MASK_CONST(0x1) << DISPLAY2HDMI_VIDEO_PREAMBLE_SHIFT)
#define DISPLAY2HDMI_VIDEO_PREAMBLE_RANGE                       _MK_SHIFT_CONST(38):_MK_SHIFT_CONST(38)
#define DISPLAY2HDMI_VIDEO_PREAMBLE_ROW                 0


// Packet HDMI_BFM_HDMI_DECODER_CONFIG
#define HDMI_BFM_HDMI_DECODER_CONFIG_SIZE 5

// 0=DVI, 1=HDMI
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_SHIFT                      _MK_SHIFT_CONST(9)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_RANGE                      _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_ROW                        0
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_HDMI_DECODER_EN_ENABLE                     _MK_ENUM_CONST(1)

// master bfm enable 
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_SHIFT                    _MK_SHIFT_CONST(10)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_ROW                      0
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DECODE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_SHIFT                 _MK_SHIFT_CONST(11)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_RANGE                 _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(11)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_HDCP_EN_ROW                   0

#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_SHIFT                 _MK_SHIFT_CONST(12)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_RANGE                 _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(12)
#define HDMI_BFM_HDMI_DECODER_CONFIG_DUAL_LINK_EN_ROW                   0

#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_SHIFT                       _MK_SHIFT_CONST(13)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_SHIFT)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_RANGE                       _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(13)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_ROW                 0
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define HDMI_BFM_HDMI_DECODER_CONFIG_VIDEO_COUNT_EN_ENABLE                      _MK_ENUM_CONST(1)


// Packet HDMI_BFM_HDCP_DECODER_CONFIG
#define HDMI_BFM_HDCP_DECODER_CONFIG_SIZE 32

#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_ROW                        0
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_HDCP_EN_ENABLE                     _MK_ENUM_CONST(1)

#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_FIELD                     (_MK_MASK_CONST(0x3) << HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_RANGE                     _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(1)
#define HDMI_BFM_HDCP_DECODER_CONFIG_PAIR_SEL_ROW                       0

#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_SHIFT                     _MK_SHIFT_CONST(3)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_RANGE                     _MK_SHIFT_CONST(3):_MK_SHIFT_CONST(3)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_ROW                       0
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_DISABLE                   _MK_ENUM_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_REPEATER_ENABLE                    _MK_ENUM_CONST(1)

#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_RANGE                     _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(4)
#define HDMI_BFM_HDCP_DECODER_CONFIG_KEY_LOAD_ROW                       0

#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_SHIFT                    _MK_SHIFT_CONST(9)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_RANGE                    _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_ROW                      0
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define HDMI_BFM_HDCP_DECODER_CONFIG_ONEONE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_SHIFT                  _MK_SHIFT_CONST(10)
#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_RANGE                  _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(10)
#define HDMI_BFM_HDCP_DECODER_CONFIG_FAST_REAUTH_ROW                    0

#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_SHIFT                      _MK_SHIFT_CONST(29)
#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_RANGE                      _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(29)
#define HDMI_BFM_HDCP_DECODER_CONFIG_SW_AUTH_ROW                        0

#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_SHIFT                  _MK_SHIFT_CONST(31)
#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_SHIFT)
#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(31)
#define HDMI_BFM_HDCP_DECODER_CONFIG_UNAUTH_MODE_ROW                    0

// --------------------------------------------------------------------------
//
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
//
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
//
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
//
// --------------------------------------------------------------------------
//
// Channel IDs
// Context switch register.  Should be common to all modules.  Includes the
// current channel/class (which is writable by SW) and the next channel/class
// (which the hardware sets when it receives a context switch).
// Context switch works like this:
// Any context switch request triggers an interrupt to the host and causes the
// new channel/class to be stored in NEXT_CHANNEL/NEXT_CLASS (see
// vmod/chexample).  SW sees that there is a context switch interrupt and does
// the necessary operations to make the module ready to receive traffic from
// the new context.  It clears the context switch interrupt and writes
// CURR_CHANNEL/CLASS to the same value as NEXT_CHANNEL/CLASS, which causes a
// context switch acknowledge packet to be sent to the host.  This completes
// the context switch and allows the host to continue sending data to the
// module.
// Context switches can also be pre-loaded.  If CURR_CLASS/CHANNEL are written
// and updated to the next CLASS/CHANNEL before the context switch request
// occurs, an acknowledge will be generated by the module and no interrupt will
// be triggered.  This is one way for software to avoid dealing with context
// switch interrupts.
// Another way to avoid context switch interrupts is to set the AUTO_ACK bit.
// This bit tells the module to automatically acknowledge any incoming context
// switch requests without triggering an interrupt.  CURR_* and NEXT_* will be
// updated by the module so they will always be current.

// Register HDMI_CTXSW_0  
#define HDMI_CTXSW_0                    _MK_ADDR_CONST(0x0)
#define HDMI_CTXSW_0_SECURE                     0x0
#define HDMI_CTXSW_0_WORD_COUNT                         0x1
#define HDMI_CTXSW_0_RESET_VAL                  _MK_MASK_CONST(0xf000f800)
#define HDMI_CTXSW_0_RESET_MASK                         _MK_MASK_CONST(0xf3fffbff)
#define HDMI_CTXSW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_READ_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define HDMI_CTXSW_0_WRITE_MASK                         _MK_MASK_CONST(0xfbff)
// Current working class
#define HDMI_CTXSW_0_CURR_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_CTXSW_0_CURR_CLASS_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_CTXSW_0_CURR_CLASS_SHIFT)
#define HDMI_CTXSW_0_CURR_CLASS_RANGE                   9:0
#define HDMI_CTXSW_0_CURR_CLASS_WOFFSET                 0x0
#define HDMI_CTXSW_0_CURR_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_CURR_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_CTXSW_0_CURR_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Automatically acknowledge any incoming context switch requests
#define HDMI_CTXSW_0_AUTO_ACK_SHIFT                     _MK_SHIFT_CONST(11)
#define HDMI_CTXSW_0_AUTO_ACK_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_CTXSW_0_AUTO_ACK_SHIFT)
#define HDMI_CTXSW_0_AUTO_ACK_RANGE                     11:11
#define HDMI_CTXSW_0_AUTO_ACK_WOFFSET                   0x0
#define HDMI_CTXSW_0_AUTO_ACK_DEFAULT                   _MK_MASK_CONST(0x1)
#define HDMI_CTXSW_0_AUTO_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_CTXSW_0_AUTO_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_AUTO_ACK_MANUAL                    _MK_ENUM_CONST(0)
#define HDMI_CTXSW_0_AUTO_ACK_AUTOACK                   _MK_ENUM_CONST(1)

// Current working channel, reset to 'invalid'
#define HDMI_CTXSW_0_CURR_CHANNEL_SHIFT                 _MK_SHIFT_CONST(12)
#define HDMI_CTXSW_0_CURR_CHANNEL_FIELD                 (_MK_MASK_CONST(0xf) << HDMI_CTXSW_0_CURR_CHANNEL_SHIFT)
#define HDMI_CTXSW_0_CURR_CHANNEL_RANGE                 15:12
#define HDMI_CTXSW_0_CURR_CHANNEL_WOFFSET                       0x0
#define HDMI_CTXSW_0_CURR_CHANNEL_DEFAULT                       _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Next requested class
#define HDMI_CTXSW_0_NEXT_CLASS_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_CTXSW_0_NEXT_CLASS_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_CTXSW_0_NEXT_CLASS_SHIFT)
#define HDMI_CTXSW_0_NEXT_CLASS_RANGE                   25:16
#define HDMI_CTXSW_0_NEXT_CLASS_WOFFSET                 0x0
#define HDMI_CTXSW_0_NEXT_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_CTXSW_0_NEXT_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Next requested channel
#define HDMI_CTXSW_0_NEXT_CHANNEL_SHIFT                 _MK_SHIFT_CONST(28)
#define HDMI_CTXSW_0_NEXT_CHANNEL_FIELD                 (_MK_MASK_CONST(0xf) << HDMI_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define HDMI_CTXSW_0_NEXT_CHANNEL_RANGE                 31:28
#define HDMI_CTXSW_0_NEXT_CHANNEL_WOFFSET                       0x0
#define HDMI_CTXSW_0_NEXT_CHANNEL_DEFAULT                       _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

//---------------------- REGISTER DEFINITIONS --------------------------
//Writing a 1 to this field cause a 1cycle pulse which is used to activate the fields
//in registers NV_PDISP_SOR_STATE[12]. These fields are assembly registers; the active state
//is located in disp_sor_aa_core.v and disp_or_aaa_super.v 
//The "attached" field in SOR_STATE1 seems to be flopped to create read-only field "attached" in register NV_PDISP_SOR_TEST.

// Register HDMI_NV_PDISP_SOR_STATE0_0  
#define HDMI_NV_PDISP_SOR_STATE0_0                      _MK_ADDR_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_STATE0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_STATE0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_RANGE                 0:0
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE0_0_UPDATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_STATE1_0  
#define HDMI_NV_PDISP_SOR_STATE1_0                      _MK_ADDR_CONST(0x2)
#define HDMI_NV_PDISP_SOR_STATE1_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_STATE1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_SOR_STATE1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_SOR_STATE1_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_FIELD                        (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_RANGE                        1:0
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SLEEP                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_SNOOZE                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_HEAD_OPMODE_AWAKE                        _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SHIFT                     _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_RANGE                     2:2
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_INIT_ENUM                 SAFE
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_SAFE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ASY_ORMODE_NORMAL                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SHIFT                       _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_RANGE                       3:3
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ATTACHED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_RANGE                   4:4
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE1_0_ARM_SHOW_VGA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_SOR_STATE2_0  
#define HDMI_NV_PDISP_SOR_STATE2_0                      _MK_ADDR_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_STATE2_0_RESET_VAL                    _MK_MASK_CONST(0x151)
#define HDMI_NV_PDISP_SOR_STATE2_0_RESET_MASK                   _MK_MASK_CONST(0x7fff)
#define HDMI_NV_PDISP_SOR_STATE2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_READ_MASK                    _MK_MASK_CONST(0x7fff)
#define HDMI_NV_PDISP_SOR_STATE2_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_FIELD                      (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_RANGE                      3:0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_INIT_ENUM                  HEAD0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_NONE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_OWNER_HEAD0                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_FIELD                   (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_RANGE                   5:4
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_INIT_ENUM                       SUBHEAD0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_NONE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SUBHEAD0                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_SUBHEAD1                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_SUBOWNER_BOTH                    _MK_ENUM_CONST(3)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SHIFT                    _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_FIELD                    (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_RANGE                    7:6
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_INIT_ENUM                        COMPLETE_RASTER
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_ACTIVE_RASTER                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_COMPLETE_RASTER                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_CRCMODE_NON_ACTIVE_RASTER                        _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_RANGE                   11:8
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_INIT_ENUM                       SINGLE_TMDS_A
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_SINGLE_TMDS_A                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_PROTOCOL_CUSTOM                  _MK_ENUM_CONST(15)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SHIFT                   _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_RANGE                   12:12
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_POSITIVE_TRUE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_HSYNCPOL_NEGATIVE_TRUE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SHIFT                   _MK_SHIFT_CONST(13)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_RANGE                   13:13
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_POSITIVE_TRUE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_VSYNCPOL_NEGATIVE_TRUE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SHIFT                      _MK_SHIFT_CONST(14)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SHIFT)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_RANGE                      14:14
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_POSITIVE_TRUE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_STATE2_0_ASY_DEPOL_NEGATIVE_TRUE                      _MK_ENUM_CONST(1)

// HDCP control registers in the pipeline
// 
// HDCP AN MSB REGISTER
// ====================
// The AN_MSB register holds the 32 most significant bits of the link encryption
// session random number.  See the HDCP specification, the Upstream Link for HDCP
// specification, and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_AN_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_AN_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0                  _MK_ADDR_CONST(0x4)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_MSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)

// HDCP AN LSB REGISTER
// ====================
// The AN_LSB register holds the 32 least significant bits of the link encryption
// session random number.  See the HDCP specification, the Upstream Link for HDCP
// specification, and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_AN_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_AN_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0                  _MK_ADDR_CONST(0x5)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AN_LSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)

// HDCP CN MSB REGISTER
// ====================
// The CN_MSB register holds the 32 most significant bits of the upstream
// exchange random number.  See the HDCP specification, the Upstream Link for HDCP
// specification, and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_CN_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CN_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0                  _MK_ADDR_CONST(0x6)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_MSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)

// HDCP CN LSB REGISTER
// ====================
// The CN_LSB register holds the 32 least significant bits of the upstream
// exchange random number.  See the HDCP specification, the Upstream Link for HDCP
// specification, and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_CN_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CN_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0                  _MK_ADDR_CONST(0x7)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_RANGE                      31:0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CN_LSB_0_VALUE_ZERO                       _MK_ENUM_CONST(0)

// HDCP AKSV MSB REGISTER
// ======================
// The AKSV_MSB register holds the 8 most significant bits of the transmitter's
// downstream key selection vector (KSV).  See the HDCP specification, the
// Upstream Link for HDCP specification, and the NV4X HDCP State Diagram
// Supplement for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | RG_HDCP_AKSV_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0                        _MK_ADDR_CONST(0x8)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP AKSV LSB REGISTER
// ======================
// The AKSV_LSB register holds the 32 least significant bits of the transmitter's
// downstream key selection vector (KSV).  See the HDCP specification, the
// Upstream Link for HDCP specification, and the NV4X HDCP State Diagram
// Supplement for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_AKSV_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0                        _MK_ADDR_CONST(0x9)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP BKSV MSB REGISTER
// ======================
// The BKSV_MSB register holds the 8 most significant bits of the receiver's
// key selection vector (KSV), as well as the receiver's REPEATER bit. See
// the HDCP specification, the Upstream Link for HDCP specification, and the
// NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | RG_HDCP_BKSV_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0                        _MK_ADDR_CONST(0xa)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_RANGE                 31:31
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0_REPEATER_VALUE                 _MK_ENUM_CONST(0)

// HDCP BKSV LSB REGISTER
// ======================
// The BKSV_LSB register holds the 32 least significant bits of the receiver's
// key selection vector (KSV).  See the HDCP specification, the Upstream Link for
// HDCP specification, and the NV4X HDCP Supplement document for more
// information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_BKSV_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0                        _MK_ADDR_CONST(0xb)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP CKSV MSB REGISTER
// ======================
// The CKSV_MSB register holds the 8 most significant bits of the software's
// key selection vector (KSV).  See the HDCP specification, the Upstream Link for
// HDCP specification, and the NV4X HDCP Supplement document for more
// information.
//
// NOTE: writing CKSV_MSB is the trigger for computing MPRIME and DKSV.  It must be written
// last, after HDCP_CMODE, CN_MSB/LSB, and CKSV_LSB.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | RG_HDCP_CKSV_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0                        _MK_ADDR_CONST(0xc)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP CKSV LSB REGISTER
// ======================
// The CKSV_LSB register holds the 32 least significant bits of the software's
// key selection vector (KSV).  See the HDCP specification, the Upstream Link for
// HDCP specification, and the NV4X HDCP Supplement document for more
// information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_CKSV_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0                        _MK_ADDR_CONST(0xd)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP DKSV MSB REGISTER
// ======================
// The DKSV_MSB register holds the 8 most significant bits of the transmitter's
// upstream key selection vector (KSV).  See the HDCP specification, the Upstream
// Link for HDCP specification, and the NV4X HDCP Supplement document for
// more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | RG_HDCP_DKSV_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0                        _MK_ADDR_CONST(0xe)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_RANGE                    7:0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP DKSV LSB REGISTER
// ======================
// The DKSV_LSB register holds the 32 least significant bits of the transmitter's
// upstream key selection vector (KSV).  See the HDCP specification, the Upstream
// Link for HDCP specification, and the NV4X HDCP Supplement document for
// more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_DKSV_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation
// NOTE: Bug 315747: GPU manual has 7:0 rather than 31:0.

// Register HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0                        _MK_ADDR_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_SECURE                         0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_RANGE                    31:0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0_VALUE_ZERO                     _MK_ENUM_CONST(0)

// HDCP CTRL REGISTER
// ==================
// The CTRL register is used to facilitate synchronization between the display
// driver and hardware. See the NV4X HDCP Supplement document for information.
// RUN
//   Set by driver to start or stop the downstream protocol
// CRYPT
//   Set by driver to turn encryption on.
//   Write ENABLED to enable, but only after RUN == YES. Once enabled, is disabled by writing RUN=NO.
// DUAL_LINK_EN
//   Set by driver to turn dual-link mode on or off
// ONEONE
//   ONEONE_EN enables the HDCP 1.1 features.  This enables HDCP EESS signaling and
//   Advance_Cipher.  
//   Write ENABLED to enable, but only after RUN == YES. 
//   Once enabled, is disabled by writing RUN=NO.
//   This should be enabled if your receiver supports HDCP 1.1
//   See Chapter 2.7 in the HDCP 1.1 spec for EESS signaling.
//   See Chapter 2.2 in the HDCP 1.1 spec for ADVANCE_CIPHER.
// AN
//   Set by hardware when a valid An value has been generated
// R0
//   Set by hardware when Km, Ks, M0, and R0 have been calculated
// SPRIME
//   Set by hardware when S' has been calculated
// MPRIME
//   Set by hardware when M' has been calculated
// SROM_EN
//   Set by hardware while the HDCP SROM is in use, cleared when not in use
// SROM_ERR
//   Set by hardware when an error occurs while using the HDCP SROM
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | | | | | |0 0 0 0| | | | | RG_HDCP_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CTRL_0  
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0                    _MK_ADDR_CONST(0x10)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SECURE                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0xc00)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x3f0f)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x3f0f)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_RANGE                  0:0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_RUN_YES                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SHIFT                        _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_RANGE                        1:1
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_WOFFSET                      0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_DISABLED                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_CRYPT_ENABLED                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_RANGE                 2:2
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_DISABLED                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_DUAL_LINK_EN_ENABLED                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SHIFT                       _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_RANGE                       3:3
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_DISABLED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_ONEONE_ENABLED                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_RANGE                   8:8
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_INVALID                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_AN_VALID                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SHIFT                   _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_RANGE                   9:9
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_INVALID                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_R0_VALID                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SHIFT                       _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_RANGE                       10:10
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_INVALID                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SPRIME_VALID                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SHIFT                       _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_RANGE                       11:11
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_INVALID                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_MPRIME_VALID                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_RANGE                      12:12
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_DISABLED                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_EN_ENABLED                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SHIFT                     _MK_SHIFT_CONST(13)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_RANGE                     13:13
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_WOFFSET                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_NOERROR                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CTRL_0_SROM_ERR_ERROR                     _MK_ENUM_CONST(1)

// HDCP CMODE REGISTER
// ===================
// The CMODE register indicates to hardware which upstream protocol
// calculation to perform.  See the HDCP specification, the Upstream Link
// for HDCP specification, and the NV4X HDCP Supplement document for more
// information.
// Writing to the CMODE register kicks off a "Read Status" or a "Read M"
// operation.  When performing a "Read Status" operation, use the
// CMODE_INDEX field to identify the port for which you wish to obtain
// status.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|       |       | RG_HDCP_CMODE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CMODE_0  
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0                   _MK_ADDR_CONST(0x11)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_SECURE                    0x0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_FIELD                        (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_RANGE                        3:0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_WOFFSET                      0x0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_READ_S                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_MODE_READ_M                       _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SHIFT                       _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_FIELD                       (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_RANGE                       7:4
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_WOFFSET                     0x0
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS0_LINK1                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS0_LINK0                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS1_LINK1                 _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS1_LINK0                 _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DVOA                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DVOB                        _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DAC1                        _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DAC2                        _MK_ENUM_CONST(7)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DAC3                        _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS2_LINK1                 _MK_ENUM_CONST(9)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_TMDS2_LINK0                 _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP2_LINK1                   _MK_ENUM_CONST(11)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP2_LINK0                   _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP1_LINK1                   _MK_ENUM_CONST(13)
#define HDMI_NV_PDISP_RG_HDCP_CMODE_0_INDEX_DP1_LINK0                   _MK_ENUM_CONST(14)

// HDCP MPRIME MSB REGISTER
// ========================
// The MPRIME_MSB register holds the 32 most significant bits of the encrypted M0
// value.  See the HDCP specification, the Upstream Link for HDCP specification,
// and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_MPRIME_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0                      _MK_ADDR_CONST(0x12)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_FIELD                  (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_RANGE                  31:0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0_VALUE_ZERO                   _MK_ENUM_CONST(0)

// HDCP MPRIME LSB REGISTER
// ========================
// The MPRIME_LSB register holds the 32 least significant bits of the encrypted M0
// value.  See the HDCP specification, the Upstream Link for HDCP specification,
// and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_MPRIME_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0                      _MK_ADDR_CONST(0x13)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_FIELD                  (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_RANGE                  31:0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0_VALUE_ZERO                   _MK_ENUM_CONST(0)

// HDCP SPRIME MSB REGISTER
// ========================
// The SPRIME_MSB register holds the 8 most significant bits of the S'
// value.  See the HDCP specification, the Upstream Link for HDCP
// specification, and the NV4X HDCP Supplement document for more
// information.
// 
// STATUS_READZ indicates whether or not this chip implements the HDCP
// Upstream Spec's "Read Z" operation.  Currently, none of our chips
// implement "Read Z".
// 
// STATUS_CS indicates whether or not this chip implements the connection
// state (CS) register.  If this field is set to STATUS_CS_NOT_IMPL, it
// means this chip will always follow the standard "Read Status" protocol
// when reporting status.  If this field is set to STATUS_CS_IMPLMNTD, it
// means this chip will always follow the "Read Status With Connection
// State" protocol when reporting status.
// 
// STATUS_SCOPE indicates how the chip will report the status for the
// STATUS_UNPROTECTED field.  See the STATUS_UNPROTECTED description
// below for more information.
// 
// STATUS_INTPNL indicates if the port you are querying (identified by
// the CMode index) is transmitting to an internal panel on this head.
// If the port you are querying isn't transmitting on this head (see the
// ** note below), or if it is transmitting on this head but to a device
// other than an internal panel, then STATUS_INTPNL_INACTV will be
// returned.
// 
// STATUS_MAX_CMODE_IDX identifies the maximum CMode index allowed for
// requesting status.  In NV36, the maximum index is 1 (one index per
// head), and in the NV4X family, the maximum index is 8 (one index per
// port).
// 
// ** NOTE: Unlike the STATUS_UNPROTECTED field, the other STATUS fields
// always use the _HA_ registers to report status for ports on head A and
// the _HB_ registers to report status on head B.  If you use the _HA_
// versions of the CMODE and SPRIME registers to query the status of a
// port that is actually being driven by head B, the status will indicate
// that the port isn't transmitting at all (everything will come back as
// INACTV).
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | | | |       | RG_HDCP_SPRIME_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0                      _MK_ADDR_CONST(0x14)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_RESET_MASK                   _MK_MASK_CONST(0xf0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SHIFT                   _MK_SHIFT_CONST(7)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_RANGE                   7:7
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_NOT_IMPL                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_READZ_IMPLMNTD                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SHIFT                      _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_RANGE                      6:6
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_NOT_IMPL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_CS_IMPLMNTD                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SHIFT                   _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_RANGE                   5:5
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SCOPE_TWO_HEADS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_SCOPE_SCOPE_1_HEAD                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SHIFT                  _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_RANGE                  4:4
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_INACTV                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_INTPNL_ACTV                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_RANGE                   3:0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0_STATUS_MAX_CMODE_IDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// HDCP SPRIME LSB2 REGISTER
// =========================
// The SPRIME_LSB2 register holds the 32 next-most significant bits of
// the S' value.  See the HDCP specification, the Upstream Link for HDCP
// specification, and the NV4X HDCP Supplement document for more
// information.
// 
// STATUS_CMODE_IDX identifies the index of the port (or head, in the
// case of NV36), to which the status request was actually routed.  For
// example, if you try to query status for a CMode index of 0x9 on an
// NV4X family chip, you will find that the status request was actually
// routed to CMode index 0x8, and that the status you receive will
// actually be for DAC1.  For NV36, status requests that are initiated
// via the _HA_ registers will always be routed to head A (CMode
// index 0x0) and requests initiated via the _HB_ registers will always be
// routed to head B (CMode index 0x1).
// 
// STATUS_UNPROTECTED indicates whether the port you queried (identified
// by the CMode index) is transmitting unprotected data.  If STATUS_SCOPE
// is set to STATUS_SCOPE_1_HEAD, then make sure to use the _HA_
// registers to see if any ports on head A are unprotcted, and use the
// _HB_ registers to see if any ports on head B are unprotected.  If
// STATUS_SCOPE is set to STATUS_SCOPE_2_HEADS, then STATUS_UNPROTECTED
// combines the status of both heads.  In this case, both the _HA_
// registers and the _HB_ registers will report the same value for the
// STATUS_UNPROTECTED field.
// 
//    Value of STATUS_SCOPE      Meaning of STATUS_UNPROTECTED
//    ---------------------      -----------------------------
// 
//         _1_HEAD               UNPROTECTED_Y means that at least one
//                               port driven by this head is transmitting
//                               "unprotected" data.  UNPROTECTED_N means
//                               that none of the ports driven by this
//                               head are transmitting "unprotected" data.
// 
//         _2_HEADS              UNPROTECTED_Y means that at least one
//                               port driven by either head is transmitting
//                               "unprotected" data.  UNPROTECTED_N means
//                               that none of the ports driven by either
//                               head are transmitting "unprotected" data.
// 
// "Unprotected" data does not necessarily mean data that is not being
// encrypted.  Data being transmitted out of a DAC is *always* considered
// unprotected.  Data being transmitted out of a DVO is considered
// unprotected if it isn't being encrypted.  Data being transmitted by a
// TMDS link is also considered unprotected if it isn't being encrypted,
// *except* for the case where the link feeds the internal panel of a
// laptop.  The HDCP spec dictates that since the bus feeding an internal
// panel is essentially inaccessible to users, it can be considered
// "protected" even when sending clear data.  In NV36, NV41, and NV43, we
// use bond options or fuses to indicate which links are connected to
// internal panels.  NV40 does not support internal panels--the TMDS
// links are always treated as if they are driving external panels.
// 
// STATUS_EXTPNL is set to STATUS_EXTPNL_ACTV if the port identified by
// the CMode index is a digital interface (i.e. a DVO or TMDS interface),
// and it istransmitting on this head to something *other* than an
// internal panel.  The STATUS_INTPNL field and the STATUS EXTPNL field
// will never be both set to ACTV for the same port.  If a digital port
// is transmitting on this head, and it is physically connected to an
// internal panel, then the STATUS_INTPNL bit is set to ACTV and the
// STATUS_EXTPNL is set to INACTV; if it is transmitting on this head but
// it is *not* connected to an internal panel (even if it isn't connected
// to anything at all), then STATUS_INTPNL is et to INACTV and
// STATUS_EXTPNL is set to ACTV.
// 
// STATUS_RPTR is set to STATUS_RPTR_ACTV if 1) the STATUS_EXTPNL field
// is set to ACTV, and 2) the REPEATER bit of the BKSV_MSB register is
// set to 0x1.  This scenario should only occur after we are transmitting
// to an external HDCP-compliant device whose "repeater" bit is set.
// 
// STATUS_ENCRYPTING will be set to STATUS_ENCRYPTING_Y if the HDCP unit
// in this head is actually encrypting the data it receives.  Note that
// if this bit is set, it means that *all* ports driven by this head
// whose data streams flow through the HDCP unit will be transmitting
// encrypted data, but any ports driven by this head whose data streams
// *bypass* the HDCP unit will be transmitting *clear* data.  The DACs
// always use a data path that bypasses the HDCP unit and therefore must
// always be considered "unprotected".
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |       | | | | |                                               | RG_HDCP_SPRIME_LSB2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0  
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0                     _MK_ADDR_CONST(0x15)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_SECURE                      0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SHIFT                      _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_FIELD                      (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_RANGE                      31:28
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_WOFFSET                    0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_CMODE_IDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SHIFT                    _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_RANGE                    27:27
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_WOFFSET                  0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_N                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_UNPROTECTED_Y                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SHIFT                 _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_RANGE                 26:26
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_INACTV                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_EXTPNL_ACTV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SHIFT                   _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_RANGE                   25:25
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_INACTV                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_RPTR_ACTV                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_RANGE                     24:24
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_WOFFSET                   0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_N                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_STATUS_ENCRYPTING_Y                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_FIELD                 (_MK_MASK_CONST(0xffffff) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_RANGE                 23:0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0_VALUE_ZERO                  _MK_ENUM_CONST(0)

// HDCP SPRIME LSB1 REGISTER
// =========================
// The SPRIME_LSB1 register holds the 32 least significant bits of the S' value.
// See the HDCP specification, the Upstream Link for HDCP specification, and the
// NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_SPRIME_LSB1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0  
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0                     _MK_ADDR_CONST(0x16)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_SECURE                      0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_FIELD                 (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_RANGE                 31:0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_WOFFSET                       0x0
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0_VALUE_ZERO                  _MK_ENUM_CONST(0)

// HDCP RI REGISTER
// ================
// The RI register holds the 16-bit link integrity check value.  See the HDCP
// specification, the Upstream Link for HDCP specification, and the NV4X HDCP
// Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                               | RG_HDCP_RI
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_RI_0  
#define HDMI_NV_PDISP_RG_HDCP_RI_0                      _MK_ADDR_CONST(0x17)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_SECURE                       0x0
#define HDMI_NV_PDISP_RG_HDCP_RI_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_RG_HDCP_RI_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_FIELD                  (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_RANGE                  15:0
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_RI_0_VALUE_ZERO                   _MK_ENUM_CONST(0)

// HDCP CS MSB REGISTER
// ====================
// The CS_MSB register holds the 8 most significant bits of the connection state.
// See the HDCP specification, the Upstream Link for HDCP specification, and the
// NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | RG_HDCP_CS_MSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CS_MSB_0  
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0                  _MK_ADDR_CONST(0x18)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_RANGE                   7:0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_MSB_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// HDCP CS LSB REGISTER
// ====================
// The CS_LSB register holds the 32 least significant bits of the connection
// state.  See the HDCP specification, the Upstream Link for HDCP specification,
// and the NV4X HDCP Supplement document for more information.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | RG_HDCP_CS_LSB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_RG_HDCP_CS_LSB_0  
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0                  _MK_ADDR_CONST(0x19)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_SECURE                   0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_FIELD                   (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SHIFT)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_RANGE                   31:0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_WOFFSET                 0x0
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_RG_HDCP_CS_LSB_0_RESERVED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AUDIO_EMU
// ---------------------
// 
// HDMI_AUDIO_EMU0 and HDMI_AUDIO_EMU1 are used to program the spdif_transmitter
// during RTL simulation and emulation. This is strictly for verif.
// Documentation on their use can be found at:
//    //hw/tesla/doc/tesla/iso/testplan/G8x_hdmi_decoder_regif.doc

// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0                 _MK_ADDR_CONST(0x1a)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_READ_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_RANGE                      31:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0_REGX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// HDMI_AUDIO_EMU_RDATA0 is for reading.   Above register is just for writing. 

// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0                   _MK_ADDR_CONST(0x1b)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_SECURE                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_FIELD                       (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_RANGE                       31:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0_RDATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// HDMI_AUDIO_EMU1 and EMU2 added for ap15; allow control over
// spdif_transmitter clock ratios (which are fixed in gpu).  They do indirect addressing.
//
// EMU1 is address, and EMU2 is data
// To write:
//   1. write data register with data
//   2. write address register with bit 31=1, and address in 15:0
//   3. write address register with bit 31=0
// To read:
//   1. write address register with bit 31=0 and address in 15:0
//   2. read back address register to introduce delay allowing read data to propogate
//   3. read data register

// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0                 _MK_ADDR_CONST(0x1c)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_RESET_MASK                      _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_READ_MASK                       _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_MASK                      _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_22                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_24                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_32                     _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_44                     _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_48                     _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_88                     _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_96                     _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_176                    _MK_ENUM_CONST(7)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_CNT_192                    _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_22                  _MK_ENUM_CONST(9)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_24                  _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_32                  _MK_ENUM_CONST(11)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_44                  _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_48                  _MK_ENUM_CONST(13)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_88                  _MK_ENUM_CONST(14)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_96                  _MK_ENUM_CONST(15)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_176                 _MK_ENUM_CONST(16)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_05_192                 _MK_ENUM_CONST(17)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_22                  _MK_ENUM_CONST(18)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_24                  _MK_ENUM_CONST(19)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_32                  _MK_ENUM_CONST(20)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_44                  _MK_ENUM_CONST(21)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_48                  _MK_ENUM_CONST(22)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_88                  _MK_ENUM_CONST(23)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_96                  _MK_ENUM_CONST(24)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_176                 _MK_ENUM_CONST(25)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_10_192                 _MK_ENUM_CONST(26)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_22                  _MK_ENUM_CONST(27)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_24                  _MK_ENUM_CONST(28)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_32                  _MK_ENUM_CONST(29)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_44                  _MK_ENUM_CONST(30)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_48                  _MK_ENUM_CONST(31)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_88                  _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_96                  _MK_ENUM_CONST(33)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_176                 _MK_ENUM_CONST(34)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_JIT_11_192                 _MK_ENUM_CONST(35)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_22                   _MK_ENUM_CONST(36)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_24                   _MK_ENUM_CONST(37)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_32                   _MK_ENUM_CONST(38)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_44                   _MK_ENUM_CONST(39)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_48                   _MK_ENUM_CONST(40)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_88                   _MK_ENUM_CONST(41)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_96                   _MK_ENUM_CONST(42)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_176                  _MK_ENUM_CONST(43)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_PERIOD_192                  _MK_ENUM_CONST(44)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_22                      _MK_ENUM_CONST(45)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_24                      _MK_ENUM_CONST(46)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_32                      _MK_ENUM_CONST(47)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_44                      _MK_ENUM_CONST(48)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_48                      _MK_ENUM_CONST(49)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_88                      _MK_ENUM_CONST(50)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_96                      _MK_ENUM_CONST(51)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_176                     _MK_ENUM_CONST(52)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_ADDR_GLITCH_CNT_192                     _MK_ENUM_CONST(53)

#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SHIFT                     _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_RANGE                     31:31
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0                 _MK_ADDR_CONST(0x1d)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_RANGE                      31:0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// HDMI REGISTERS
// 
// This is the register space for the HDMI block.
// Refer to HDMI Version 1.1,
// the spec can be found \\netapp-hq\archive\specs\HDMI\HDMI_Specification_1.1.pdf
// 5.3   Data Island Packet Defination
// 8.2.1 Auxiliary Video Information (AVI) InfoFrames
// 8.2.2 Audio InfoFrame
// 
// Please refer IEC60958-1 for general and IEC60958-3 for consumer spec,
// for related audio information.
// Both of these spec can be found under \\netapp-hq\archive\specs\audio\SPDIF
// iec60958-1{ed2.0}en.pdf
// iec60958-3{ed2.0}en.pdf
// 
// --------------------------------
// 
// Additional notes regarding the ACR packet:
// There are several methods that can used to generate the N and CTS values in the
// Audio Clock Regeneration packet. The details of these methods are described here.
// 
// Full SW control: 
// SW controls the contents of the possible ACR packets. 
// 
// SW writes the contents of the ACR_XXXX_SUBPACK_HIGH and ACR_XXXX_SUBPACK_LOW
// for all seven audio frequencies.
// SW selects a method in ACR_CTRL to determine the audio sampling frequency
//   1. Measured in the audio block (MEASURE)
//   2. Read from the channel status information encoded in the audio stream (PACKET)
//   3. Defined by SW (FREQS)
// SW writes _YES to the ENABLE field of the SUBPACK_HIGH registers to allow that pair 
// of registers to be used as the ACR packet. The audio sampling frequency specified 
// in ACR_CTRL will select one of the seven pairs of SUBPACK registers to use as the 
// ACR packet. This packet is sent on every Frame 27 of the audio block if that 
// pair's ENABLE field is _YES.
// 
// 
// Hardware controlled CTS:  
// SW provides the N value and the hardware measures the CTS value.
// This is described in the HDMI_SPARE comments and mentioned in all other affected
// registers. This was added as an ECO so is a little messy.
// 
// SW writes _ENABLE to HDMI_SPARE_HW_CTS to enable this feature.
// 
// SW writes 1 to HDMI_SPARE_CTS_RESET_VAL. This controls what the internal CTS 
// counter resets to when it starts the next round of measurement. Resetting to 
// zero was not correct, and adding a few bits of control helped to fine tune the
// measurement.
// 
// SW sets all ENABLEs in ACR_CTRL to _NO. (The easy way to do this is just to 
//  write zero to the whole register.)
// 
// SW writes the value of N in two places.  
//   1. ACR_0441_SUBPACK_HIGH_SB[4/5/6]: It is written here so that the ACR 
//      packet contains the correct information for N.
//   2. AUDIO_N_VALUE: It is written here so that the audio block knows what N to
//      use while it is measuring CTS.  
//   (SW does not need to write N to these places if Hardware Selected N is used.)
// 
// SW enables the sending of ACR_0441_SUBPACK* by setting ACR_0441_SUBPACK_ENABLE 
//  to _YES. (This pair of registers is used for all audio frequencies when Hardware
//  controlled CTS is enabled.)
// 
// SW writes _USE_HW_CTS_VAL to ACR_0441_SUBPACK_LOW_SB1.
// 
// 
// 
// -------------------------------
// 
// Audio frequency notes:
// There are several places in the HDMI and Audio registers where the audio sampling
// frequency is reported or set. Here is a breakdown of all such fields.
// 
// In SPDIF audio encoding, one bit of each audio sample is part of the "channel 
// status" information. The bits from all 192 audio samples combine to form the 
// 192 bit channel status packet. For consumer applications, only the first
// 40 bits have defined values. These bits are included in the encoded HDMI audio
// packet. Four of these bits contain the audio sampling frequency as reported by
// the audio source.
// See the IEC60958-3 spec for more information.
// 
// SPDIF_CHN_STATUS1 and SPDIF_CHN_STATUS2 are read only registers that contain the 
// 40 bits of channel status data read from the last audio block.  The audio frequency
// that the audio stream reports can be read from SPDIF_CHN_STATUS1_SFREQ.
// This is the sampling frequency that ACR_CTRL refers to with _PACKET.
// SPDIF_CHN_STATUS1_ORIGINAL is the original sampling frequency of the audio. If
// the source of the audio stream changed the sampling frequency from its original
// frequency for any reason, the original sampling frequency is reported here.
// 
// AUDIO_CNTRL0_SAMPLING_FREQ is the sampling frequency measured by the audio block.
// It counts the number of dispclks periods that occur between to specific points 
// in the audio stream. It compares this count to the thresholds in the AUDIO_FS 
// registers to determine what the audio sampling frequency is.  This is the 
// sampling frequency that ACR_CTRL refers to as _MEASURE.  This is the sampling
// frequency used to determine the correct value of N when Hardware selected N is 
// enabled (see AUDIO_N).
// 
// The CHANNEL_STATUS1 and CHANNEL_STATUS2 registers are for debug. They can be 
// used to replace the channel status bits that were in the original SPDIF stream
// with user defined bits. CHANNEL_STATUS1_SFREQ can be used to report a different
// sampling frequency to downstream devices.
// 
// ACR_CTRL_FREQS can be written to select a specific pair of SUBPACK registers to
// send as your ACR packet.  ACR_CTRL_FREQS_ENABLE must be set to _YES for this to
// have any effect.
// 
// 
// ------------------------------
// 
// 
// The HDMI Audio Infoframe, AVI Infoframe, and Generic Infoframe have nearly
// identical priv register interfaces. The next five registers control the Audio
// Infoframe as described in section 8.2.2 of the HDMI spec.
// 
// ---------------------
// HDMI_AUDIO_INFOFRAME_CTRL
// ---------------------
// 
// This register controls the frequency and generation of audio infoframe packets.
// The contents of the packet should be written into the header
// (HDMI_AUDIO_INFOFRAME_HEADER) and subpacket (HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW,
// HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH) registers.
// 
// ENABLE
// Setting this field to _YES will initiate infoframe generation. Setting this bit
// to _NO will disable infoframe generation at the beginning of the next frame.
// The frequency of infoframe generation is controlled by OTHER and SINGLE fields.
// 
// OTHER
// Setting this field to _EN while SINGLE is set to _DIS will cause infoframe to be
// transmitted every other frame.
// 
// SINGLE
// Setting this field to _EN while OTHER is set to _DIS will cause infoframe to be
// transmitted exactly once.
// 
// If OTHER and SINGLE fields are both set to _DIS, infoframe will be generated
// every frame. Software should never set OTHER and SINGLE both to _EN.
// 
// See chapter 8.2.2 - Audio InfoFrame, in the HDMI spec for more information
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| | HDMI_AUDIO_INFOFRAME_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0                       _MK_ADDR_CONST(0x1e)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_ENABLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_RANGE                   4:4
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_DIS                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_OTHER_EN                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_RANGE                  8:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0_SINGLE_EN                     _MK_ENUM_CONST(1)

// ---------------------
// HDMI_AUDIO_INFOFRAME_STATUS
// ---------------------
// 
// The SENT bit will be set to _DONE, after the first packet is sent.  After the ENABLE bit
// in INFOFRAME_CTRL is set to _NO, the SENT bit will be set to _WAITING after the start of the next 
// frame to indicate that it is safe to change the contents of the packet header and
// subpacket registers.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | HDMI_AUDIO_INFOFRAME_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: normal operation

// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0                     _MK_ADDR_CONST(0x1f)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_DONE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0_SENT_WAITING                        _MK_ENUM_CONST(0)

// ---------------------
// HDMI_AUDIO_INFOFRAME_HEADER
// ---------------------
// 
// This register should be written with the value of the HDMI Audio InfoFrame header.
// This header is described in table 8-4 of chapter 8.2.2 of the HDMI spec.  HB0, HB1,
// and HB2 are defined fields of the header from the spec.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     HB2       |    HB1        |    HB0        | HDMI_AUDIO_INFOFRAME_HEADER
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0                     _MK_ADDR_CONST(0x20)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0_HB2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW
// ---------------------
// 
// This register should be written with the lower 4 bytes of the HDMI Audio
// Infoframe.  PB0, PB1, PB2, and PB3 are defined fields from the spec.
// 
// See chapter 8.2.2 - Audio InfoFrame, Table 8-5, in the HDMI spec for
// more information
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB3      |     PB2       |    PB1        |    PB0        | HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0                       _MK_ADDR_CONST(0x21)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH
// ---------------------
// 
// This register should be written with the upper 2 bytes of the HDMI Audio
// Infoframe.  PB4 and PB5 are defined fields from the spec.
// 
// See chapter 8.2.2 - Audio InfoFrame, Table 8-5, in the HDMI spec for
// more information
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|    PB5        |    PB4        | HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0  
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0                      _MK_ADDR_CONST(0x22)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// The following registers are used to send a fourteen-byte packet intended for
// sending avi infoframe packet as described in section 8.2.1 of the HDMI spec.
// 
// ---------------------
// HDMI_AVI_INFOFRAME_CTRL
// ---------------------
// 
// This register controls the frequency and generation of AVI infoframe packets.
// The fields of this register are identical to HDMI_AUDIO_INFOFRAME_CTRL.
// 
// See chapter 8.2.1 - Auxiliary Video information (AVI) InfoFrame, in the 
// HDMI 1.1 spec for more information
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| | HDMI_AVI_INFOFRAME_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0                 _MK_ADDR_CONST(0x23)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_RESET_MASK                      _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_READ_MASK                       _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_RANGE                    0:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_INIT_ENUM                        NO
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_NO                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_YES                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_DIS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_ENABLE_EN                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_RANGE                     4:4
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_INIT_ENUM                 DIS
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_DIS                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_OTHER_EN                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_RANGE                    8:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_INIT_ENUM                        DIS
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_DIS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0_SINGLE_EN                       _MK_ENUM_CONST(1)

// ---------------------
// HDMI_AVI_INFOFRAME_STATUS
// ---------------------
// 
// The SENT bit will be set to _DONE, after the first packet is sent.  After the ENABLE bit
// in INFOFRAME_CTRL is set to _NO, the SENT bit will be set to _WAITING after the start of the next 
// frame to indicate that it is safe to change the contents of the packet header and
// subpacket registers.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | HDMI_AVI_INFOFRAME_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0                       _MK_ADDR_CONST(0x24)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_RANGE                    0:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_DONE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0_SENT_WAITING                  _MK_ENUM_CONST(0)

// ---------------------
// HDMI_AVI_INFOFRAME_HEADER
// ---------------------
// 
// This register should be written with the value of the HDMI AVI InfoFrame header.
// This header is described in table 8-1 of chapter 8.2.1 of the HDMI spec.  HB0, HB1,
// and HB2 are defined fields of the header from the spec.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     HB2       |    HB1        |    HB0        | HDMI_AVI_INFOFRAME_HEADER
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0                       _MK_ADDR_CONST(0x25)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0_HB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AVI_INFOFRAME_SUBPACK0_LOW
// ---------------------
// 
// This register should be written with the lower 4 bytes of the HDMI AVI
// Infoframe.  PB0, PB1, PB2, and PB3 are defined fields from the spec.
// 
// See chapter 8.2.1 - Auxiliary Video information (AVI) InfoFrame, Table 8-2,
// in the HDMI spec for more information
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB3      |     PB2       |    PB1        |    PB0        | HDMI_AVI_INFOFRAME_SUBPACK0_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0                 _MK_ADDR_CONST(0x26)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_RANGE                       7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_RANGE                       23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_RANGE                       31:24
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AVI_INFOFRAME_SUBPACK0_HIGH
// ---------------------
// 
// This register should be written with bytes 4-6 of the HDMI AVI
// Infoframe.  PB3, PB5, and PB6 are defined fields from the spec.
// 
// See chapter 8.2.1 - Auxiliary Video information (AVI) InfoFrame,
// Table 8-2, in the HDMI spec for more information
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     PB6       |    PB5        |    PB4        | HDMI_AVI_INFOFRAME_SUBPACK0_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0                        _MK_ADDR_CONST(0x27)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_RANGE                      15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_RANGE                      23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0_PB6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AVI_INFOFRAME_SUBPACK1_LOW
// ---------------------
// 
// This register should be written with bytes 7-10 of the HDMI AVI
// Infoframe.  PB7, PB8, PB9 and PB10 are defined fields from the spec.
// 
// See chapter 8.2.1 - Auxiliary Video information (AVI) InfoFrame,
// Table 8-2, in the HDMI spec for more information
// 
// 31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB10     |     PB9       |    PB8        |    PB7        | HDMI_AVI_INFOFRAME_SUBPACK1_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0                 _MK_ADDR_CONST(0x28)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_RANGE                       7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_RANGE                       23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_RANGE                      31:24
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0_PB10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_AVI_INFOFRAME_SUBPACK1_HIGH
// ---------------------
// 
// This register should be written with bytes 11-13 of the HDMI AVI
// Infoframe.  PB11, PB12, and PB13 are defined fields from the spec.
// 
// See chapter 8.2.1 - Auxiliary Video information (AVI) InfoFrame,
// Table 8-2, in the HDMI spec for more information
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     PB13      |    PB12       |    PB11       | HDMI_AVI_INFOFRAME_SUBPACK1_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0  
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0                        _MK_ADDR_CONST(0x29)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SHIFT)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0_PB13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The following registers are used to send a 28-byte packet intended for
// sending any packet type.  These registers will most likely be used for debug
// purposes.
// 
// ---------------------
// HDMI_GENERIC_CTRL
// ---------------------
// 
// This register controls the frequency and generation of generic infoframe packets.
// The fields of this register are identical to HDMI_AUDIO_INFOFRAME_CTRL except
// where noted below.
// 
// HBLANK
//  If HBLANK is set to _EN, then this packet will be sent (once) during the next horizontal blanking
//  interval.  The packet will still be sent at most once per frame.  Software can poll
//  GENERIC_STATUS_SENT to determine when the packet has been sent.
//  Using HBLANK is intended to mimic Audio Sample Packets and ACR Packets and therefore 
//  sending of the actual audio packets should be disabled by setting AUDIO to _DIS.
//  This feature is used for Debug purposes only.
// 
//  To mimic an audio packet:
//  begin
//  wait for GENERIC_STATUS_SENT=_WAITING
//  write next 4 audio samples to GENERIC_HEADER/GENERIC_SUBPACK registers
//  set HBLANK = _EN
//  wait for GENERIC_STATUS_SENT=_SENT
//  set HBLANK = _DIS
//  end
// 
// AUDIO
//  Audio packet transmission will be stopped when set to _DIS.  
//  Normal audio packet transmission will be allowed when set to _EN.
//  This is used during debug to disable normal audio when using HBLANK.
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| |0 0 0| |0 0 0| | HDMI_GENERIC_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0                       _MK_ADDR_CONST(0x2a)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x10000)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x11111)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x11111)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x11111)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_INIT_ENUM                      NO
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_ENABLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_RANGE                   4:4
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_INIT_ENUM                       DIS
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_DIS                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_OTHER_EN                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_RANGE                  8:8
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_INIT_ENUM                      DIS
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_SINGLE_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_RANGE                  12:12
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_INIT_ENUM                      DIS
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_HBLANK_EN                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_RANGE                   16:16
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_INIT_ENUM                       EN
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_DIS                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0_AUDIO_EN                      _MK_ENUM_CONST(1)

// ---------------------
// HDMI_GENERIC_STATUS
// ---------------------
// 
// The SENT bit will be set to _DONE, after the first packet is sent.  After the ENABLE bit
// in INFOFRAME_CTRL is set to _NO, the SENT bit will be set to _WAITING after the start of the next 
// frame to indicate that it is safe to change the contents of the packet header and
// subpacket registers.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | HDMI_GENERIC_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0                     _MK_ADDR_CONST(0x2b)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_RANGE                  0:0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_DONE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0_SENT_WAITING                        _MK_ENUM_CONST(0)

// ---------------------
// HDMI_GENERIC_HEADER
// ---------------------
// 
// This register should be written with the contents of the packet header.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     HB2       |    HB1        |    HB0        | HDMI_GENERIC_HEADER
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0                     _MK_ADDR_CONST(0x2c)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_SECURE                      0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0_HB2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK0_LOW
// ---------------------
// 
// Bytes 0-3 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB3      |     PB2       |    PB1        |    PB0        | HDMI_GENERIC_SUBPACK0_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0                       _MK_ADDR_CONST(0x2d)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0_PB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK0_HIGH
// ---------------------
// 
// Bytes 4-6 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     PB6       |    PB5        |    PB4        | HDMI_GENERIC_SUBPACK0_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0                      _MK_ADDR_CONST(0x2e)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0_PB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK1_LOW
// ---------------------
// 
// Bytes 7-10 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB10     |     PB9       |    PB8        |    PB7        | HDMI_GENERIC_SUBPACK1_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0                       _MK_ADDR_CONST(0x2f)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_RANGE                     7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_RANGE                    31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0_PB10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK1_HIGH
// ---------------------
// 
// Bytes 11-13 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     PB13      |    PB12       |    PB11       | HDMI_GENERIC_SUBPACK1_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0                      _MK_ADDR_CONST(0x30)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0_PB13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK2_LOW
// ---------------------
// 
// Bytes 14-17 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB17     |     PB16      |    PB15       |    PB14       | HDMI_GENERIC_SUBPACK2_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0                       _MK_ADDR_CONST(0x31)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB16_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_RANGE                    31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0_PB17_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK2_HIGH
// ---------------------
// 
// Bytes 18-20 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     PB20      |    PB19       |    PB18       | HDMI_GENERIC_SUBPACK2_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0                      _MK_ADDR_CONST(0x32)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB18_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB19_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0_PB20_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK3_LOW
// ---------------------
// 
// Bytes 21-24 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      PB24     |     PB23      |    PB22       |    PB21       | HDMI_GENERIC_SUBPACK3_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0                       _MK_ADDR_CONST(0x33)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB21_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB22_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB23_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_RANGE                    31:24
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0_PB24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_GENERIC_SUBPACK3_HIGH
// ---------------------
// 
// Bytes 25-27 of the packet are written into this register.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|     PB27      |    PB26       |    PB25       | HDMI_GENERIC_SUBPACK3_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0  
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0                      _MK_ADDR_CONST(0x34)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_RANGE                   7:0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB25_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_RANGE                   15:8
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB26_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SHIFT)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_RANGE                   23:16
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0_PB27_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_CTRL
// ---------------------
// 
// The Audio Clock Regeneration (ACR) packet contains the N and CTS values that the
// HDMI sink requires to recreate the audio clock.  This mechanism is described in
// chapter 7.2 of the HDMI spec.
// If software needs to specify N and CTS directly, this register is used to select
// the audio sampling frequency detection mechanism.   The sampling rate is used to
// index one of the seven ACR_XXXX_SUBPACK_LOW/HIGH registers which must be written
// with the correct value of N and CTS.  N and CTS are determined by the current
// audio sampling frequency and the pixel clock frequency:
// CTS = (PixelClock*N) / (128*AudioSamplingFrequency)
// The selected sampling rate must point to a valid entry (i.e. one of the 7 listed below) 
// and the selected ACR_XXXX_SUBPACK_HIGH_ENABLE must be set to enable sending the packet.
// When software is controlling N and CTS directly, the ACR packet is sent every
// 27th audio frame (of 0 to 191) of the audio block.  The sampling frequency read
// from the channel status bits is not available until the 27th audio frame.
// 
// PACKET_ENABLE
//  Set this to _YES to use the channel status information read from the incoming
//  SPDIF audio stream to determine the sampling frequency.
// 
// MEASURE_ENABLE
//  Set this to _YES to use the sampling frequency measured in the in the audio block
//  to determine the sampling frequency.  This is the sampling frequency that is
//  read from AUDIO_CNTRL0_SAMPLING_FREQ. 
// 
// FREQS_ENABLE
//  Set this to _YES to use the sampling frequency written into the _FREQS field of
//  this register.
// 
// FREQS
//  This is the audio sampling frequency that will be used when FREQS_ENABLE is _YES.
// 
//  When Hardware is used to measure CTS, all ENABLE fields of this register
// should be set to _NO.
// 
// See
// 7.2    Audio Sample Clock Capture and Regeneration
// use the other entry in tables 7-1, 7-2 and 7-3 to determine N
// 5.3.3  Audio Clock Regeneration Packet
// 
// All four subpackets contain the same ACR packet.
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|       |0 0 0 0 0 0 0| |0 0 0 0 0 0 0| |0 0 0 0 0 0 0| | HDMI_ACR_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_CTRL_0  
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0                   _MK_ADDR_CONST(0x35)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_SECURE                    0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x2010000)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf010101)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xf010101)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf010101)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_RANGE                       0:0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_INIT_ENUM                   NO
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_DIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_PACKET_ENABLE_EN                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_RANGE                      8:8
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_INIT_ENUM                  NO
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_NO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_YES                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_DIS                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_MEASURE_ENABLE_EN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_RANGE                        16:16
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_INIT_ENUM                    YES
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_DIS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_ENABLE_EN                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FIELD                       (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_RANGE                       27:24
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_DEFAULT                     _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_INIT_ENUM                   FREQ_48KHZ
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_32KHZ                  _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_44_1KHZ                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_48KHZ                  _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_88_2KHZ                        _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_96KHZ                  _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_176_4KHZ                       _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_HDMI_ACR_CTRL_0_FREQS_FREQ_192KHZ                 _MK_ENUM_CONST(14)

// ---------------------
// HDMI_ACR_0320_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 32kHz ACR packet.  This is the CTS value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_0320_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x36)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_0320_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 32kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// ENABLE
// _YES allows this packet to be sent.
// When set to _NO, this ACR packet will not be sent even if the sampling
// frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_0320_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x37)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_ACR_0441_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 44.1kHz ACR packet.  This is the CTS value.
// If Hardware measured CTS is enabled, SB1 should be set to zero.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_0441_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x38)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0_SB1_USE_HW_CTS_VAL                    _MK_ENUM_CONST(0)

// ---------------------
// HDMI_ACR_0441_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 44.1kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// If Hardware measured CTS is enabled, ACR_0441_SUBPACK_HIGH_N should be
// written with the N value for the current audio sampling frequency. 
// 
// If hardware N value selection is enabled, the N value does not need to be
// written to this register.
// 
// ENABLE
//  _YES allows this packet to be sent.
//  This should be set to _YES when hardware measured CTS is being used.
//  When set to _NO, this ACR packet will not be sent even if the sampling
//  frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_0441_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x39)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_ACR_0882_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 88.2kHz ACR packet.  This is the CTS value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_0882_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x3a)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_0882_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 88.2kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// ENABLE
// _YES allows this packet to be sent.
// When set to _NO, this ACR packet will not be sent even if the sampling
// frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_0882_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x3b)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_ACR_1764_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 176.4kHz ACR packet.  This is the CTS value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_1764_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x3c)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_1764_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 176.4kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// ENABLE
// _YES allows this packet to be sent.
// When set to _NO, this ACR packet will not be sent even if the sampling
// frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_1764_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x3d)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_ACR_0480_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 48kHz ACR packet.  This is the CTS value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_0480_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x3e)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_0480_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 48kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// ENABLE
// _YES allows this packet to be sent.
// When set to _NO, this ACR packet will not be sent even if the sampling
// frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_0480_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x3f)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_ACR_0960_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 96kHz ACR packet.  This is the CTS value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_0960_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x40)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_0960_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 96kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// ENABLE
// _YES allows this packet to be sent.
// When set to _NO, this ACR packet will not be sent even if the sampling
// frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_0960_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x41)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_ACR_1920_SUBPACK_LOW
// ---------------------
// 
// Contains bytes 1-3 of the 192kHz ACR packet.  This is the CTS value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |      SB1      |     SB2       |    SB3        |0 0 0 0 0 0 0 0| HDMI_ACR_1920_SUBPACK_LOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0  
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0                       _MK_ADDR_CONST(0x42)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_RESET_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_READ_MASK                     _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff00)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_RANGE                     15:8
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_RANGE                     23:16
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_RANGE                     31:24
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0_SB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_ACR_1920_SUBPACK_HIGH
// ---------------------
// 
// Contains bytes 4-6 of the 192kHz ACR packet.  This is the N value.
// See table 5-11 in chapter 5.3.3 in the HDMI spec for more information.
// 
// ENABLE
// _YES allows this packet to be sent.
// When set to _NO, this ACR packet will not be sent even if the sampling
// frequency defined in ACR_CTRL points to this register set.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0|     SB4       |    SB5        |    SB6        | HDMI_ACR_1920_SUBPACK_HIGH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0  
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0                      _MK_ADDR_CONST(0x43)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_RESET_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_READ_MASK                    _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_WRITE_MASK                   _MK_MASK_CONST(0x80ffffff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_RANGE                    7:0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_RANGE                    15:8
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_FIELD                    (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_RANGE                    23:16
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_SB4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_INIT_ENUM                     NO
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_CTRL
// ---------------------
// 
// REKEY
//  REKEY is the number of clocks required for HDCP rekey, starting from when
//  DE is deasserted. No HDMI packets can be sent during this time. Due to a two
//  cycle delay in hardware, REKEY should be set to two less than the desired value.
// 
// AUDIO_LAYOUT
//  AUDIO_LAYOUT controls layout (HB1[4]) of the Audio Sample Packet Header. Two
//  different layouts are supported in the HDMI spec. The hardware only supports
//  layout _2CH (2 channel audio). This should not need to be programmed beyond its 
//  init value of _2CH.
//  See Section 5.3.4 of the HDMI specification.
// 
// AUDIO_LAYOUT_SELECT
//  For projects with integrated audio codec, the AUDIO_LAYOUT information is 
//  automatically  detected by HW (default). We can override this capability and 
//  fall back on AUDIO_LAYOUT based selection by setting AUDIO_LAYOUT_SELECT to 
//  _SW_BASED.
//  If NV_CHIP_DISP_EXTENDED_AUD_FMT is not defined in projects.spec, this field has no 
//  meaning, and only AUDIO_LAYOUT field will take affect.
// 
// SAMPLE_FLAT
//  SAMPLE_FLAT controls the values of (HB2[3:0]) of the Audio Sample Packet Header
//  and should be _CLR. See Section 5.3.4 of the HDMI specification.
// 
// MAX_AC_PACKET
//  Set MAX_AC_PACKET to the maximum number of 32-pixel 
//  packets that will fit in the horizontal blanking interval. This controls the
//  maximum number of audio packets, ACR packets, GCP packets, infoframes, etc that
//  will be sent during the horizontal blanking period.
// 
//  MAX_AC_PACKET <= Floor[((HBLANK-REKEY-18)/32)]
// 
// ENABLE
//  Set to _YES to enable HDMI for this head.
//  Set to _NO to disable HDMI for this head.
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | | |           |0 0 0|         |0 0 0| |0| |0| |0|             | HDMI_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_CTRL_0  
#define HDMI_NV_PDISP_HDMI_CTRL_0                       _MK_ADDR_CONST(0x44)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x20038)
#define HDMI_NV_PDISP_HDMI_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x401f117f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x401f117f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x401f117f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_FIELD                   (_MK_MASK_CONST(0x7f) << HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_RANGE                   6:0
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_DEFAULT                 _MK_MASK_CONST(0x38)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_REKEY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

//   10:10 rw AUDIO_LAYOUT_SELECT       enum (SELECT_HW_BASED = 0x00000000,SELECT_SW_BASED = 0x00000001)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_RANGE                    8:8
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_AUDIO_LAYOUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_RANGE                     12:12
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_INIT_ENUM                 CLR
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_CLR                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_SAMPLE_FLAT_SET                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_FIELD                   (_MK_MASK_CONST(0x1f) << HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_RANGE                   20:16
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_DEFAULT                 _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_MAX_AC_PACKET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_RANGE                  30:30
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_INIT_ENUM                      NO
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CTRL_0_ENABLE_EN                     _MK_ENUM_CONST(1)

// ---------------------
// HDMI_VSYNC_KEEPOUT
// ---------------------
// 
// Defines the start and end of the VSYNC keepout period where HDMI packets should
// not be sent.  This is defined in chapter 2.7 the HDCP 1.1 spec.
// 
// END
//  Defines the end of the keepout period.  This is measured in pixels after the
//  active edge of VSYNC.  This is defined in the spec and should not need to be
//  written beyond its init value.
// 
// START
//  Defines the start of the keepout period.  This is measured in pixels after the
//  active edge of VSYNC.  This is defined in the spec and should not need to be
//  written beyond its init value.
// 
// ENABLE
//  When set to _YES, the keepout window is respected and no HDMI packets are sent in
//  the period of time between START and END.   This should be _YES.
//  When set to _NO, the keepout window is ignored and HDMI packets may be sent
//  regardless of the keepout window.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0|      START        |0 0 0 0 0 0|       END         | HDMI_VSYNC_KEEPOUT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0  
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0                      _MK_ADDR_CONST(0x45)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_RESET_VAL                    _MK_MASK_CONST(0x819a028a)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_RESET_MASK                   _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_READ_MASK                    _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_WRITE_MASK                   _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_FIELD                    (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_RANGE                    9:0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_DEFAULT                  _MK_MASK_CONST(0x28a)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SHIFT                  _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_FIELD                  (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_RANGE                  25:16
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_DEFAULT                        _MK_MASK_CONST(0x19a)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_RANGE                 31:31
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_INIT_ENUM                     YES
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_YES                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_DIS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0_ENABLE_EN                    _MK_ENUM_CONST(1)

// ---------------------
// HDMI_VSYNC_WINDOW
// ---------------------
// 
// Defines the start and end of the window of opportunity where the HDCP EESS
// signaling occurs.  This is defined in chapter 2.7 of the HDCP 1.1 spec.  
// 
// END
//  Defines the end of the window of opportunity.  This is measured in pixels after the
//  active edge of VSYNC.  This is defined in the spec and should not need to be
//  written beyond its init value.
// 
// START 
//  Defines the start of the window of opportunity.  This is measured in pixels after the
//  active edge of VSYNC.  This is defined in the spec and should not need to be
//  written beyond its init value.
// 
// ENABLE
//  _YES will allow EESS signaling during the window of opportunity.
//  _NO will prevent EESS signaling.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0|      START        |0 0 0 0 0 0|        END        | HDMI_VSYNC_WINDOW
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0  
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0                       _MK_ADDR_CONST(0x46)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_RESET_VAL                     _MK_MASK_CONST(0x82010211)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_RESET_MASK                    _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_READ_MASK                     _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_WRITE_MASK                    _MK_MASK_CONST(0x83ff03ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_FIELD                     (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_RANGE                     9:0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_DEFAULT                   _MK_MASK_CONST(0x211)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_END_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_RANGE                   25:16
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_DEFAULT                 _MK_MASK_CONST(0x201)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_RANGE                  31:31
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_INIT_ENUM                      YES
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_DIS                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0_ENABLE_EN                     _MK_ENUM_CONST(1)

// The following registers are used to send a single-byte packet intended for
// sending the general control packet as described in section 5.3.6 of the HDMI
// spec. This control packet is used to control the AVMUTE flag.
// 
// ---------------------
// HDMI_GCP_CTRL
// ---------------------
// 
// This register controls the frequency and generation of GCP packets.
// The fields of this register are identical to HDMI_AUDIO_INFOFRAME_CTRL.
// 
// All four subpackets contain the same GCP packet.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| | HDMI_GCP_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GCP_CTRL_0  
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0                   _MK_ADDR_CONST(0x47)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SECURE                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_READ_MASK                         _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x111)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_RANGE                      0:0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_INIT_ENUM                  NO
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_NO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_YES                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_DIS                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_ENABLE_EN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SHIFT                       _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_RANGE                       4:4
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_INIT_ENUM                   DIS
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_DIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_OTHER_EN                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_RANGE                      8:8
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_INIT_ENUM                  DIS
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_DIS                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_CTRL_0_SINGLE_EN                 _MK_ENUM_CONST(1)

// ---------------------
// HDMI_GCP_STATUS
// ---------------------
// 
// The SENT bit will be set to _DONE, after the first packet is sent.  After the ENABLE bit
// in INFOFRAME_CTRL is set to _NO, the SENT bit will be set to _WAITING after the start of the next 
// frame to indicate that it is safe to change the contents of the packet header and
// subpacket registers.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | HDMI_GCP_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 

// Register HDMI_NV_PDISP_HDMI_GCP_STATUS_0  //@@@ maybe rwo needed here
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0                 _MK_ADDR_CONST(0x48)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_RANGE                      0:0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_DONE                       _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GCP_STATUS_0_SENT_WAITING                    _MK_ENUM_CONST(0)

// ---------------------
// HDMI_GCP_SUBPACK
// ---------------------
// 
// This register should be written with the contents of the general control packet.
// 
// See chapter 5.3.6 of the HMDI spec for more information.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|    SB0        | HDMI_GCP_SUBPACK
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0  
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0                        _MK_ADDR_CONST(0x49)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SHIFT)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_RANGE                      7:0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_SET_AVMUTE                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0_SB0_CLR_AVMUTE                 _MK_ENUM_CONST(16)

// ---------------------
// HDMI_CHANNEL_STATUS1
// ---------------------
// 
// This register is used for debug purposes only.  Normally, the channel status
// bits encoded in the SPDIF sample stream are passed directly into the hdmi audio
// packet.  HDMI_CHANNEL_STATUS1/2 can be used to override these bits with user
// defined values.
// 
// If STATUS2_ENABLE is set to _YES, then the 40-bit contents of CHANNEL_STATUS2/1 
// is inserted into the Cl and Cr bits of the audio sample packets for audio frames
// 0-39.  Cl and Cr contain the channel status bits.  See chapter 5.3.4 of the HDMI
// spec for information on Cr and Cl.
// 
// The fields in SPDIF_CHN_STATUS1/2 correspond to the fields in CHANNEL_STATUS1/2
// for all values except for the ABCDM field.  The values read from SPDIF_CHN_STATUS1/2
// can be passed directly into the fields for CHANNEL_STATUS1/2 without any 
// manipulation.  This could be used if the user only needs to force one of the 
// fields to a specific value and leave the rest untouched.
// 
// Information on the channel status bits can be found in Chapter 5 of the 
// IEC60958-3 spec.
// 
// ABCDM
//  This is the first byte of the channel status information.  These bits have
//  several meanings.  See chapter 5.2.1 of IEC60958-3 for more information.
// 
// CODE
//  This byte defines the Category Code of the input device.  This code
//  indicates what type of equipment is generating the input.
//  See 5.3.1 of the IEC60958-3 spec for the values of codes.
// 
// SOURCE
//  Source number of the audio.
// 
// CHANNEL
//  Channel number of the audio.  The channel number inserted into channel 2 will
//  be STATUS1_CHANNEL + 1
// 
// SFREQ
//  The reported sampling frequency of the audio stream. 
// 
// ACCURACY 
//  Transmitter Clock accuracy.
//  -LVL1 High accuracy mode: Transmitted sampling frequency is within a tolerance
//        of +/-50*10^-6
//  -LVL2 Normal accuracy mode: Transmitted sampling frequency is within a
//        tolerance of +/-1000*10^-6
//  -LVL3 Variable pitch shifted clock mode: Only specially designed receivers can
//        receive the signal in this mode
//  -OTHER: Interface frame rate not matched to sampling frequency:  This is for all
//          other modes that do not have an embedded sampling frequency clock.
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | HDMI_CHANNEL_STATUS1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0  
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0                    _MK_ADDR_CONST(0x4a)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SECURE                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_RESET_VAL                  _MK_MASK_CONST(0xf2ffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_FIELD                        (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_RANGE                        7:0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_DEFAULT                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ABCDM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SHIFT                 _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_FIELD                 (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_RANGE                 15:8
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_DEFAULT                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_FIELD                       (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_RANGE                       19:16
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_DEFAULT                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SHIFT                      _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_FIELD                      (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_RANGE                      23:20
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_DEFAULT                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_FIELD                        (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_RANGE                        27:24
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_DEFAULT                      _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_SFREQ_UNDEFINED                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_FIELD                     (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_RANGE                     31:28
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_DEFAULT                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_LVL1                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_LVL2                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_LVL3                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0_ACCURACY_OTHER                     _MK_ENUM_CONST(3)

// ---------------------
// HDMI_CHANNEL_STATUS2
// ---------------------
// 
// MAX_LENGTH 
// Reports if the maximum audio sample word length is 20 bits or 24 bits.
// 
// LENGTH 
// Reports the audio sample word length of this block.  The value of these bits is
// dependent on the value of MAX_LENGTH
// 
// If MAX_LENGTH=_20 then refer to the MAX20_* defines.
// If MAX_LENTGH=_24 then refer to the MAX24_* defines.
// All other bit combinations are reserved.
// 
// ORIGINAL
//  Defines the original sampling frequency of the audio stream.
// 
// ENABLE
//  _YES: override the channel status data with the value of these registers
//  _NO: Send the original channel status data 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | HDMI_CHANNEL_STATUS2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0  
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0                    _MK_ADDR_CONST(0x4b)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_SECURE                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_RESET_VAL                  _MK_MASK_CONST(0xf1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_RESET_MASK                         _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_READ_MASK                  _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_WRITE_MASK                         _MK_MASK_CONST(0x800000ff)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_RANGE                   0:0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_MAX_LENGTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SHIFT                       _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_FIELD                       (_MK_MASK_CONST(0x7) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_RANGE                       3:1
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_UNDEF                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_16BITS                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_18BITS                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_19BITS                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_20BITS                        _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX20_17BITS                        _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_UNDEF                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_20BITS                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_22BITS                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_23BITS                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_24BITS                        _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_LENGTH_MAX24_21BITS                        _MK_ENUM_CONST(6)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_FIELD                     (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_RANGE                     7:4
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_DEFAULT                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ORIGINAL_UNDEFINED                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SHIFT)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_RANGE                       31:31
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_INIT_ENUM                   NO
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_DIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0_ENABLE_EN                  _MK_ENUM_CONST(1)

//
// HDMI_EMU0 and 1 control hdmi_decoder bfm.  They do indirect addressing.
// EMU0 is address, and EMU1 is data
// To write:
//   1. write data register with data
//   2. write address register with bit 31=1, and address in 15:0
//   3. write address register with bit 31=0
// To read:
//   1. write address register with bit 31=0 and address in 15:0
//   2. read back address register to introduce delay allowing read data to propogate
//   3. read data register
//
// 31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | HDMI_EMU0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_EMU0_0  
#define HDMI_NV_PDISP_HDMI_EMU0_0                       _MK_ADDR_CONST(0x4c)
#define HDMI_NV_PDISP_HDMI_EMU0_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_EMU0_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_EMU0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_EMU0_0_regx_SHIFT)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_RANGE                    31:0
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU0_0_regx_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// 31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | HDMI_EMU1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_EMU1_0  
#define HDMI_NV_PDISP_HDMI_EMU1_0                       _MK_ADDR_CONST(0x4d)
#define HDMI_NV_PDISP_HDMI_EMU1_0_SECURE                        0x0
#define HDMI_NV_PDISP_HDMI_EMU1_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_HDMI_EMU1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_EMU1_0_regx_SHIFT)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_RANGE                    31:0
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_0_regx_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_HDMI_EMU1_RDATA_0  
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0                 _MK_ADDR_CONST(0x4e)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_SECURE                  0x0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_FIELD                     (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SHIFT)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_RANGE                     31:0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_EMU1_RDATA_0_rdata_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_SPARE
// ---------------------
// 
// The functionality in this register was implemented as an ECO.  The interface
// will be cleaned up in future chips.
// 
// HW_CTS - If this is set to _ENABLE, Hardware measured CTS will be enabled.
//  This method is more accurate than using software controlled CTS.
//  The HDMI block will count the number of TMDS clocks that occur during the interval 
//  1/(128 * audio sample rate) and use the value as CTS and issue the ACR Packet at
//  each interval.
//  When hardware measured CTS is enabled, all ENABLE fields of ACR_CTRL must be set
//  to _NO. Also, ACR_0441_SUBPACK_HIGH_ENABLE must be set to _YES.
//  ACR_0441_SUBPACK_HIGH_N should be written with the value of N for the current
//  sampling frequency.
//  
//  The N value must also be written into AUDIO_N_VALUE (See the AUDIO register
//  section for more details).
//  
//  The value of N can be determined from the current audio sampling frequency, the 
//  current pixel clock rate, and tables 7-1. 7-2, and 7-3 in the HDMI spec.  In
//  most cases the value in the "Other" row can be used.
// 
//
// FORCE_SW_CTS:
//  When HW_CTS is ENABLE, it uses measured CTS.  However, when the audio clock / video clock ratio
//  is known, this is undesireable.  HW_CTS can't be disabled, though, due to bug .
//  When FORCE_SW_CTS=ENABLE along with HW_CTS=ENABLE, the HW_CTS is used to control transmission of
//  ACR packets, but the CTS is programmed by SW in the ACR_0441_SUBPACK_LOW registers.
//
//
// CTS_RESET_VAL
//  When an ACR packet is sent, the CTS counter is reset to the value in this field.
//  This should be set to the INIT value of 1
// 
// 
// ACR_PRIORITY
//  This controls the priority of the ACR packet with respect to Audio Sample packets.
//  This should be set to _HIGH.
//  LOW: ACR packets will have lower priority than Audio Sample packets
//  HIGH: ACR packets will have higher priority than Audio Sample packets
// 
// 
// SW needs to make sure these registers are set when audio is active:
// 
// HDMI_SPARE_HW_CTS = _HW_CTS_ENABLE
// HDMI_SPARE_CTS_RESET_VAL = 1
// HDMI_SPARE_ACR_PRIORITY = _HIGH
// ACR_CTRL_*_ENABLE = _NO
// ACR_0441_SUBPACK_HIGH_ENABLE = _YES
// ACR_0441_SUBPACK_HIGH_N = N 
// AUDIO_N_VALUE = N
// ACR_0441_SUBPACK_LOW_SB1 = _USE_HW_CTS_VAL
// 
// 
// 31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | HDMI_SPARE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 
// HDMI_SPARE:
//   0:0 rw HW_CTS          init=DISABLE
//       enum (DISABLE,ENABLE)
//   1:1 rw FORCE_SW_CTS    init=DISABLE
//       enum (DISABLE,ENABLE)
//   18:16 rw CTS_RESET_VAL init=1
//   31:31 rw ACR_PRIORITY  init=HIGH
//       enum (HIGH, LOW)

// Register HDMI_NV_PDISP_HDMI_SPARE_0  
#define HDMI_NV_PDISP_HDMI_SPARE_0                      _MK_ADDR_CONST(0x4f)
#define HDMI_NV_PDISP_HDMI_SPARE_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDMI_SPARE_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDMI_SPARE_0_RESET_VAL                    _MK_MASK_CONST(0x10000)
#define HDMI_NV_PDISP_HDMI_SPARE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_RANGE                    31:0
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_DEFAULT                  _MK_MASK_CONST(0x10000)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPARE_0_ECO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// HDMI_SPDIF_CHN_STATUS1
// ---------------------
// 
// HDMI_SPDIF_CHN_STATUS1/2 contain the value of the channel status bits extracted
// from the incoming SPDIF audio data stream.   See IEC60958-3 chapter 5 for more
// information on these fields.
// 
// USE 
// Specifies consumer use (CONSUMER) or professional (PRO) use of the channel 
// status block.  SPDIF_CHN_STATUS1/2 assumes consumer use.
// 
// TYPE 
// Specifies the type of data the audio word represents.
// -PCM: Audio sample word represents linear PCM samples
// -OTHER: Audio sample word is something other than liner PCM 
//        (ie. compressed audio)
// 
// COPYRIGHT
// Copyright status of the audio.  
// -YES: Copyright is asserted
// -NO:  Copyright is not asserted
// 
// D
// The value of these bits have different meanings based on the value of _TYPE. 
// If _TYPE==_PCM, then: 
// NO_PREEMPHASIS: 2 audio channels without pre-emphasis
// PREEMPHASIS: 2 audio channels with 50microseconds/15microseconds pre-emphasis
// All other states are reserved for future use.
// 
// MODE
// Defines one of four possible channel status formats for
// bytes 1-23 of channel status.  Currently only the value "0" is defined.  This
// format is assumed for the SPDIF_CHN_STATUS1/2.
// 
// CODE 
// This byte defines the Category Code of the input device.  This code
// indicates what type of equipment is generating the input.
// See 5.3.1 of the IEC60958-3 spec for the values of codes.
// 
// SOURCE 
// Source number of the audio.  If this value is zero then no source number
// was reported. 
// 
// CHANNEL 
// Channel number of the audio.  This reports the channel number reported
// for the first subframe of audio.  If this value is zero then the channel
// number was not reported.
// 
// SFREQ 
// This is the reported sampling frequency of the input audio stream. 
// The value UNDEFINED means that the sampling frequency was not indicated
// by the audio stream.
// 
// ACCURACY 
// Transmitter Clock accuracy.
// -LVL1 High accuracy mode: Transmitted sampling frequency is within a tolerance
//        of +/-50*10^-6
// -LVL2 Normal accuracy mode: Transmitted sampling frequency is within a
//        tolerance of +/-1000*10^-6
// -LVL3 Variable pitch shifted clock mode: Only specially designed receivers can
//        receive the signal in this mode
// -OTHER: Interface frame rate not matched to sampling frequency:  This is for all
//         other modes that do not have an embedded sampling frequency clock.
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |       |       |       |       |               |   |     | | | | HDMI_SPDIF_CHN_STATUS1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0  
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0                  _MK_ADDR_CONST(0x50)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SECURE                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_RANGE                        0:0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_WOFFSET                      0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_CONSUMER                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_USE_PRO                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SHIFT                       _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_RANGE                       1:1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_PCM                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_TYPE_OTHER                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SHIFT                  _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_RANGE                  2:2
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_YES                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_COPYRIGHT_NO                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SHIFT                  _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_FIELD                  (_MK_MASK_CONST(0x7) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_RANGE                  5:3
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_WOFFSET                        0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_NO_PREEMPHASIS                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_D_PREEMPHASIS                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SHIFT                       _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_FIELD                       (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_RANGE                       7:6
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_RANGE                       15:8
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_FIELD                     (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_RANGE                     19:16
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SOURCE_UNDEFINED                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SHIFT                    _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_FIELD                    (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_RANGE                    23:20
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_WOFFSET                  0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_CHANNEL_UNDEFINED                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_FIELD                      (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_RANGE                      27:24
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_SFREQ_UNDEFINED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SHIFT                   _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_RANGE                   31:28
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_LVL1                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_LVL2                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_LVL3                    _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0_ACCURACY_OTHER                   _MK_ENUM_CONST(3)

// ---------------------
// HDMI_SPDIF_CHN_STATUS2
// ---------------------
// 
// MAX_LENGTH 
// Reports if the maximum audio sample word length is 20 bits or 24 bits.
// 
// LENGTH 
// Reports the audio sample word length of this block.  The value of these bits is
// dependent on the value of MAX_LENGTH
// 
// If MAX_LENGTH=_20 then refer to the MAX20_* defines.
// If MAX_LENTGH=_24 then refer to the MAX24_* defines.
// All other bit combinations are reserved.
// 
// ORIGINAL
// The original sampling frequency of the audio data.  UNDEFINED indicates that the
// orginal sampling frequency was not defined
// 
// 
//  31           24 23             15         10  8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|       |     | | HDMI_SPDIF_CHN_STATUS2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0  
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0                  _MK_ADDR_CONST(0x51)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_SECURE                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_RANGE                 0:0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_WOFFSET                       0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_MAX_LENGTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_FIELD                     (_MK_MASK_CONST(0x7) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_RANGE                     3:1
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_UNDEF                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_16BITS                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_18BITS                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_19BITS                      _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_20BITS                      _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX20_17BITS                      _MK_ENUM_CONST(6)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_UNDEF                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_20BITS                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_22BITS                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_23BITS                      _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_24BITS                      _MK_ENUM_CONST(5)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_LENGTH_MAX24_21BITS                      _MK_ENUM_CONST(6)

#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SHIFT                   _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SHIFT)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_RANGE                   7:4
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0_ORIGINAL_UNDEFINED                       _MK_ENUM_CONST(0)

// HDCPRIF REGISTERS
// 
// This is the register space for the HDCP ROM interface control registers.
// These register controls writing the contents of the HDCPRIF_KEY registers
// (56 bits) into the local key store. The keys are decoded by the CD,
// which outputs them on the internal key data bus. The key registers
// are then written by overloading the priv reg bus with the key data
// when a write to either key register is executed. The key data must then be
// input into the key store using the control commands below.As no access to key
// data from public busses is allowed, all these operations are performed as
// hardware controlled functions that are initiated by software. Please see
// the dev_cd.ref manual for details on how to decrypt keys.
// 
// Typical operation is as follows:
// 
// 1) Write to the CTRL register with LOCAL_ENABLED, AUTOINC_DISABLED,
//    WRITE5_INIT, WRITE7_INIT, WRITE1_INIT, LOAD_SELECT_ZERO,
//    LOAD_ADDRESS_ZERO.
// 2) Decode the downstream KSV key data in the CD block.
// 3) Write NV_PDISP_HDCPRIF_KEY(0) and NV_PDISP_HDCPRIF_KEY(1) with zeroes.
//    This operation will be overloaded with the key data from the CD
//    block.
// 4) Write to the CTRL register with LOCAL_ENABLED, AUTOINC_ENABLED,
//    WRITE5_TRIGGER, WRITE7_INIT, WRITE1_INIT, LOAD_SELECT_ZERO,
//    LOAD_ADDRESS_ZERO. Poll for WRITE5_DONE.
// 5) Decode the downstream key in the CD block.
// 6) Write NV_PDISP_HDCPRIF_KEY(0) and NV_PDISP_HDCPRIF_KEY(1) with zeroes.
//    This operation will be overloaded with the key data from the CD
//    block.
// 7) Write to the CTRL register with LOCAL_ENABLED, AUTOINC_ENABLED,
//    WRITE7_TRIGGER, WRITE5_INIT, WRITE1_INIT, LOAD_SELECT_ZERO,
//    LOAD_ADDRESS_ZERO. Poll for WRITE7_DONE.
// 8) Repeat 5 through 7 39 more times. There are always 40 keys and one KSV
//    value.
// 
// Iff upstream key authentication is required do the following:
// 
// 9) Decode the upstream KSV key data in the CD block.
// 10) Write NV_PDISP_HDCPRIF_KEY(0) and NV_PDISP_HDCPRIF_KEY(1) with zeroes.
//     This operation will be overloaded with the key data from the CD
//     block.
// 11) Write to the CTRL register with LOCAL_ENABLED, AUTOINC_ENABLED,
//    WRITE5_TRIGGER, WRITE7_INIT, WRITE1_INIT, LOAD_SELECT_ZERO,
//    LOAD_ADDRESS_ZERO. Poll for WRITE5_DONE.
// 12) Decode the first upstream key in the CD block.
// 13) Write NV_PDISP_HDCPRIF_KEY(0) and NV_PDISP_HDCPRIF_KEY(1) with zeroes.
//     This operation will be overloaded with the key data from the CD
//     block.
// 14) Write to the CTRL register with LOCAL_ENABLED, AUTOINC_ENABLED,
//     WRITE7_TRIGGER, WRITE5_INIT, WRITE1_INIT, LOAD_SELECT_ZERO,
//     LOAD_ADDRESS_ZERO. Poll for WRITE7_DONE.
// 15) Repeat 12 through 14 39 more times. There are always 40 keys and one KSV
//     value.
// 
// This will leave the store as follows (the required format):
// 
// Byte   0 to Byte   4: downstream KSV
// Byte   5 to Byte  11: 1'st downstream key
// Byte  12 to Byte  18: 2'nd downstream key
// ...
// Byte 278 to Byte 284: 40'th downstream key
// 
// Byte 285 to Byte 289: upstream KSV
// Byte 290 to Byte 296: 1'st upstream key
// ...
// Byte 563 to Byte 569: 40'th upstream key
// 
// 

// Reserved address 82 [0x52] 
// ---------------------
// HDCPRIF_ROM_CTRL
// ---------------------
// 
// 
// This register controls the number of Ack Attempts that the Crypto-ROM 
// interface will try before timing out a Command transaction on the
// interface. This value is used to meet the tWr requirement of the Crypto-ROM,
// which limits the minimum time between these transactions. tWr is the min
// time between writes, and for Crypto-ROM operations the Commands are
// allowed to be issued two deep, so we need to wait 2 * tWr. The interface
// state machine will wait for a time of (Xp/2 * 949 * ACK_ATTEMPTS), where 
// Xp is the Xtal clock period, and 949 is the number of Xtal clock edges the
// RTL needs to see to complete an Command/Acknowledge Poll sequence. The 
// _INIT value will give a timeout of approx 18ms with a 27MHz xtal (which
// will allow us to cope with Atmel parts that are out of spec on tWr).
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                               | HDCPRIF_ROM_CTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 

// Register HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0  
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0                        _MK_ADDR_CONST(0x53)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_SECURE                         0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_FIELD                     (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_RANGE                     15:0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_DEFAULT                   _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0_ACK_ATTEMPTS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

//SOR
// Section  2.9   Serial output resource
// 
// The registers are defined as if all the sors are fully featured (e.g. dual
// link). If a feature is not supported, the register remains accessible i.e.
// writes will not hang, reads will always return the default value.
// 
// Each SOR unit consists of two sub-links designated A and B. In single link
// operation, the A and/or B sub-link is active. In dual link modes, both links
// are active. SOR units consist of either one or two links operating in the
// following combinations:
// Sub-link  A   (single link mode)
// Sub-link  B   (single link mode)
// Sub-link  AB  (dual single link copy mode)
// Sub-links A+B (dual link mode)
// Sub-links A,B (dual single link mode) planned for future enhanced zaphod mode.
// 
// Driver level control of the SOR is accomplished through methods in the core
// channel of the display engine. However, cetain aspects of SOR operation are
// chip, process, voltage, and pixel clock dependent. These need to be controlled
// via registers by the VBIOS or RM during mode configuration. In addition, the
// preset LVDS mode may occaisionally require some tweaking (to handle certain
// odd panels), so registers are provided to customize the support of LVDS.
// 
// This register reports the innate capabilities of the sor. Note that depending
// on the actual board build configuration, these values may not be exactly the
// same ones reflected in the overall capabilities structure reported through the
// class. With the exception of the last bit, the values assumed by these fields
// is automatically produced by the hw. The last bit represents the state of a
// fuse per sor that can be blown to constrain the sor to be usable only for LVDS.
// This assists the determination of security for HDCP encrypted output operation.
// If the fuse is blown for lvds only, then the sor module hardware will enforce
// this. In addition, the fuse value must be taken into account when reporting
// overall capabilities.
// NOTE: THIS REGISTER DEFINITION MUST BE KEPT COHERENT WITH DSI_SOR_CAP(i) !
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0 0| | | | |0 0 0 0| | | | | SOR_CAP
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_CAP_0  
#define HDMI_NV_PDISP_SOR_CAP_0                 _MK_ADDR_CONST(0x54)
#define HDMI_NV_PDISP_SOR_CAP_0_SECURE                  0x0
#define HDMI_NV_PDISP_SOR_CAP_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SOR_CAP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_READ_MASK                       _MK_MASK_CONST(0x80110f0f)
#define HDMI_NV_PDISP_SOR_CAP_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_RANGE                    0:0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_18_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SHIFT                    _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_RANGE                    1:1
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_LVDS_24_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SHIFT                      _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_RANGE                      2:2
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_18_TRUE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SHIFT                      _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_RANGE                      3:3
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_LVDS_24_TRUE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SHIFT                     _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_RANGE                     8:8
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_FALSE                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_A_TRUE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SHIFT                     _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_RANGE                     9:9
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_FALSE                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SINGLE_TMDS_B_TRUE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SHIFT                  _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_RANGE                  10:10
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_FALSE                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_SINGLE_TMDS_TRUE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SHIFT                 _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_RANGE                 11:11
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_FALSE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DUAL_TMDS_TRUE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_SDI_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_SDI_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_RANGE                       16:16
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_FALSE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_SDI_TRUE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_DDI_SHIFT                       _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_DDI_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_RANGE                       20:20
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_FALSE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_DDI_TRUE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SHIFT)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_RANGE                 31:31
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_FALSE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CAP_0_LVDS_ONLY_TRUE                  _MK_ENUM_CONST(1)

// This register contains bits that control the power state of the sor. For
// simplicity, the sequencer will be used to perform all power control operations
// in the sor (even in TMDS where the sequencing is relatively simple). This
// unifies the approach and makes it easier for the HW and SW to deal with the
// sor's. At boot, the SW must load and configure the sor sequencer via the
// SOR_SEQ_CTL and SOR_SEQ_INST registers below. The sequencer must be properly
// programmed for power control to work.
// NORMAL_STATE
//   Sets the normal operating state. There are two choices. Powered up and
//   powered down. To change this register, SW should load in the new value and
//   write SETTING_NEW=TRIGGER. Once the change has been successfully completed,
//   the SETTING_NEW will indicate DONE. This is the state that SW will want to
//   control in order to power up and down the interface.
// NORMAL_START
//   The execution of the powerup and powerdown sequence can be modified somewhat
//   by choosing to use either the NORM or ALT program entry point.
// SAFE_STATE
//   Sets the safe operating state. There are only two choices. Powered up and
//   powered down. To change this register, SW should load in the new value and
//   write SETTING_NEW=TRIGGER. Once the change has been successfully completed,
//   the SETTING_NEW will indicate DONE. The execution of the powerup and
//   powerdown sequence can be modified somewhat by choosing to use either the
//   standard or the alternate program entry point. This is the state that the HW
//   will use whenever it initiates the mode switch/shutdown procedure for this
//   pior. In general, this should be set to STATE_PD and left there always.
// SAFE_START
//   The execution of the powerup and powerdown sequence can be modified somewhat
//   by choosing to use either the NORM or ALT program entry point.
// HALT_DELAY
//   Once the sequencer gets to the instruction with the HALT=1, the program is
//   essentially complete i.e. the attached unit is powered up or down as was
//   requested. Some panels however, have a minimum time before their state can be
//   changed again. If the halt instruction has a non-zero delay, this bit will
//   be set while that time expires.
// MODE
//   The currently active state, normal or safe. After reset, the MODE is always
//   SAFE.
// SETTING_NEW
//   This bit is used to trigger a new setting of power mode to take effect. The
//   typical procedure might be something like:
//   1 Be sure SETTING_NEW==DONE, i.e. not already an outstanding change request.
//     (If there is an outstanding change request, SW must wait for it to
//     complete)
//   2 Update the NORMAL and SAFE power mode fields.
//   3 Write SETTING_NEW=TRIGGER
//   4 Poll for SETTING_NEW=DONE. If it doesn't happen within one frame time, then
//     SW may opt to accelerate the change by writing SOR_SEQ_CTL SWITCH=FORCE
//     (being careful not to disturb other settings in that register !).
//   ================= NV50 Implementation Specific Notes ====================
//   WARNING: The following text explains some details of this functionality
//   that are implementation specific. The recommended programming guidelines
//   already described should not require this information to the known or
//   utilized. This information is only here to aid with debug and potential
//   software workaround.  This functionality may very well change on a future
//   chip.
//   When PWR changes are triggered by hardware SETTING_NEW doesn't reflect
//   them. Consequently, if software wants to find out if sequencer is running
//   it should use SEQ_CTL_STATUS bit.
//   When PWR changes are triggered by software, SETTING_NEW == _PENDING,
//   implies a running sequencer. It's also correct to say that SETTING_NEW ==
//   _PENDING happens only because of a software triggered change and there is
//   no reason for SETTING_NEW to be set to _PENDING other than a running
//   sequencer.
//   =========================================================================
// 
// ================= NV50 Implementation Specific Notes ====================
// WARNING: The following text explains some details of this functionality
// that are implementation specific. The recommended programming guidelines
// already described should not require this information to the known or
// utilized. This information is only here to aid with debug and potential
// software workaround.  This functionality may very well change on a future
// chip.
// 
// SOR_PWR register is triple buffered on NV50. Triple buffering is important
// for the case when someone wants to change the PWR setting at a time when
// sequencer was running and was started by hw in which case SETTING_NEW will
// stay set to DONE even while sequencer was running. 
// 
// Given the fact that SEQ_PWR register is triple buffered
// (1) If software wrote this register twice while seq was running, the first
// set of settings will be overwritten. This may be a good way for software to
// overwrite the previous setting in case need arises. It must be kept in
// mind, though, that such an attempt will lead to indeterministic behaviour
// and it's not guaranteed that overwrite will happen for sure because it
// depends on the state of sequencer and rate of vblanks.
// (2) If software doesn't wait for SETTING_NEW = _DONE, all operations would
// "normally" continue to work but as a good practice, software should always
// wait for _DONE.
// =========================================================================
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | | |0| |0 0 0| |0 0 0 0 0 0| | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | SOR_PWR
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch / normal operation / shutdown

// Register HDMI_NV_PDISP_SOR_PWR_0  
#define HDMI_NV_PDISP_SOR_PWR_0                 _MK_ADDR_CONST(0x55)
#define HDMI_NV_PDISP_SOR_PWR_0_SECURE                  0x0
#define HDMI_NV_PDISP_SOR_PWR_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SOR_PWR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_RESET_MASK                      _MK_MASK_CONST(0x80030003)
#define HDMI_NV_PDISP_SOR_PWR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_READ_MASK                       _MK_MASK_CONST(0x91030003)
#define HDMI_NV_PDISP_SOR_PWR_0_WRITE_MASK                      _MK_MASK_CONST(0x80030003)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_RANGE                      0:0
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_PD                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_STATE_PU                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_RANGE                      1:1
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_NORMAL                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_NORMAL_START_ALT                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_RANGE                        16:16
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_PD                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_STATE_PU                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SHIFT                        _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_RANGE                        17:17
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_NORMAL                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_SAFE_START_ALT                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_DONE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_HALT_DELAY_ACTIVE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SHIFT                      _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_RANGE                      28:28
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_NORMAL                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_MODE_SAFE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SHIFT                       _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SHIFT)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_RANGE                       31:31
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_DONE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_PENDING                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PWR_0_SETTING_NEW_TRIGGER                     _MK_ENUM_CONST(1)

// This register contains control bits that configure certain aspects of testing
// mode of the SOR.
// TEST_ENABLE
//   To enable testing
//   0 = normal operation
//   1 = test mode   
//   In test mode test_fastclkint and test_loadpulse signals from the core are
//   used in place of the internally generated signals.
// INVD
//   Invert the data. Note that combining INVD with the choice of DSRC and TPAT
//   below permits ramp up, ramp down, walking one, walking zero, all one, all
//   zero.
// ACT_HEAD_OPMODE
//   Report the current OR operating mode.
// ATTACHED
//   Report whether the OR is currently attached to a head.
// DSRC
//   When DSRC=NORMAL, then the serializers behave normally and use the encoded
//   RGB data. When DSRC=DEBUG, the serializers load from DEBUGA0, DEBUGA1,
//   DEBUGB0, and DEBUGB1 bits instead of the normal data coming down the pipe.
//   When DSRC=TGEN, the data is taken from the built in test generator.
// TPAT
//   Selects the test generator pattern. When test generator is running, H will
//   be high for 1 in 4 repetitions (of duration 1024 clocks), V will be high for
//   4 in 16 repetitions coincident with H. Only operates when test mode is
//   enabled.
//   LO force all 0s
//   TDAT use hw fixed value ??? Brijesh what is it ???
//   RAMP test generator output ramps
//   WALK test generator output is a walking one
//   MAXSTEP 0, 1023, ...
//   MINSTEP 511, 512, ...
// ???? does test mode need to be able to 'grab' more control ????
// ???? does test pattern even make sense in the sor, should we delete it ????
// CRC
//   The source of the data for crc computation (for verification) can be either
//   before the hi-speed serializer logic, or post the hi-speed
//   seralizer/deserializer logic.
// TESTMUX[7:0]
//   Test MUX select  - output seen on PROBE
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |               | |     |0 0|   |0 0 0 0 0| |   |0| |0 0 0 0| |0| SOR_TEST
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_TEST_0  
#define HDMI_NV_PDISP_SOR_TEST_0                        _MK_ADDR_CONST(0x56)
#define HDMI_NV_PDISP_SOR_TEST_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_TEST_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_TEST_0_RESET_VAL                      _MK_MASK_CONST(0x800000)
#define HDMI_NV_PDISP_SOR_TEST_0_RESET_MASK                     _MK_MASK_CONST(0xfff30042)
#define HDMI_NV_PDISP_SOR_TEST_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_READ_MASK                      _MK_MASK_CONST(0xfff30742)
#define HDMI_NV_PDISP_SOR_TEST_0_WRITE_MASK                     _MK_MASK_CONST(0xfff30042)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_RANGE                      1:1
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_TEST_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_INVD_SHIFT                     _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_TEST_0_INVD_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_RANGE                     6:6
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_DISABLE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_INVD_ENABLE                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_RANGE                  9:8
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SLEEP                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_SNOOZE                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_ACT_HEAD_OPMODE_AWAKE                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SHIFT                 _MK_SHIFT_CONST(10)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_RANGE                 10:10
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_FALSE                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_ATTACHED_TRUE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_FIELD                     (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_TEST_0_DSRC_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_RANGE                     17:16
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_DEBUG                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_DSRC_TGEN                      _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_SHIFT                     _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_FIELD                     (_MK_MASK_CONST(0x7) << HDMI_NV_PDISP_SOR_TEST_0_TPAT_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_RANGE                     22:20
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_LO                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_TDAT                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_RAMP                      _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_WALK                      _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_MAXSTEP                   _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_SOR_TEST_0_TPAT_MINSTEP                   _MK_ENUM_CONST(5)

#define HDMI_NV_PDISP_SOR_TEST_0_CRC_SHIFT                      _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_TEST_0_CRC_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_RANGE                      23:23
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_PRE_SERIALIZE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_CRC_POST_DESERIALIZE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SHIFT                  _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_FIELD                  (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SHIFT)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_RANGE                  31:24
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_AVSS                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_CLOCKIN                        _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_PLL_VOL                        _MK_ENUM_CONST(4)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_SLOWCLKINT                     _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_AVDD                   _MK_ENUM_CONST(16)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_VDDREG                 _MK_ENUM_CONST(32)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_REGREF_VDDREG                  _MK_ENUM_CONST(64)
#define HDMI_NV_PDISP_SOR_TEST_0_TESTMUX_REGREF_AVDD                    _MK_ENUM_CONST(128)

// These registers configure the main sor pll and other frequency dependant
// controls. The value loaded is a function of the pixel clock frequency, and
// whenever pixel clock changes, these registers must be updated. In general,
// these registers will be updated during the second interrupt of a mode switch.
// PWR
//   1 = powerdown the TMDS pll
// PDBG
//   1 = powerdown the bandgap
// VCOPD
//   1 = powerdown the VCO
// PDPORT
//   1 = powerdown the output drivers
// RESISTORSEL
//   Selects the internal resistor (0) or external resistor (1).
// PULLDOWN
//  Weak pulldown enable
//  1 = 2Kohm pulldown on all outputs.
//  0 = Weak pulldown disabled.
//  Note: pulldown is also controlled by the sequencer. the pulldown is derived from an OR of 
//  NV_PDISP_SOR_PLL0_PULLDOWN and the sequencer control of pulldown. This priv reg field does 
//  not read the final pulldown value. In other words if sw writes NV_PDISP_SOR_PLL0_PULLDOWN to DISABLED
//  and sequencer pulldown is enabled, then NV_PDISP_SOR_PLL0_PULLDOWN read will return DISABLED (while
//  pulldown might be ENABLED due to sequencer control).
// VCOCAP[3:0]
//   Selects the VCO capacitor and adjusts ring oscillator inter-stage load.
// FILTER[3:0]
//   Field selects the loop filter and adjusts the filter resistor value.
// ICHPMP[3:0]
//   Specifieds additions to the charge pump current in steps of 0.375uA.
// TMDS_TERM
//   This bit is used to enable termination. Termination is only used in tmds mode
//   of operation, and may not be needed at lower operating frequencies (in which
//   case, disabling it saves power).
// TERMADJ[3:0]
//   Termination resistance control.
// LOADADJ[3:0]
//   Load pulse position adjust
// AUX0-AUX7
//   Most of these bits currently have no assigned function, but are provided to permit
//   control of possible future features of the macro.
//  AUX0 No function
//  AUX1 No function
//  AUX2 No function
//  AUX3 rotate grn channel by 1 bit to reduce tmds EMI
//  AUX4 No function
//  AUX5 No function
//  AUX6 No function
//  AUX7 No function
// ???? sor pll proper sequencing ????
//
// New signals for ap20+ TMDS_ANALOG_X4_HP_B revision:
//
// BG_V17_S[3:0]
//   Bandgap 1.7V output voltage control
// TX_REG_LOAD[1:0]
//   TX regulator default loading
//     00 -> 0.5mA (default)
//     01 -> 1.0mA
//     10 -> 1.5mA
//     11 -> 2.0mA
//
// PE_EN        
//   Pre-emphasis enable. PE_EN active only at 1080p, but turn off at 720p
//    0 -> disable
//    1 -> enable
// HALF_FULL_PE 
//   Pre-emphasis half bit time or full bit time (Note 2)
//    0 -> half bit time (default)
//    1 -> full bit time (for long trace)
// S_D_PIN_PE
//   Pre-emphasis on one single pin or on differential  pins (D+ and D-) (Note 2)
//    0 -> Single pin (default)
//    1 -> differential pins
// See also the NV_PDISP_PE_CURRENT register below.
//          
// 
// 31            24 23           16 15   12 11    8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|       |0 0 0 0|       |       |       |   | | |0| |0| | SOR_PLL0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch

// Register HDMI_NV_PDISP_SOR_PLL0_0  
#define HDMI_NV_PDISP_SOR_PLL0_0                        _MK_ADDR_CONST(0x57)
#define HDMI_NV_PDISP_SOR_PLL0_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_PLL0_0_RESET_VAL                      _MK_MASK_CONST(0x200033f)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESET_MASK                     _MK_MASK_CONST(0x3f0fff3f)
#define HDMI_NV_PDISP_SOR_PLL0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_READ_MASK                      _MK_MASK_CONST(0x3f0fff3f)
#define HDMI_NV_PDISP_SOR_PLL0_0_WRITE_MASK                     _MK_MASK_CONST(0x3f0fff3f)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL0_0_PWR_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_RANGE                      0:0
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_ON                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PWR_OFF                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_RANGE                     1:1
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_DEFAULT                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_ON                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDBG_OFF                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SHIFT                    _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_RANGE                    2:2
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_RESCIND                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOPD_ASSERT                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SHIFT                   _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_RANGE                   3:3
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_ON                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PDPORT_OFF                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SHIFT                      _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_RANGE                      4:4
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_INT                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_EXT                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_PLL0_0_RESISTORSEL_RESETV                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SHIFT                 _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_RANGE                 5:5
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL0_0_PULLDOWN_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_RANGE                   11:8
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_DEFAULT                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_VCOCAP_RESETV                  _MK_ENUM_CONST(3)

#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SHIFT                 _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_FIELD                 (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_RANGE                 15:12
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_BG_V17_S_RESETV                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_RANGE                   19:16
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_FILTER_RESETV                  _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SHIFT                   _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_RANGE                   27:24
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_DEFAULT                 _MK_MASK_CONST(0x2)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_ICHPMP_RESETV                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SHIFT                      _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_FIELD                      (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_RANGE                      29:28
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL0_0_TX_REG_LOAD_RESETV                     _MK_ENUM_CONST(0)

// 31     28     24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | |0 0 0 0|       |0 0|   |0 0 0|       | |0 0|           | SOR_PLL1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch

// Register HDMI_NV_PDISP_SOR_PLL1_0  
#define HDMI_NV_PDISP_SOR_PLL1_0                        _MK_ADDR_CONST(0x58)
#define HDMI_NV_PDISP_SOR_PLL1_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_PLL1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_RESET_MASK                     _MK_MASK_CONST(0x70f01f00)
#define HDMI_NV_PDISP_SOR_PLL1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_READ_MASK                      _MK_MASK_CONST(0x70f01f00)
#define HDMI_NV_PDISP_SOR_PLL1_0_WRITE_MASK                     _MK_MASK_CONST(0x70f01f00)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SHIFT                        _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_RANGE                        8:8
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERM_ENABLE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SHIFT                     _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_FIELD                     (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_RANGE                     12:9
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_TMDS_TERMADJ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SHIFT                  _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_FIELD                  (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_RANGE                  23:20
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_LOADADJ_CENTER                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SHIFT                    _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_RANGE                    28:28
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_INIT_ENUM                        DISABLE
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_PE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SHIFT                     _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_RANGE                     29:29
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_INIT_ENUM                 HALF
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_HALF                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_HALF_FULL_PE_FULL                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SHIFT                       _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_RANGE                       30:30
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_INIT_ENUM                   SINGLE
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_SINGLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_PLL1_0_S_D_PIN_PE_DIFFERENTIAL                        _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0| | | | | | | | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| SOR_PLL2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch

// Register HDMI_NV_PDISP_SOR_PLL2_0  
#define HDMI_NV_PDISP_SOR_PLL2_0                        _MK_ADDR_CONST(0x59)
#define HDMI_NV_PDISP_SOR_PLL2_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_PLL2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_RESET_MASK                     _MK_MASK_CONST(0xff0000)
#define HDMI_NV_PDISP_SOR_PLL2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_READ_MASK                      _MK_MASK_CONST(0xff0000)
#define HDMI_NV_PDISP_SOR_PLL2_0_WRITE_MASK                     _MK_MASK_CONST(0xff0000)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SHIFT                     _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_RANGE                     16:16
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SHIFT                     _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_RANGE                     17:17
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SHIFT                     _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_RANGE                     18:18
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SHIFT                     _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_RANGE                     19:19
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SHIFT                     _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_RANGE                     20:20
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SHIFT                     _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_RANGE                     21:21
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SHIFT                     _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_RANGE                     22:22
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SHIFT                     _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SHIFT)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_RANGE                     23:23
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_PLL2_0_AUX7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The class permits the driver to select a number of operating modes for the sor.
// Some of these modes (TMDS modes) are well defined and stable. Some modes may
// require customization by SW before they will work. These registers are used
// for that customization. The fields available for customization are:
// PD_TXDA[3:0]
//   Bitwise control to powerdown the data pins of link A. Set to DISABLE to
//   powerdown the pin.
// PD_TXDB[3:0]
//   Bitwise control to powerdown the data pins of link B. Set to DISABLE to
//   powerdown the pin.
// PD_TXCA
//   Powerdown the clock pin of link A. Set to DISABLE to powerdown the pin.
// PD_TXCB
//   Powerdown the clock pin of link B. Set to DISABLE to powerdown the pin.
// UPPER
//   Designates whether LVDS bank A is the upper, odd, or first pixel. Bank B is
//   always set to !UPPER. The serial output from UPPER=1 will be Clock and A0-A3.
//   The serial output from UPPER=0 (and DUALMODE) will be Clock and A4-A7.
//   Default is bank A has UPPER=1, bank B has UPPER=0.
// MODE[1:0]
//   Controls the digital output encoding applied to the data stream in custom
//   mode and is only used for data muxing at the input of the SOR. This field
//   does not control the TMDS macro.
//     0 LVDS
//     1 TMDS
//     2 reserved sdi TBD
//     3 reserved raw TBD
// LINKACTA
// LINKACTB
//   Enables (1) or disables (0) the digital logic of links A and B
// LVDS_EN
//   Output driver configuration for controlling the encoding of the data and the
//   output common mode control. This does not control the internal clock
//   dividers of the TMDS macro.
//     0 = TMDS
//     1 = LVDS
// DUP_SYNC
//   This field only has an effect when in LVDS mode. When asserted in LVDS mode,
//   it forces the link to use DE, HSYNC, and VSYNC for the encoding and to never
//   use RES, CNTLE, and CNTLF. RES becomes DE. CNTLE becomes HSYNC. CNTLF
//   becomes VSYNC.
// NEW_MODE
//   For backwards compatibility, set register to 0 so the old mode is used. In
//   old mode, for the second link in dual link mode, all the control bits are
//   zeroed out except for vsync. When new mode is used none of the control bits
//   of the second link for dual-link mode are zeroed out.
// BALANCED
//   For MODE = LVDS, this enables balanced encoding Balanced mode will
//   selectively invert sets of bits in the serial stream in an attempt to keep
//   the average DC value near zero. Default is unbalanced. Has no effect in
//   other modes.
// PLLDIV
//   Controls the internal clock dividers of the TMDS_MACRO by setting the
//   feedback divider for the hi-speed pll.
//     0 = divide by 7  (LVDS)
//     1 = divide by 10 (TMDS)
// ROTCLK[3:0]
//   Skews the TXC clock to come out earlier. By changing this register value,
//   you can configure the skew between output data (TX data) and output clock
//   (TXC). This field specifies the number of sclk cycles which the output
//   clock should come out earlier than its normal phase. For TMDS, sclk is 10x
//   pixel clock so ROTVAL should be between 0-9. For LVDS, sclk is 7x pixel
//   clock so ROTVAL should be between 0-7.
// ROTDAT[2:0]
//   Before encoding the 8 bits of each color channel, the 8 bits within each
//   color channel can be right rotated. All color channels are rotate by the
//   same amount. For example, if ROTDAT = 6, then input channel data
//     (r7,r6,r5,r4,r3,r2,r1,r0}
//   would become
//     {r5,r4,r3,r2,r1,r1,r7,r6}.
//   ROTDAT should be between 0 and 7.
// 
// TMDS modes of operation are standard and stable. The table below summarizes
// the fixed values the HW uses for the above fields for TMDS operating modes.
//                                             DUAL
//               SINGLE    SINGLE    SINGLE    SINGLE    DUAL
//               TMDS_A    TMDS_B    TMDS_AB   TMDS      TMDS
//               ---------------------------------------------
// PD_TXDA[2:0] |  0         7         0         0         0  |
// PD_TXDA[3]   |  1         1         1         1         1  |
// PD_TXDB[2:0] |  7         0         0         0         0  |
// PD_TXDB[3]   |  1         1         1         1         1  |
// PD_TXCA      |  0         1         0         0         0  |
// PD_TXCB      |  1         0         0         0         1  |
// UPPER        |  1         1         1         1         1  |
// MODE[1:0]    |  1         1         1         1         1  |
// LINKACTA     |  1         0         1         1         1  |
// LINKACTB     |  0         1         1         1         1  |
// LVDS_EN      |  0         0         0         0         0  |
// DUP_SYNC     |  0         0         0         0         0  |
// NEW_MODE     |  0?        1         1         1         0? |
// BALANCED     |  0         0         0         0         0  |
// PLLDIV       |  1         1         1         1         1  |
// ROTCLK[3:0]  |  0         0         0         0         0  |
// ROTDAT[2:0]  |  0         0         0         0         0  |
//               ---------------------------------------------
// 
// The first register defines the total custom mode. This is useful for defining
// possible new modes of operation as well as for test and characterization in
// the lab. Which is to say, this is a CYA register set. SW should really never
// need to use it. Also, note that if LVDS_ONLY=TRUE, then this register cannot
// be used as the HW will only permit Protocol=LVDS to be enabled. This register
// is intended to have the same format as the second register.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0|     |       |0 0| |0| | | | | | |   | |0| | |       |       | SOR_CSTM
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch

// Register HDMI_NV_PDISP_SOR_CSTM_0  
#define HDMI_NV_PDISP_SOR_CSTM_0                        _MK_ADDR_CONST(0x5a)
#define HDMI_NV_PDISP_SOR_CSTM_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_CSTM_0_RESET_VAL                      _MK_MASK_CONST(0x1c800)
#define HDMI_NV_PDISP_SOR_CSTM_0_RESET_MASK                     _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_CSTM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_READ_MASK                      _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_CSTM_0_WRITE_MASK                     _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SHIFT                        _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_RANGE                        1:1
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SHIFT                        _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_RANGE                        2:2
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SHIFT                        _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_RANGE                        3:3
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDA_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_RANGE                        4:4
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SHIFT                        _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_RANGE                        5:5
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SHIFT                        _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_RANGE                        6:6
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SHIFT                        _MK_SHIFT_CONST(7)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_RANGE                        7:7
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXDB_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_RANGE                  8:8
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_DISABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCA_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SHIFT                  _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_RANGE                  9:9
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_DISABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PD_TXCB_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SHIFT                    _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_RANGE                    11:11
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_TRUE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CSTM_0_UPPER_FALSE                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_FIELD                     (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_CSTM_0_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_RANGE                     13:12
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_LVDS                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_MODE_TMDS                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SHIFT                 _MK_SHIFT_CONST(14)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_RANGE                 14:14
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTA_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SHIFT                 _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_RANGE                 15:15
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LINKACTB_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_RANGE                  16:16
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_DISABLE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_LVDS_EN_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SHIFT                 _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_RANGE                 17:17
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_DUP_SYNC_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SHIFT                 _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_RANGE                 18:18
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_NEW_MODE_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SHIFT                 _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_RANGE                 19:19
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_BALANCED_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SHIFT                   _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_RANGE                   21:21
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_BY_7                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CSTM_0_PLLDIV_BY_10                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SHIFT                   _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_RANGE                   27:24
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTCLK_RESETV                  _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SHIFT                   _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_FIELD                   (_MK_MASK_CONST(0x7) << HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SHIFT)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_RANGE                   30:28
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CSTM_0_ROTDAT_RESETV                  _MK_ENUM_CONST(0)

// The second register defines the LVDS custom mode. This is the base from which
// all LVDS variants can be customized. This register is intended to have the same
// format as the first register.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0|     |       |0|0|0|0| | | |1| |1|0 0|1|1| |0|       |  0 0 0| SOR_LVDS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch

// Register HDMI_NV_PDISP_SOR_LVDS_0  
#define HDMI_NV_PDISP_SOR_LVDS_0                        _MK_ADDR_CONST(0x5b)
#define HDMI_NV_PDISP_SOR_LVDS_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_LVDS_0_RESET_VAL                      _MK_MASK_CONST(0x1c800)
#define HDMI_NV_PDISP_SOR_LVDS_0_RESET_MASK                     _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_LVDS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_READ_MASK                      _MK_MASK_CONST(0x7f2ffbff)
#define HDMI_NV_PDISP_SOR_LVDS_0_WRITE_MASK                     _MK_MASK_CONST(0x7f0e82f8)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SHIFT                        _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_RANGE                        1:1
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SHIFT                        _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_RANGE                        2:2
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SHIFT                        _MK_SHIFT_CONST(3)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_RANGE                        3:3
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDA_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_RANGE                        4:4
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_0_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SHIFT                        _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_RANGE                        5:5
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_1_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SHIFT                        _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_RANGE                        6:6
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_2_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SHIFT                        _MK_SHIFT_CONST(7)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_RANGE                        7:7
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_DISABLE                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXDB_3_ENABLE                       _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SHIFT                  _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_RANGE                  8:8
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCA_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SHIFT                  _MK_SHIFT_CONST(9)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_RANGE                  9:9
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_DISABLE                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PD_TXCB_ENABLE                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SHIFT                    _MK_SHIFT_CONST(11)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_RANGE                    11:11
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_DEFAULT                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_TRUE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_LVDS_0_UPPER_FALSE                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_FIELD                     (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_LVDS_0_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_RANGE                     13:12
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_MODE_LVDS                      _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SHIFT                 _MK_SHIFT_CONST(14)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_RANGE                 14:14
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTA_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SHIFT                 _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_RANGE                 15:15
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LINKACTB_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SHIFT                  _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_RANGE                  16:16
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_LVDS_EN_ENABLE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SHIFT                 _MK_SHIFT_CONST(17)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_RANGE                 17:17
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_DUP_SYNC_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SHIFT                 _MK_SHIFT_CONST(18)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_RANGE                 18:18
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_NEW_MODE_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SHIFT                 _MK_SHIFT_CONST(19)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_RANGE                 19:19
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_DISABLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LVDS_0_BALANCED_ENABLE                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SHIFT                   _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_RANGE                   21:21
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_PLLDIV_BY_7                    _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SHIFT                   _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_FIELD                   (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_RANGE                   27:24
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTCLK_RESETV                  _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SHIFT                   _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_FIELD                   (_MK_MASK_CONST(0x7) << HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SHIFT)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_RANGE                   30:28
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LVDS_0_ROTDAT_RESETV                  _MK_ENUM_CONST(0)

// The following registers are used to fetch crc's when running VGA mode tests.
// Three registers are used. Once contains the valid bit, one contains the actual
// computed crc, the third contains the error (overrun bit). Proper use of these
// registers is as follows:
// 1) poll SOR_CRCA for VALID == TRUE.
// 2) reset SOR_CRCA by writing RESET to it.
// 3) read SOR_CRCB to get the crc
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | SOR_CRCA
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: verif

// Register HDMI_NV_PDISP_SOR_CRCA_0  
#define HDMI_NV_PDISP_SOR_CRCA_0                        _MK_ADDR_CONST(0x5c)
#define HDMI_NV_PDISP_SOR_CRCA_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_CRCA_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_CRCA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_CRCA_0_VALID_SHIFT)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_RANGE                    0:0
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_TRUE                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_CRCA_0_VALID_RESETV                   _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | SOR_CRCB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: verif

// Register HDMI_NV_PDISP_SOR_CRCB_0  
#define HDMI_NV_PDISP_SOR_CRCB_0                        _MK_ADDR_CONST(0x5d)
#define HDMI_NV_PDISP_SOR_CRCB_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_CRCB_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_CRCB_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CRCB_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CRCB_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_SOR_CRCB_0_CRC_SHIFT)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_RANGE                      31:0
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CRCB_0_CRC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// This register can be used to override the SOR output resource pixels with blank
// data.
// OVERRIDE
//   Setting this field to true will override the pixel bus from the rg and output
//   black pixels instead.
// TRANSITION
//   This field controls the timing of the output resource blank override. The
//   choices are
//   IMMEDIATE The output resource will be blanked or restored to its previous
//     output data immediately.
//   NEXT_VSYNC The output resource will be blanked or restored to its previous
//     output data at the next vsync.
// STATUS
//   This read-only field returns BLANKED when the output resource is sending
//   blank pixels forced by the OVERRIDE bit, otherwise it returns NOT_BLANKED.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | | | SOR_BLANK
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch / normal operation

// Register HDMI_NV_PDISP_SOR_BLANK_0  
#define HDMI_NV_PDISP_SOR_BLANK_0                       _MK_ADDR_CONST(0x5e)
#define HDMI_NV_PDISP_SOR_BLANK_0_SECURE                        0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_SOR_BLANK_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_BLANK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define HDMI_NV_PDISP_SOR_BLANK_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_RANGE                        0:0
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_OVERRIDE_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SHIFT                      _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SHIFT)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_RANGE                      1:1
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_IMMEDIATE                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_TRANSITION_NEXT_VSYNC                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SHIFT                  _MK_SHIFT_CONST(2)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SHIFT)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_RANGE                  2:2
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_NOT_BLANKED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_BLANK_0_STATUS_BLANKED                        _MK_ENUM_CONST(1)

// Sequencer control registers for sor. Up to three pins can be assigned to an SOR
// for use in controlling the power to an attached LVDS flat panel. The meaning of
// any particular pin and whether it is actually available to this SOR is
// controlled in either the host or pcb manager. In addition, the sequencer can
// override the individual link clock and data power control pins, thereby forcing
// them all into disabled or trisate mode and it can override the DE signal from
// the RG (for TMDS mode) to force the link to become inactive.
// PU_PC
//   The program counter for the start of the powerup program sequence. Always 0.
// PU_PC_ALT
//   The alternate entry point into the powerup program sequence. Defaults to the
//   same value as PU_PC.
// PD_PC
//   The program counter for the start of the powerdown program sequence. Defaults
//   to 8, evenly dividing the available program space.
// PD_PC_ALT
//   The alternate entry point into the powerdown program sequence. Defaults to
//   the same default value as PD_PC.
// PC
//   The current value of the program counter (useful for status and debug).
// STATUS
//   Indicates if the sequencer is STOPPED or RUNNING.
// SWITCH
//   If a particular sequencer instruction is waiting for vsync to arrive,
//   writing this bit to FORCE will cause the wait condition to be satisfied
//   immediately.
//   ================= NV50 Implementation Specific Notes ====================
//   WARNING: The following text explains some details of this functionality
//   that are implementation specific. The recommended programming guidelines
//   already described should not require this information to the known or
//   utilized. This information is only here to aid with debug and potential
//   software workaround.  This functionality may very well change on a future
//   chip.
//   Once SEQ_CTL_SWITCH is set to _FORCE, it is not cleared, by hw, until
//   sequencer encounters an instruction which has a 'wait for vsync' in it or
//   the sequencer halts. This bit affects at most one instruction (including
//   the one it's currently executing).  Consequently, if the sequencer
//   program has multiple instructions that involve 'wait for vsync', sw will
//   need to set this as many times as the number of instructions for which
//   they want to skip the 'wait for vsync'. As an example consider a case
//   where the sequencer program consists of steps 1 through 4 (4 being the
//   halt instruction).
//   (i) If none of 1 through 4 have 'wait for vsync' in them, and sw sets
//   SEQ_CTL_SWITCH = _FORCE while sequencer was running, the bit will stay
//   set to _FORCE until sequencer halts after seeing instruction 4.
//   (ii) If instructions 1 and 3 don't have 'wait for vsync', while 2 and 4
//   do and sw sets SEQ_CTL_SWITCH = _FORCE while sequencer was executing
//   instruction 1 the bit will get cleared when sequencer starts executing
//   instruction 2. If sw sets the bit to _FORCE while sequencer was executing
//   instruction 2 and hadn't finished waiting for vsync, the bit would get
//   cleared immediately. If sw wants to skip the 'waits for vysnc' in both
//   instructions 2 and 4, it must set SEQ_CTL_SWITCH = _FORCE twice.
//   =========================================================================
// NOTE
//   The sequencer can begin with arbitrary phase relative to the 1 uS timer
//   that is used to advance the internal counters.  Thus the actual time delay
//   for the first event can be almost one uS less than what is requested.
//   Subsequent instructions in a chain of events do transition on 1 uS
//   boundaries, however.  If a minimum spec of "x" uS is required, then it
//   is best to program "x+1" uS of delay.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| |0| |0 0 0 0 0 0 0 0|       |       |       |       |0 0 0 0| SOR_SEQ_CTL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization / mode switch

// Register HDMI_NV_PDISP_SOR_SEQ_CTL_0  
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0                     _MK_ADDR_CONST(0x5f)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_RESET_VAL                   _MK_MASK_CONST(0x8800)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_RESET_MASK                  _MK_MASK_CONST(0x500fffff)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_READ_MASK                   _MK_MASK_CONST(0x500fffff)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_WRITE_MASK                  _MK_MASK_CONST(0x4000fff0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SHIFT                 _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_FIELD                 (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_RANGE                 3:0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_FIELD                     (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_RANGE                     7:4
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PU_PC_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SHIFT                 _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_FIELD                 (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_RANGE                 11:8
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_WOFFSET                       0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_DEFAULT                       _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_FIELD                     (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_RANGE                     15:12
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_DEFAULT                   _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PD_PC_ALT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_FIELD                    (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_RANGE                    19:16
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_PC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SHIFT                        _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_RANGE                        28:28
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_STOPPED                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_STATUS_RUNNING                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SHIFT                        _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_RANGE                        30:30
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_INIT_ENUM                    WAIT
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_WAIT                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_CTL_0_SWITCH_FORCE                        _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST0_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0                   _MK_ADDR_CONST(0x60)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST0_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST1_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0                   _MK_ADDR_CONST(0x61)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST1_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST2_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0                   _MK_ADDR_CONST(0x62)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST2_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST3
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST3_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0                   _MK_ADDR_CONST(0x63)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST3_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST4
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST4_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0                   _MK_ADDR_CONST(0x64)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST4_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST5
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST5_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0                   _MK_ADDR_CONST(0x65)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST5_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST6
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST6_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0                   _MK_ADDR_CONST(0x66)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST6_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST7
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST7_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0                   _MK_ADDR_CONST(0x67)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST7_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST8
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST8_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0                   _MK_ADDR_CONST(0x68)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST8_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INST9
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INST9_0  
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0                   _MK_ADDR_CONST(0x69)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INST9_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INSTA
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INSTA_0  
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0                   _MK_ADDR_CONST(0x6a)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTA_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INSTB
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INSTB_0  
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0                   _MK_ADDR_CONST(0x6b)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTB_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INSTC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INSTC_0  
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0                   _MK_ADDR_CONST(0x6c)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTC_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INSTD
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INSTD_0  
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0                   _MK_ADDR_CONST(0x6d)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTD_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INSTE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INSTE_0  
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0                   _MK_ADDR_CONST(0x6e)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTE_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0| | | | | | | | | | |0 0 0 0 0| |0|   |0 0|                   | SOR_SEQ_INSTF
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: boot / initialization

// Register HDMI_NV_PDISP_SOR_SEQ_INSTF_0  
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0                   _MK_ADDR_CONST(0x6f)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_SECURE                    0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_RESET_VAL                         _MK_MASK_CONST(0x1008000)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_RESET_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_READ_MASK                         _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WRITE_MASK                        _MK_MASK_CONST(0xffe0b3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_FIELD                   (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_RANGE                   9:0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_TIME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_FIELD                  (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_RANGE                  13:12
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_US                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_MS                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_WAIT_UNITS_VSYNC                  _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SHIFT                        _MK_SHIFT_CONST(15)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_RANGE                        15:15
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_FALSE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_HALT_TRUE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SHIFT                       _MK_SHIFT_CONST(21)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_RANGE                       21:21
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_A_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SHIFT                       _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_RANGE                       22:22
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_LOW                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PIN_B_HIGH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SHIFT                    _MK_SHIFT_CONST(23)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_RANGE                    23:23
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_FALSE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_DRIVE_PWM_OUT_LO_TRUE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SHIFT                        _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_RANGE                        24:24
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_ENABLE_PINS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_TRISTATE_IOS_TRISTATE                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SHIFT                  _MK_SHIFT_CONST(25)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_RANGE                  25:25
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_WOFFSET                        0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLACK_DATA_BLACK                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SHIFT                    _MK_SHIFT_CONST(26)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_RANGE                    26:26
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_WOFFSET                  0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_NORMAL                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_DE_INACTIVE                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SHIFT                     _MK_SHIFT_CONST(27)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_RANGE                     27:27
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_H_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SHIFT                     _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_RANGE                     28:28
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_BLANK_V_INACTIVE                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SHIFT                   _MK_SHIFT_CONST(29)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_RANGE                   29:29
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_NORMAL                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_ASSERT_PLL_RESETV_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SHIFT                     _MK_SHIFT_CONST(30)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_RANGE                     30:30
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_WOFFSET                   0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_NORMAL                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_POWERDOWN_MACRO_POWERDOWN                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SHIFT                        _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SHIFT)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_RANGE                        31:31
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_DISABLE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_SEQ_INSTF_0_PLL_PULLDOWN_ENABLE                       _MK_ENUM_CONST(1)

// placeholder for PWM control registers

// Reserved address 112 [0x70] 

// Reserved address 113 [0x71] 
// Test and Debug Registers
// To quickly determine if the TMDS is working properly, a running CRC stamp is
// kept which is reset at each VSYNC. For each sub-link, there are up to 40 bits
// of encoded data which has been re-parallelized from the serial data going out.
// These encoded bits of data are broken up into 3 16-bits chunks depending on
// either LVDS or TMDS encoding:
// For TMDS, the encoded data is as follows:
//    CRCH: {8'b00000000,TMDS_CLK_ENC[9:2]}
//    CRCM: {TMDS_CLK_ENC[1:0],TMDS_TX2_ENC[9:0],TMDS_TX1_ENC[9:6]}
//    CRCL: {TMDS_TX1_ENC[5:0],TMDS_TX0_ENC[9:0]}
// For LVDS, the encoded data is as follows:
//    CRCH: {8'b00000000,LVDS_CLK_ENC[6:4]}
//    CRCM: {LVDS_CLK_ENC[3:0],,LVDS_A3_ENC[6:0],LVDS_A2_ENC[6:2]}
//    CRCL: {LVDS_A2_ENC[1:0],LVDS_A1_ENC[6:0],LVDS_A0_ENC[6:0]}
// For each of these chunks, a  CRC16 is computed, CRCH for the upper 16-bit
// chunk, CRCM form the middle 16-bit chunk, and CRCL for the lower 16-bit chunk.
// The CRC16 takes in the  16-bits of encoded data plus the crc16 value of the
// previous cycle to generate the  new crc16.  The crc equation which is used is:
// x^16 + x^11 + x^4 + 1.
// At each vsync, the previous running crc16 values are captured into the vcrc
// registers and a previous crc value of all zeroes are fed into the CRC16 units.
// This means the running crc16 is reset at each vsync.
// 
// The VCRC registers for sub-link A
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                               |                               | SOR_VCRCA0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_VCRCA0_0  
#define HDMI_NV_PDISP_SOR_VCRCA0_0                      _MK_ADDR_CONST(0x72)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_VCRCA0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SHIFT)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SHIFT)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_RANGE                   31:16
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA0_0_CRCM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                               | SOR_VCRCA1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_VCRCA1_0  
#define HDMI_NV_PDISP_SOR_VCRCA1_0                      _MK_ADDR_CONST(0x73)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_VCRCA1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_VCRCA1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SHIFT)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_VCRCA1_0_CRCH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The CCRC registers contain the CRC value for the encoded link which captured
// when the trigger event occurred.
// 
// The CCRC registers for sub-link A
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                               |                               | SOR_CCRCA0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_CCRCA0_0  
#define HDMI_NV_PDISP_SOR_CCRCA0_0                      _MK_ADDR_CONST(0x74)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_CCRCA0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SHIFT)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SHIFT)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_RANGE                   31:16
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA0_0_CRCM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                               | SOR_CCRCA1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_CCRCA1_0  
#define HDMI_NV_PDISP_SOR_CCRCA1_0                      _MK_ADDR_CONST(0x75)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_CCRCA1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_CCRCA1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SHIFT)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_CCRCA1_0_CRCH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// EDATA has the encoded data for the serial channels TXC, TX3, TX2, TX1, and
// TX0. For each link, there up to 40 bits of encoded data. The encoded bits
// making up the data are as follows:
// For TMDS, the encoded data is as follows:
//    EDATA[39:0] =
//     {TMDS_CLK_ENC[9:0],
//     TMDS_TX2_ENC[9:0],
//     TMDS_TX1_ENC[9:0],
//     TMDS_TX0_ENC[9:0]}
// For LVDS, the encoded data is as follows:
//    EDATA[39:0] =
//     {5'b00000,
//     LVDS_CLK_ENC[6:0],
//     LVDS_A3_ENC[6:0],
//     LVDS_A2_ENC[6:0],
//     LVDS_A1_ENC[6:0],
//     LVDS_A0_ENC[6:0]}
// The EDATA registers can be written to when any of the trigger bits for capture
// are set high.
// 
// The EDATA registers for sub-link A
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | SOR_EDATAA0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_EDATAA0_0  
#define HDMI_NV_PDISP_SOR_EDATAA0_0                     _MK_ADDR_CONST(0x76)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_EDATAA0_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_EDATAA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_FIELD                   (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA0_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | SOR_EDATAA1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_EDATAA1_0  
#define HDMI_NV_PDISP_SOR_EDATAA1_0                     _MK_ADDR_CONST(0x77)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_EDATAA1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_EDATAA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_RANGE                   7:0
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_EDATAA1_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// There are three 16 bit counts for each sub-link (TX0, TX1, TX2)
// The count registers for sub-link A.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                               |                               | SOR_COUNTA0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_COUNTA0_0  
#define HDMI_NV_PDISP_SOR_COUNTA0_0                     _MK_ADDR_CONST(0x78)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_COUNTA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SHIFT)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SHIFT)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_RANGE                   31:16
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA0_0_TX1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                               | SOR_COUNTA1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_COUNTA1_0  
#define HDMI_NV_PDISP_SOR_COUNTA1_0                     _MK_ADDR_CONST(0x79)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_COUNTA1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_COUNTA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SHIFT)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_RANGE                   15:0
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_COUNTA1_0_TX2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The debug registers for sub-link A
// The following registers control the debug data input to the serializer. These
// bits are only relevant when TEST_ENABLE is set.
// 
// DEBUGA0 has the data for the  serial channels TXC, TX3, TX2, TX1, and TX0. For
// each link, there up to 40 bits of data to be encoded. The bits to be encoded
// which make up the data are as follows:
// For TMDS, the data to be encoded are loaded as follows:
//    {TMDS_CLK_ENC[9:0], TMDS_TX2_ENC[9:0], TMDS_TX1_ENC[9:0], TMDS_TX0_ENC[9:0]}
//   =
//    {DEBUGA1, DEBUGA0}
// For LVDS, the encoded data is as follows:
//    {5'b00000, LVDS_CLK_ENC[6:0], LVDS_A3_ENC[6:0], LVDS_A2_ENC[6:0],
//     LVDS_A1_ENC[6:0], LVDS_A0_ENC[6:0]}
//   =
//    {DEBUGA1[2:0], DEBUGA0}
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               | SOR_DEBUGA0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_DEBUGA0_0  
#define HDMI_NV_PDISP_SOR_DEBUGA0_0                     _MK_ADDR_CONST(0x7a)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_FIELD                   (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_RANGE                   31:0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA0_0_VAL_RESETV                  _MK_ENUM_CONST(0)

// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               | SOR_DEBUGA1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_DEBUGA1_0  
#define HDMI_NV_PDISP_SOR_DEBUGA1_0                     _MK_ADDR_CONST(0x7b)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_FIELD                   (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_RANGE                   7:0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_DEBUGA1_0_VAL_RESETV                  _MK_ENUM_CONST(0)

// TRIG specifies the number of pixel clock cycles after the previous VSYNC was
// detected to capture state data into IDATA, EDATA, CNT, and CCRC. After the
// trigger has captured data, the trigger gets reset with the next VSYNC and
// waits TRIG pixel cycles to capture data again. If the TRIG value is larger
// than the number of cycles between consecutive VSYNC's, then the trigger is
// not reset while it is still pending to capture data. Once the data have been
// captured, the trigger is reset with the following VSYNC to capture data
// again. If TRIG is all zeros, then the trigger is disabled and no capturing
// occurs.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|                                               | SOR_TRIG
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_TRIG_0  
#define HDMI_NV_PDISP_SOR_TRIG_0                        _MK_ADDR_CONST(0x7c)
#define HDMI_NV_PDISP_SOR_TRIG_0_SECURE                         0x0
#define HDMI_NV_PDISP_SOR_TRIG_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_SOR_TRIG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_FIELD                      (_MK_MASK_CONST(0xffffff) << HDMI_NV_PDISP_SOR_TRIG_0_VAL_SHIFT)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_RANGE                      23:0
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffff)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_TRIG_0_VAL_RESETV                     _MK_ENUM_CONST(0)

// The mode switch monitor is used for hw debug only. To use, the test should
// set the CTL bit to CLEAR and then to RUN. At the end of the test, the
// register can be read. The various fields indicate the number of times the
// following conditions occured:
// 
// crc enable went from false to true
// crc enable went from true to false
// data enable went from false to true
// data enable went from true to false
// 
// All counts are 4 bits, so the count will clamp at 15.
// 
// 31            24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|       |       |       |       | SOR_MSCHECK
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// Usage: debug

// Register HDMI_NV_PDISP_SOR_MSCHECK_0  
#define HDMI_NV_PDISP_SOR_MSCHECK_0                     _MK_ADDR_CONST(0x7d)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_SECURE                      0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_SOR_MSCHECK_0_RESET_VAL                   _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_READ_MASK                   _MK_MASK_CONST(0x8000ffff)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_WRITE_MASK                  _MK_MASK_CONST(0x80000000)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_FIELD                        (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_RANGE                        3:0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_F2T_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_FIELD                        (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_RANGE                        7:4
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CRC_ENABLE_T2F_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_FIELD                       (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_RANGE                       11:8
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_F2T_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SHIFT                       _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_FIELD                       (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_RANGE                       15:12
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_DATA_ENABLE_T2F_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SHIFT                   _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SHIFT)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_RANGE                   31:31
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_WOFFSET                 0x0
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_CLEAR                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_MSCHECK_0_CTL_RUN                     _MK_ENUM_CONST(1)

// TMDS per-lane I/O current control
//
// Although each control is specified as 8b below, making it easy to
// set the value in hex, really only the 6 lsbs of each lane are used.
//
//   000000 ->  1.500 mA
//   000001 ->  1.875 mA
//     ...
//   (each increment is an additional 0.375 mA)
//     ...
//   111110 -> 24.750 mA
//
// By default, FUSE_OVERRIDE is FALSE, meaning that the TMDS current control
// is driven via calibration data stored in the fuse block.  Software can
// override these defaults by programming FUSE_OVERRIDE to TRUE, and setting
// each LANEn field to the appropriate value (most likely dictated by a
// system HW engineer).
//
// 31             24 23           16 15            8 7            0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |               |               |               |               |  SOR_LANE_DRIVE_CURRENT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 

// Register HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0  
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0                  _MK_ADDR_CONST(0x7e)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_SECURE                   0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_RESET_VAL                        _MK_MASK_CONST(0x20202020)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_RESET_MASK                       _MK_MASK_CONST(0xbf3f3f3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_READ_MASK                        _MK_MASK_CONST(0xbf3f3f3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf3f3f3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_FIELD                      (_MK_MASK_CONST(0x3f) << HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_RANGE                      5:0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SHIFT                      _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_FIELD                      (_MK_MASK_CONST(0x3f) << HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_RANGE                      13:8
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_FIELD                      (_MK_MASK_CONST(0x3f) << HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_RANGE                      21:16
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_FIELD                      (_MK_MASK_CONST(0x3f) << HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_RANGE                      29:24
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_DEFAULT                    _MK_MASK_CONST(0x20)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_LANE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_SHIFT)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_RANGE                      31:31
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_WOFFSET                    0x0
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_INIT_ENUM                  FALSE
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0_FUSE_OVERRIDE_TRUE                       _MK_ENUM_CONST(1)

// AUDIO REGISTERS
// 
// 
// This is the register space for the spdif audio decoding block.
// Please refer IEC60958-1 for general and IEC60958-3 for consumer spec,
// both of these spec can be found under \\netapp-hq\archive\specs\audio\SPDIF
// iec60958-1{ed2.0}en.pdf
// iec60958-3{ed2.0}en.pdf
// For HDMI, the spec can be found \\netapp-hq\archive\specs\HDMI
// HDMI_Specification_1.1.pdf
// 
// 
// ---------------------
// AUDIO_DEBUG0
// ---------------------
// 
// This register is meant for debugging. It indicates various possible errors in
// the incoming SPDIF stream or fifo overflows. _NO indicates that no error of this
// type has occured.  _YES indicates that an error of the given type occured at least
// once.
// 
// This is a write-1-to-clear register, i.e. to clear the _ERROR bits, just
// write _RESET to the bit you want to clear.
// 
// 
// THRESHOLD_ERROR
// When THRESHOLD_LOW is bigger than THERSHOLD_HIGH, this bit will be
// set. This indicates the the internal state machine has reached an invalid
// state likely due to glitches in the input or the input being
// disconnected/reconnected.
// 
// HA/HB_FIFO_ERROR
// The data is passed from the audio to the HDMI block via an async fifo. This bit
// indicates that the fifo is full. There is one bit for each head.
// This is an indication of HDMI unit does not drain away the audio sample
// data fast enough. We should only be looking at the bit for the head currently
// running HDMI. The bit for the other head will always be set since that fifo will never
// be drained.
// 
// FRAME_ERROR
// A block should have 192 frames. When an non-192 frames' block is
// detected this bit will be set. Again, this indicates a problem with
// the incoming SPDIF stream.
// 
// BITS_ERROR 
// A frame should have 56 bits audio sample + 8 bits preamble. If a non
// 56 bits audio sample is detected in a frame, this bit will be set.
// 
// OVERFLOW_ERROR
// If the spdif input stream is floating, the 10 bits pulse width counter
// will be overflowed, then this bit will be set.  See OVERFLOW_TH for detail.
// 
// PREAMBLE_ERROR 
// A frame should have 56 bits audio sample + 8 bits preamble. If there
// is no valid preamble for a given sample, this bit will be set.
// 
//  31           24       20      16      12      8       4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| |0 0 0| |0 0 0| |0 0|0| |0 0 0| |0 0 0| |0 0 0| | AUDIO_DEBUG0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_DEBUG0_0  
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0                    _MK_ADDR_CONST(0x7f)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_RESET_MASK                         _MK_MASK_CONST(0x1111111)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_READ_MASK                  _MK_MASK_CONST(0x1111111)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_WRITE_MASK                         _MK_MASK_CONST(0x1111111)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_RANGE                      0:0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_NO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_YES                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_THRESHOLD_ERROR_RESETV                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SHIFT                        _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_RANGE                        4:4
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HA_FIFO_ERROR_RESETV                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SHIFT                        _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_RANGE                        8:8
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_HB_FIFO_ERROR_RESETV                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SHIFT                  _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_RANGE                  12:12
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_WOFFSET                        0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_NO                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_YES                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_FRAME_ERROR_RESETV                 _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_RANGE                   16:16
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_NO                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_YES                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_BITS_ERROR_RESETV                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SHIFT                       _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_RANGE                       20:20
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_OVERFLOW_ERROR_RESETV                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_RANGE                       24:24
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_NO                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_YES                 _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_DEBUG0_0_PREAMBLE_ERROR_RESETV                      _MK_ENUM_CONST(1)

// ---------------------
// AUDIO_DEBUG1
// ---------------------
// 
// OVERFLOW_TH (bit 9:0)
// There is a 10 bits counter running on dispclk_audio_fs and counting
// spdif's input pulse length.  The maximum pulse length count is 305,
// when dispclk=416MHz and fs=32KHz.  If someone unpluged the spdif
// input connector, this counter will count above 305 (0x131) and then
// overflow eventually. OVERFLOW_TH is the threshold that being used to
// conclude when the spdif input is being unpluged or floating.  If the
// 10 bits counter is larger or equal to OVERFLOW_TH, then OVERFLOW_ERROR
// bit will be set.
// 
// SW should not need to program this register to anything but its
// init value.  The init value is the maximum value that the 10 bit counter
// can reach before overflowing.
// 
// PACKET_NOISE_FILTER_ENABLE
// A register delays packets long enough to determine if the packet was of a
// legitimate length.  If a packet contains more than 56 bits, we will drop the
// packet and flag an error condition NV_PDISP_AUDIO_DEBUG0_PREAMBLE_ERROR =
// _YES.  This register is included as a CYA to allow us to disable the packet
// delay and dropping functionality.
//  When ENABLE is _YES, bad audio packets will be dropped and preamble errors flagged
//  When ENABLE is _NO, bad audio frames will be sent through as is.
// 
// PREAMBLE_RECOVER_CYA
// When YES, audio recover circuit accepts a new preamble and audio sample even when it arrives
// unexpectedly (i.e., before previous sample has completed.)  NO restores original g94 behavior, which is 
// to drop the new sample.  SW should not need to change this bit.
// 
//  31           24 23              15          9   7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0 0 0 0|                   | AUDIO_DEBUG1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_DEBUG1_0  
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0                    _MK_ADDR_CONST(0x80)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_RESET_VAL                  _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_RESET_MASK                         _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_READ_MASK                  _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_WRITE_MASK                         _MK_MASK_CONST(0x800103ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_FIELD                  (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_RANGE                  9:0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_WOFFSET                        0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_DEFAULT                        _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_OVERFLOW_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_RANGE                   16:16
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_DEFAULT                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_NO                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PACKET_NOISE_FILTER_ENABLE_YES                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_RANGE                 31:31
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_WOFFSET                       0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_DEFAULT                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_INIT_ENUM                     YES
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG1_0_PREAMBLE_RECOVER_CYA_YES                   _MK_ENUM_CONST(1)

// ---------------------
// AUDIO_DEBUG2
// ---------------------
// 
// There is an LFSR (linear feedback shift register) that can generate pseudo-
// random data to feed the output fifo rather than use the incoming SPDIF stream.
// This is useful for testing in emulation or bringup; a feature that SW shouldnt
// worry about.
// 
// LFSR_COUNT 
// LFSR_COUNT is the rate of filling LFSR data into the fifo.  The rate needs
// to be close to actual spdif data input rate, which is depended on fs
// (audio sampling freq).  Set LFSR_COUNT according to the following table:
// 
// For dispclk_audio_fs = 416Mhz:
// fs =  32.0KHz, LFSR_COUNT = 0x32DC 
// fs =  44.1KHz, LFSR_COUNT = 0x24E8
// fs =  48.0KHz, LFSR_COUNT = 0x21E8 
// fs =  88.2KHz, LFSR_COUNT = 0x1274 
// fs =  96.0KHz, LFSR_COUNT = 0x10F4 
// fs = 176.4KHz, LFSR_COUNT = 0x093A 
// fs = 192.0KHz, LFSR_COUNT = 0x087A 
// 
// For dispclk_audio_fs = 277Mhz:
// fs =  32.0KHz, LFSR_COUNT = 0x21EB 
// fs =  44.1KHz, LFSR_COUNT = 0x189A
// fs =  48.0KHz, LFSR_COUNT = 0x169B 
// fs =  88.2KHz, LFSR_COUNT = 0x0C4D 
// fs =  96.0KHz, LFSR_COUNT = 0x0B4D 
// fs = 176.4KHz, LFSR_COUNT = 0x0626 
// fs = 192.0KHz, LFSR_COUNT = 0x05A6 
// 
// CHANNEL_STATUS
// This bit does not do anything right now, since the channel status bit
// is generated on HDMI side.
// 
// USER 
// This is the user bit that is going into fifo when LFSR_DATA_EN is set.
// 
// VALIDITY 
// This is the validity bit that is going into fifo when LFSR_DATA_EN is set.
// 
// LFSR_DATA_EN 
// When this bit is set, fifo will be filled with LFSR (Linear
// Feedback Shift Register) data and ingore incoming spdif input stream.
// LFSR will generate psedu random data in following pattern:
// 
// F->E->C->8->1->2->4->9->3->6->D->A->5->B->7->F->E.....
// 
// 
//  31            24      20      16              8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0| |0 0 0| |0 0 0| |                               | AUDIO_DEBUG2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_DEBUG2_0  
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0                    _MK_ADDR_CONST(0x81)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_RESET_VAL                  _MK_MASK_CONST(0x21e8)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_RESET_MASK                         _MK_MASK_CONST(0x8111ffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_READ_MASK                  _MK_MASK_CONST(0x8111ffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_WRITE_MASK                         _MK_MASK_CONST(0x8111ffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_FIELD                   (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_RANGE                   15:0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_DEFAULT                 _MK_MASK_CONST(0x21e8)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_RANGE                       16:16
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_CHANNEL_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SHIFT                 _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_RANGE                 20:20
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_WOFFSET                       0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_USER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_RANGE                     24:24
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_VALIDITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_FIELD                 (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SHIFT)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_RANGE                 31:31
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_WOFFSET                       0x0
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_NO                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_DEBUG2_0_LFSR_DATA_EN_YES                   _MK_ENUM_CONST(1)

// When a B preamble (A B preamble is an indicator of the start of a frame in SPDIF)
// is detected, a counter that is running on dispclk_audio_fs will count the number
// of clocks needed for the 8 HALFs (or 4 bits) B preamble length and compare
// against each of FSx_LOW and FSx_HIGH.  (where x goes from  1->7, one entry per
// audio frequency)
// 
// For one the 7 cases, we will have the case that:
// FSx_LOW <= 8 HALF count <= FSx_HIGH
// and the hardware will report that the incoming stream is running at frequncy 'x'
// in the AUDIO_CNTRL0_SAMPLING_FREQ register field.
// 
// FS1 is for fs =  32.0KHz.
// FS2 is for fs =  44.1KHz.
// FS3 is for fs =  48.0KHz.
// FS4 is for fs =  88.2KHz.
// FS5 is for fs =  96.0KHz.
// FS6 is for fs = 176.4KHz.
// FS7 is for fs = 192.0KHz.
// 
// The formula to compute 8 HALFs is following:
// 8 HALFs = 8 * hdmi_audio_clk / (fs * 128)
// The value programmed in FSx_HIGH should be 8 HALF count + 10
// The value programmed in FSx_LOW  should be 8 HALF count - 10
// 
//     
// For example:
// if the audio sample frequency is 32kHz and dispclk_audio_fs is 216 Mhz,
// then the 8 HALFs (or 4 bits) preamble length is:
// 8 HALFs = 8 * 216.0Mhz / (32.0 kHz * 128)
//         = 421 (or 422) 
// So, when FS1_LOW = 412 (0x19c) and FS1_HIGH = 430 (0x1ae), the
// 412 <= 8 HALFs <= 430 condition will be true.  And
// AUDIO_CNTRL0_SAMPLING_FREQ will be equal to _32_0KHZ, which means 32kHz of
// audio sampling frequency is detected.
// 
// The init values of the registers below are based on a hdmi_audio_clk of 216 MHz,
// and SW should reprogram these every time that changes (which should not happen.)
// 
// 
// ---------------------
// AUDIO_FS1
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 32kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 32kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS1_0  
#define HDMI_NV_PDISP_AUDIO_FS1_0                       _MK_ADDR_CONST(0x82)
#define HDMI_NV_PDISP_AUDIO_FS1_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS1_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS1_0_RESET_VAL                     _MK_MASK_CONST(0x1ae019c)
#define HDMI_NV_PDISP_AUDIO_FS1_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_DEFAULT                   _MK_MASK_CONST(0x19c)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x1ae)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS1_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_FS2
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 44.1kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 44.1kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS2_0  
#define HDMI_NV_PDISP_AUDIO_FS2_0                       _MK_ADDR_CONST(0x83)
#define HDMI_NV_PDISP_AUDIO_FS2_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS2_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS2_0_RESET_VAL                     _MK_MASK_CONST(0x13b0129)
#define HDMI_NV_PDISP_AUDIO_FS2_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_DEFAULT                   _MK_MASK_CONST(0x129)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x13b)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS2_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_FS3
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 48kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 48kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS3
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS3_0  
#define HDMI_NV_PDISP_AUDIO_FS3_0                       _MK_ADDR_CONST(0x84)
#define HDMI_NV_PDISP_AUDIO_FS3_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS3_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS3_0_RESET_VAL                     _MK_MASK_CONST(0x1220110)
#define HDMI_NV_PDISP_AUDIO_FS3_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_DEFAULT                   _MK_MASK_CONST(0x110)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x122)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS3_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_FS4
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 88.2kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 88.2kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS4
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS4_0  
#define HDMI_NV_PDISP_AUDIO_FS4_0                       _MK_ADDR_CONST(0x85)
#define HDMI_NV_PDISP_AUDIO_FS4_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS4_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS4_0_RESET_VAL                     _MK_MASK_CONST(0x9f0093)
#define HDMI_NV_PDISP_AUDIO_FS4_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_DEFAULT                   _MK_MASK_CONST(0x93)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x9f)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS4_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_FS5
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 96kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 96kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS5
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS5_0  
#define HDMI_NV_PDISP_AUDIO_FS5_0                       _MK_ADDR_CONST(0x86)
#define HDMI_NV_PDISP_AUDIO_FS5_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS5_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS5_0_RESET_VAL                     _MK_MASK_CONST(0x920086)
#define HDMI_NV_PDISP_AUDIO_FS5_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_DEFAULT                   _MK_MASK_CONST(0x86)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x92)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS5_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_FS6
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 176.4kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 176.4kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS6
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS6_0  
#define HDMI_NV_PDISP_AUDIO_FS6_0                       _MK_ADDR_CONST(0x87)
#define HDMI_NV_PDISP_AUDIO_FS6_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS6_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS6_0_RESET_VAL                     _MK_MASK_CONST(0x4e004a)
#define HDMI_NV_PDISP_AUDIO_FS6_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_DEFAULT                   _MK_MASK_CONST(0x4a)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x4e)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS6_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_FS7
// ---------------------
// 
// LOW
//  Low threshold (in dispclk periods) for 192kHz audio detection.
// 
// HIGH
//  High threshold (in dispclk periods) for 192kHz audio detection.
// 
//  31      27            20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0|                       | AUDIO_FS7
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_FS7_0  
#define HDMI_NV_PDISP_AUDIO_FS7_0                       _MK_ADDR_CONST(0x88)
#define HDMI_NV_PDISP_AUDIO_FS7_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_FS7_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_FS7_0_RESET_VAL                     _MK_MASK_CONST(0x480044)
#define HDMI_NV_PDISP_AUDIO_FS7_0_RESET_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_READ_MASK                     _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_WRITE_MASK                    _MK_MASK_CONST(0xfff0fff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_FIELD                     (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_RANGE                     11:0
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_DEFAULT                   _MK_MASK_CONST(0x44)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_LOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_FIELD                    (_MK_MASK_CONST(0xfff) << HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_RANGE                    27:16
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_DEFAULT                  _MK_MASK_CONST(0x48)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_FS7_0_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_PULSE_WIDTH
// ---------------------
// 
// This is a status only register used for debugging.
// 
// HALF 
// Because spidf input stream is in biphase coding, a 32 bit sub-frame is
// broken down to 64 states.  HALF (half bit or 1 state) is the number of
// dispclk_audio_fs periods for a minimum pulse length that can be measured on the spdif
// input stream at any given audio fs.
// 
// e.g. HALF = dispclk_audio_fs / (fs * 128)
//     
// THREE_HALF
// THREE_HALF is the number of dispclk_audio_fs periods for the maximum pulse 
// length in the spdif input stream. THREE_HALF should be approximately 3 times of
// HALF, this only happen in B, M or W preamble.
// 
// COUNT2LOCK 
// If LOCK is set, COUNT2LOCK is number of frames to skip before locking down
// the HALF and THREE_HALF values.  This field has no effect if LOCK is not set.
// 
// LOCK 
// If LOCK is set, it locks down the HALF and THREE_HALF values.  If LOCK
// is clear, then HALF and THREE_HALF are updated every frame (B or M preamble)
// Setting LOCK means that the hardware will not detect changes in speeds of the
// incoming audio stream.
// This mode should not be used by software. It is meant as a debugging tool.
// 
// 
//  31    28      24    21                12    9   7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0| |0 0|   |0 0|                   |0 0|                   | AUDIO_PULSE_WIDTH
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0  
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0                       _MK_ADDR_CONST(0x89)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_SECURE                        0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_RESET_VAL                     _MK_MASK_CONST(0x1000000)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_RESET_MASK                    _MK_MASK_CONST(0x133ff3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_READ_MASK                     _MK_MASK_CONST(0x133ff3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_WRITE_MASK                    _MK_MASK_CONST(0x13000000)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_FIELD                    (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_RANGE                    9:0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_HALF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_FIELD                      (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_RANGE                      21:12
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_THREE_HALF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SHIFT                      _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_FIELD                      (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_RANGE                      25:24
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_DEFAULT                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_COUNT2LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SHIFT                    _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SHIFT)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_RANGE                    28:28
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_NO                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0_LOCK_YES                      _MK_ENUM_CONST(1)

// ---------------------
// AUDIO_THRESHOLD
// ---------------------
// 
// This is a status only register which is useful for debugging. It provides
// information about some characterisitics of the SPDIF stream.
// 
// THRESHOLD_LOW 
// THRESHOLD_LOW is 1.5 times of HALF.  If a spdif pulse is less than or
// equal to THRESHOLD_LOW, then a bit '1' is detected.
// 
// THRESHOLD_HIGH
// THRESHOLD_HIGH is 2.5 times of HALF.  If a spdif pulse is less than or
// equal to THRESHOLD_HIGH and bigger than THRESHOLD_LOW, then a bit '0'
// is detected.
// 
// 
//  31      27    24    21               12     9   7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0|                   |0 0|                   | AUDIO_THRESHOLD
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_THRESHOLD_0  
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0                 _MK_ADDR_CONST(0x8a)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_RESET_MASK                      _MK_MASK_CONST(0x3ff3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_READ_MASK                       _MK_MASK_CONST(0x3ff3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_FIELD                       (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SHIFT)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_RANGE                       9:0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_LOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SHIFT                      _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_FIELD                      (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SHIFT)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_RANGE                      21:12
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_THRESHOLD_0_HIGH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_CNTRL0
// ---------------------
// 
// ERROR_TOLERANCE 
// Because the (dispclk_audio_fs / audio sampling frequency) is a non-integer 
// in general and due to the spdif input stream's jitter, THREE_HALF is not
// exactly equal to 3 times of HALF. ERROR_TOLERANCE is the error count
// in dispclk periods allowed for 3 x HALF vs THREE_HALF. Based on simulation,
// the value of 4 to 7 is a good value when dispclk_audio_fs = 416Mhz.
// It is anticipated that SW doesn't need to change this field from its init value.
// 
// SOFT_RESET
// Reset the frame_counter and wait for the next B preamble to resume the
// audio data transfer. This is intended to clear registers in case the HW ends
// up in a bad state, and should only be used for debug.
//     
// SOFT_RESET_ALL
// Reset all register in audio block.  This is currently a placeholder and is not
// implemented.
// 
// SAMPLING_FREQ 
// This will reports the incoming spdif audio stream sampling
// frequency  HDMI spec only support 7 audio sample frequency (fs), 
// anything other than those 7 fs, it will be reported as UNKNOWN.
// See HDMI 1.1 spec Table 7-4 (page 77)
// 
// SOURCE_SELECT
// Determines whether to use the SPDIF or Azalia (HDAL) audio input.
// This field has no affect on chips without the HDAL input.
// The default is AUTO: selects SPDIF audio until the HDAL audio input is initialized by the
// external controller
// 
// FRAMES_PER_BLOCK 
// FRAMES_PER_BLOCK is number of frames per block.  By spec each block
// has 192 (0xC0) frames.
// 
// 
//  31           24       20      16              8 7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |               |0 0 0 0|       |0 0 0 0 0 0 0| |               | AUDIO_CNTRL0
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_CNTRL0_0  
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0                    _MK_ADDR_CONST(0x8b)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SECURE                     0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_WORD_COUNT                         0x1
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_RESET_VAL                  _MK_MASK_CONST(0xc0000006)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_RESET_MASK                         _MK_MASK_CONST(0xff3011ff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_READ_MASK                  _MK_MASK_CONST(0xff3f11ff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_WRITE_MASK                         _MK_MASK_CONST(0xff3011ff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_RANGE                      7:0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_WOFFSET                    0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_DEFAULT                    _MK_MASK_CONST(0x6)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_ERROR_TOLERANCE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_RANGE                   8:8
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_WOFFSET                 0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ASSERT                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_DEASSERT                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SHIFT                       _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_RANGE                       12:12
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_WOFFSET                     0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_ALL_ASSERT                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOFT_RESET_ALL_ALL_DEASSERT                        _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SHIFT                        _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FIELD                        (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_RANGE                        19:16
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_UNKNOWN                      _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_32KHZ                   _MK_ENUM_CONST(3)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_44_1KHZ                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_48KHZ                   _MK_ENUM_CONST(2)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_88_2KHZ                 _MK_ENUM_CONST(8)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_96KHZ                   _MK_ENUM_CONST(10)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_176_4KHZ                        _MK_ENUM_CONST(12)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SAMPLING_FREQ_FREQ_192KHZ                  _MK_ENUM_CONST(14)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_SHIFT                        _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_FIELD                        (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_RANGE                        21:20
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_WOFFSET                      0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_AUTO                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_SPDIF                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_SOURCE_SELECT_HDAL                 _MK_ENUM_CONST(2)

#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SHIFT                     _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SHIFT)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_RANGE                     31:24
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_DEFAULT                   _MK_MASK_CONST(0xc0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_CNTRL0_0_FRAMES_PER_BLOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// AUDIO_N
// ---------------------
// 
// N_VALUE 
// N_VALUE is the N parameter in HDMI Audio Clock Regeneration
// Packet.  This value should be written when Hardware measured CTS is enabled.
// The correct N value can be read from tables 7-1, 7-2, and 7-3 in the HDMI spec.
// 
// N_RESET
// N_RESET is reset for N counter, If software is controlling the value of N,
// every time the audio stream changes sampling freq (fs), software (RM) need to reset the
// N counter by writing _ASSERT to N_RESET and follow by writing a _DEASSERT to N_RESET.  
// 
// 1) set N_RESET = _ASSERT
// 2) modify N value registers
// 3) set N_RESET = _DEASSERT
// 
// Modifying N_VALUE can be done in step 1.
// 
// N_GENERATE 
// N_GENERATE controls how the audio block generates the 128*fs/N
// pulse, which is related to CTS.  The detail of CTS can be found in
// HDMI 1.1 spec Chapter 7.  This bit is strictly for debugging purpose
// only.
//  _NORMAL: This method increments the CTS counter a variable number of times based
//  on the length of the SPDIF pulse.
//  _ALTERNATE: This method attempts to recreate the 128*fs clock and increments the
//  CTS counter at regular intervals based on HALF.
// 
// N_LOOKUP
// This must be set to _DISABLE.
// 
//  31      27    24      20      16        11      7     4       0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0| |0 0 0| |0 0 0| |                                       | AUDIO_N
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-' 
// 

// Register HDMI_NV_PDISP_AUDIO_N_0  
#define HDMI_NV_PDISP_AUDIO_N_0                 _MK_ADDR_CONST(0x8c)
#define HDMI_NV_PDISP_AUDIO_N_0_SECURE                  0x0
#define HDMI_NV_PDISP_AUDIO_N_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_AUDIO_N_0_RESET_VAL                       _MK_MASK_CONST(0x1000000)
#define HDMI_NV_PDISP_AUDIO_N_0_RESET_MASK                      _MK_MASK_CONST(0x111fffff)
#define HDMI_NV_PDISP_AUDIO_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_READ_MASK                       _MK_MASK_CONST(0x111fffff)
#define HDMI_NV_PDISP_AUDIO_N_0_WRITE_MASK                      _MK_MASK_CONST(0x111fffff)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_FIELD                     (_MK_MASK_CONST(0xfffff) << HDMI_NV_PDISP_AUDIO_N_0_VALUE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_RANGE                     19:0
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_WOFFSET                   0x0
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0xfffff)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_SHIFT                    _MK_SHIFT_CONST(20)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_N_0_RESETF_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_RANGE                    20:20
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_ASSERT                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_N_0_RESETF_DEASSERT                 _MK_ENUM_CONST(0)

#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SHIFT                  _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_RANGE                  24:24
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_WOFFSET                        0x0
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_NORMAL                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_AUDIO_N_0_GENERATE_ALTERNATE                      _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SHIFT                    _MK_SHIFT_CONST(28)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SHIFT)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_RANGE                    28:28
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_WOFFSET                  0x0
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_ENABLE                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_AUDIO_N_0_LOOKUP_DISABLE                  _MK_ENUM_CONST(0)

// placeholder for NV_PDISP_AUDIO_NVAL_nnnn registers

// Reserved address 141 [0x8d] 

// Reserved address 142 [0x8e] 

// Reserved address 143 [0x8f] 

// Reserved address 144 [0x90] 

// Reserved address 145 [0x91] 

// Reserved address 146 [0x92] 

// Reserved address 147 [0x93] 
// This register controls the timing of the cryptorom interface.
// Any time the hdmi_clk period changes, the values here must be changed too.
//
// The cryptorom bit period must more than 1 uS.  500 KHz is a safe target.
// The hdmi_clk frequency is reduced by the scale factor defined by the
// PRESCALE divider; the period is equal to (PRESCALE+1) hdmi_clk ticks.
// 
// BIT_PERIOD defines the timing of the SCL (serial clock) output.  The SCL
// pin will be driven high for counts 0 .. (BIT_PERIOD >> 1), and will be
// driven low for counts (BIT_PERIOD >> 1)+1 .. BIT_PERIOD.
//
// DATA_DLY defines how many scaled ticks pass before SDA (the data bit) makes
// a transition after the falling edge of SCL (for data writes and for ACK'ing
// after data reads). 
//
// START_DLY defines how many scaled ticks pass before SDA (the data bit) 
// makes a transition after the rising edge of SCL (for START and STOP).
//
// The defaults make sure even with an HDMI clock of 150 MHz, the bit clock
// will not be faster than 500 KHz.
//
// In general, programming should be something like this.  Given the hdmi_clk
// frequency and the target I2C bit rate, figure out the necessary prescale.
// The prescale must be large enough such that the BIT_PERIOD divisor fits
// into 8 bits, but it should otherwise be as small as possible in order to
// minimize the time quantization.
//
//    (PRESCALE+1)*(BIT_PERIOD+1)*(hdmi_clk period) >= (I2C bit period)
//
// BIT_PERIOD+1 can be as large as 256.  Rearranging,
//
//    PRESCALE = ceil[(I2C bit period)/(hdmi_clk period) / 256] - 1
//             = ceil[(hdmi_clk frequency)/(I2C frequency) / 256] - 1
//
// This determines the time quantum of the other divisors.
//    prescale_period = (hdmi_clk period) / (PRESCALE + 1)
//
// Next, determine the bit period:
//
//    BIT_PERIOD = ceil[ (hdmi_clk frequency) / (PRESCALE+1) / (I2C frequency)] - 1
//
// SDA (data) normally changes only while SCL is low.  The Atmel datasheet
// says that SDA must hold for at least 10ns after SCL falls and must be
// set up at least 100 ns before SCL rises.  Thus, DATA_DLY must be
//
//    DATA_DLY > floor(BIT_PERIOD/2) + 10 ns
//    DATA_DLY < BIT_PERIOD - 100 ns
//
// In most circumstances setting DATA_DLY to arrive 75% of the way through the
// cycle is OK.
//
//    DATA_DLY = floor((BIT_PERIOD+1) * 3 / 4) - 1
//
// The start and stop conditions extend the SCL high time before the next
// falling SCL transition.  One Atmel datasheet says that SDA (data) must
// not change within 200 ns of the rising or falling edge of SCL.  A safe
// calculation is to assume that we wait a tick less than half a clock period:
//
//    START_DLY = floor(BIT_PERIOD / 2) - 2

// Register HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0  
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0                      _MK_ADDR_CONST(0x94)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_SECURE                       0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_RESET_VAL                    _MK_MASK_CONST(0xf080e13)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_RESET_MASK                   _MK_MASK_CONST(0xfffffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_READ_MASK                    _MK_MASK_CONST(0xfffffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_FIELD                       (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_RANGE                       27:24
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_DEFAULT                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_PRESCALE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// used for start and stop timing
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SHIFT                      _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_FIELD                      (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_RANGE                      23:16
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_WOFFSET                    0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_DEFAULT                    _MK_MASK_CONST(0x8)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_START_DLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SHIFT                       _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_RANGE                       15:8
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_WOFFSET                     0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_DEFAULT                     _MK_MASK_CONST(0xe)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_DATA_DLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_FIELD                     (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SHIFT)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_RANGE                     7:0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_WOFFSET                   0x0
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_DEFAULT                   _MK_MASK_CONST(0x13)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0_BIT_PERIOD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// ---------------------
// SOR_REFCLK
// ---------------------
// The hdmi clock is programmable and varies, depending on screen resolution.
// The NV_PDISP_SOR_SEQ_INSTn instructions (above) can wait for certain time
// intervals to elapse.  Whenever hdmi_clk frequency is changed, this register
// must be reprogrammed to divide hdmi_clk to produce a 1 us time reference,
// otherwise the time intervals requested by NV_PDISP_SOR_SEQ_INSTn won't be
// accurate.
//
// The format of DIVISOR is an unsigned 8.2 divider.  Because this is a
// simple digital divider, not a PLL, fractional values result in a jitter
// of one hdmi_clk between successive "1 us" intervals, but the long term
// average works out to the requested divisor.  This jitter OK because the
// NV_PDISP_SOR_SEQ_INST wait intervals don't need to be exact.  If the
// integer part is written as 0, it will be interpreted the same as "1".

// Register HDMI_NV_PDISP_SOR_REFCLK_0  
#define HDMI_NV_PDISP_SOR_REFCLK_0                      _MK_ADDR_CONST(0x95)
#define HDMI_NV_PDISP_SOR_REFCLK_0_SECURE                       0x0
#define HDMI_NV_PDISP_SOR_REFCLK_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_SOR_REFCLK_0_RESET_VAL                    _MK_MASK_CONST(0x1900)
#define HDMI_NV_PDISP_SOR_REFCLK_0_RESET_MASK                   _MK_MASK_CONST(0xffc0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_READ_MASK                    _MK_MASK_CONST(0xffc0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_WRITE_MASK                   _MK_MASK_CONST(0xffc0)
// default: 27 MHz
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SHIFT                        _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_FIELD                        (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SHIFT)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_RANGE                        15:8
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_WOFFSET                      0x0
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_DEFAULT                      _MK_MASK_CONST(0x19)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SHIFT                       _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_FIELD                       (_MK_MASK_CONST(0x3) << HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SHIFT)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_RANGE                       7:6
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_WOFFSET                     0x0
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SOR_REFCLK_0_DIV_FRAC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

//
// ---------------------
// CRC_CONTROL
// ---------------------
//
// The main CRC enable bit flows along the pipeline.  This register 
// controls the injection of this bit at the top of the pipeline.
//
// This register is double-buffered.  The active value is updated at start of each frame
// from this 'arm' register.
//
// Other registers such as SOR_STATE2.ASY_CRCMODE and SOR_*CRC* control the actual CRC logic, once enabled.
//
// ARM_CRC_CONTROL enables or disables computation of CRC, effective at the start of next frame.
// 

// Register HDMI_NV_PDISP_CRC_CONTROL_0  
#define HDMI_NV_PDISP_CRC_CONTROL_0                     _MK_ADDR_CONST(0x96)
#define HDMI_NV_PDISP_CRC_CONTROL_0_SECURE                      0x0
#define HDMI_NV_PDISP_CRC_CONTROL_0_WORD_COUNT                  0x1
#define HDMI_NV_PDISP_CRC_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SHIFT)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_RANGE                        0:0
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_WOFFSET                      0x0
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_INIT_ENUM                    NO
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_NO                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_YES                  _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_DIS                  _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_CRC_CONTROL_0_ARM_CRC_ENABLE_EN                   _MK_ENUM_CONST(1)

//
// ---------------------
// INPUT_CONTROL
// ---------------------
// HDMI_SRC_SELECT selects which of the two display units to take input from.  This register should be changed only when hdmi is idle.
//
// ARM_RGB_RANGE controls whether R/G/B values of 0 and 255 are permitted (FULL), or removed by clamping to [1,254] (LIMITED).
// According to EIA/CEA-861-B and HDMI specs, the 640x480 VGA mode uses FULL, and all others use LIMITED.
// Note that this does not scale the video or change the black and white points (VGA is [0,255], others are [16,235]).
// That must be done, if necessary, in display or at the source.
// See HDMI 1.2a spec section 6.6.
// This register is double-buffered, and will take affect on next frame boundary.
//

// Register HDMI_NV_PDISP_INPUT_CONTROL_0  
#define HDMI_NV_PDISP_INPUT_CONTROL_0                   _MK_ADDR_CONST(0x97)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_SECURE                    0x0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_WORD_COUNT                        0x1
#define HDMI_NV_PDISP_INPUT_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SHIFT)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_RANGE                     0:0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_WOFFSET                   0x0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_INIT_ENUM                 DISPLAY
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DISPLAY                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_HDMI_SRC_SELECT_DISPLAYB                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SHIFT                     _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SHIFT)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_RANGE                     1:1
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_WOFFSET                   0x0
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_INIT_ENUM                 FULL
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_FULL                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_INPUT_CONTROL_0_ARM_VIDEO_RANGE_LIMITED                   _MK_ENUM_CONST(1)

//
// ----------------------
// SCRATCH
// ----------------------
// This register is not used by hardware.  It is available for software to store state,
// or for testing purposes.
//

// Register HDMI_NV_PDISP_SCRATCH_0  
#define HDMI_NV_PDISP_SCRATCH_0                 _MK_ADDR_CONST(0x98)
#define HDMI_NV_PDISP_SCRATCH_0_SECURE                  0x0
#define HDMI_NV_PDISP_SCRATCH_0_WORD_COUNT                      0x1
#define HDMI_NV_PDISP_SCRATCH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_FIELD                      (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_SCRATCH_0_DATA_SHIFT)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_RANGE                      31:0
#define HDMI_NV_PDISP_SCRATCH_0_DATA_WOFFSET                    0x0
#define HDMI_NV_PDISP_SCRATCH_0_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_SCRATCH_0_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

//
// NV_PDISP_PE_CURRENT
// 
// PE_CURRENT3_3.0
// PE_CURRENT2_3.0
// PE_CURRENT1_3.0
// PE_CURRENT0_3.0
//   Individual lane Pre-emphasis Current Control (4 bits per lane) 
//     0000 -> 0.0mA
//     0001 -> 0.5mA
//     0010 -> 1.0mA
//     0011 -> 1.5mA
//     0100 -> 2.0mA
//     0101 -> 2.5mA
//     0110 -> 3.0mA
//     0111 -> 3.5mA
//     1000 -> 4.0mA
//     1001 -> 4.5mA
//     1010 -> 5.0mA
//     1011 -> 5.5mA
//     1100 -> 6.0mA
//     1101 -> 6.5mA
//     1110 -> 7.0mA
//     1111 -> 7.5mA
//
// see related pre-emphasis control registers above in NV_PDISP_SOR_PLL0 register
//
// 31             24 23           16 15            8 7            0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|       |0 0 0 0|       |0 0 0 0|       |0 0 0 0|       |  NV_PDISP_PE_CURRENT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
//

// Register HDMI_NV_PDISP_PE_CURRENT_0  
#define HDMI_NV_PDISP_PE_CURRENT_0                      _MK_ADDR_CONST(0x99)
#define HDMI_NV_PDISP_PE_CURRENT_0_SECURE                       0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_PE_CURRENT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_RESET_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define HDMI_NV_PDISP_PE_CURRENT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_READ_MASK                    _MK_MASK_CONST(0xf0f0f0f)
#define HDMI_NV_PDISP_PE_CURRENT_0_WRITE_MASK                   _MK_MASK_CONST(0xf0f0f0f)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_FIELD                    (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_RANGE                    3:0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SHIFT                    _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_FIELD                    (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_RANGE                    11:8
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SHIFT                    _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_FIELD                    (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_RANGE                    19:16
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SHIFT                    _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_FIELD                    (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SHIFT)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_RANGE                    27:24
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_WOFFSET                  0x0
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_PE_CURRENT_0_PE_CURRENT3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

//                      HDCP KEY SRAM register control 
//                      ==============================
// 
// This is the register space for the HDCP ROM interface control register.
// This register controls writing the contents of the hdcp_key_data bus
// (56 bits) into the local key store. The keys are decoded in the Crypto block,
// and then the key data is presented on the bus.
// LOCAL
//  If this bit is ENABLED the on-chip HDCP key store will be used by the
//  HDCP encrption block. If DISABLED external Crypto-ROM will be used.
//
// AUTOINC
//  If this bit is ENABLED the address written to by the WRITE16
//  function will autoincrement after the operation is complete. This is
//  the normal operating mode.
//
// WRITE16
//  If this bit is set to TRIGGER the HDCP keys module will write all the 16
//  bytes of data from the hdcp_key_data bus (sourced by the CD module)
//  into the local key store. The bytes are written into the store at
//  contiguous bytes pointed to by the ADDRESS field in autoincrement
//  mode, or contiguous bytes pointed to by the LOAD_ADDRESS field
//  otherwise. Poll this bit until it reports DONE to ensure the write is
//  complete.
//
// PKEY_REQUEST_RELOAD
//  Requests that the private key be requested again from
//  KFUSE. Will autoclear to zero as soon as the requested transfer of the
//  key begins, but note that only PKEY_LOADED will indicated when the key
//  is ready for use.
//  Copied from //hw/gpuvideo/msdec/manuals/dev_sec.vpref (CTL_PKEY)
//  
// PKEY_LOADED
//  Indicates that the private key value has been received from KFUSE
//  and is ready for use.
//  Copied from //hw/gpuvideo/msdec/manuals/dev_sec.vpref (CTL_PKEY)
//
// LOAD_ADDRESS
//  For the WRITE16 function this field selects the start byte
//  address of the contiguous locations in the local key store to be
//  written with the hdcp_key_data. This field is ignored if the AUTOINC
//  bit is ENABLED. Addresses start at 0.
//
// ADDRESS
//  This read-only field reports the next byte address in the local key store
//  to be written to once the TRIGGER bits are DONE. For the WRITE16 operation
//  the address will increment by 16. Addresses start at 0.
// 
// Typical operation is as follows:
// 
// 1) Write to the register with LOCAL_ENABLED, AUTOINC_DISABLED,
//    WRITE5_INIT, WRITE7_INIT, 
//    LOAD_ADDRESS_ZERO.
// 2) Write the downstream KSV key data into the CD module and decrypt
//    the key (see dev_cd.ref - HDCP_KEY_REG(i) and NV_PCIPHER_CTL1).
// 3) Write to the register with LOCAL_ENABLED, AUTOINC_ENABLED,
//    WRITE5_TRIGGER, WRITE7_INIT, 
//    LOAD_ADDRESS_ZERO. Poll for WRITE5_DONE.
// 4) Write the first downstream key data into the CD module and decrypt
//    the key (see dev_cd.ref - HDCP_KEY_REG(i) and NV_PCIPHER_CTL1).
// 5) Write to the register with LOCAL_ENABLED, AUTOINC_ENABLED,
//    WRITE7_TRIGGER, WRITE7_INIT, 
//    LOAD_ADDRESS_ZERO. Poll for WRITE7_DONE.
// 6) Repeat 4 and 5 39 more times. There are always 40 keys and one KSV
//    value.
// 
// If upstream key authentication is required do the following:
// 
// 7) Write the upstream KSV key data into the CD module and decrypt the key.
// 8) Write to the register with LOCAL_ENABLED, AUTOINC_ENABLED,
//    WRITE5_TRIGGER, WRITE7_INIT,
//    LOAD_ADDRESS_ZERO. Poll for WRITE5_DONE.
// 9) Write the first upstream key data into the CD module and decrypt
//    the key (see dev_cd.ref - HDCP_KEY_REG(i) and NV_PCIPHER_CTL1).
// 10) Write to the register with LOCAL_ENABLED, AUTOINC_ENABLED,
//     WRITE7_TRIGGER, WRITE7_INIT,
//     LOAD_ADDRESS_ZERO. Poll for WRITE7_DONE.
// 11) Repeat 9 and 10 39 more times. There are always 40 keys and one KSV
//     value.
// 
// This will leave the store as follows (the required format):
// 
// Byte   0 to Byte   4: downstream KSV
// Byte   5 to Byte  11: 1'st downstream key
// Byte  12 to Byte  18: 2'nd downstream key
// ...
// Byte 278 to Byte 284: 40'th downstream key
// 
// Byte 285 to Byte 289: upstream KSV
// Byte 290 to Byte 296: 1'st upstream key
// ...
// Byte 563 to Byte 569: 40'th upstream key
// 

// Register HDMI_NV_PDISP_KEY_CTRL_0  
#define HDMI_NV_PDISP_KEY_CTRL_0                        _MK_ADDR_CONST(0x9a)
#define HDMI_NV_PDISP_KEY_CTRL_0_SECURE                         0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_WORD_COUNT                     0x1
#define HDMI_NV_PDISP_KEY_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x3ff033)
#define HDMI_NV_PDISP_KEY_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_READ_MASK                      _MK_MASK_CONST(0xfffff073)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff033)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SHIFT                       _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_RANGE                       0:0
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_INIT_ENUM                   DISABLED
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_DISABLED                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOCAL_KEYS_ENABLED                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SHIFT                  _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_RANGE                  1:1
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_INIT_ENUM                      DISABLED
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_DISABLED                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_AUTOINC_ENABLED                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SHIFT                  _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_FIELD                  (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_RANGE                  4:4
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_INIT_ENUM                      DONE
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_DONE                   _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_TRIGGER                        _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_CTRL_0_WRITE16_PENDING                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SHIFT                      _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_RANGE                      5:5
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_WOFFSET                    0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_INIT_ENUM                  IDLE
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_IDLE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_REQUEST_RELOAD_TRIGGER                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SHIFT                      _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_RANGE                      6:6
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_WOFFSET                    0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_FALSE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_CTRL_0_PKEY_LOADED_TRUE                       _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SHIFT                     _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_FIELD                     (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_RANGE                     21:12
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_WOFFSET                   0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_LOAD_ADDRESS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SHIFT                  _MK_SHIFT_CONST(22)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_FIELD                  (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SHIFT)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_RANGE                  31:22
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_CTRL_0_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_DEBUG0_0  
#define HDMI_NV_PDISP_KEY_DEBUG0_0                      _MK_ADDR_CONST(0x9b)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SECURE                       0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_KEY_DEBUG0_0_RESET_VAL                    _MK_MASK_CONST(0x60)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_RESET_MASK                   _MK_MASK_CONST(0x71)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_READ_MASK                    _MK_MASK_CONST(0x71)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_WRITE_MASK                   _MK_MASK_CONST(0x11)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SHIFT                      _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_FIELD                      (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_RANGE                      0:0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_WOFFSET                    0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_INIT_ENUM                  DONE
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_DONE                       _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_TRIGGER                    _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_SRAMCLEAR_PENDING                    _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SHIFT                       _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_RANGE                       4:4
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_INIT_ENUM                   DONE
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_DONE                        _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_TRIGGER                     _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUM_PENDING                     _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SHIFT                        _MK_SHIFT_CONST(5)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_FIELD                        (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_RANGE                        5:5
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_WOFFSET                      0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_DEFAULT                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_INIT_ENUM                    MATCH
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_MISMATCH                     _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_LOW_MATCH                        _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SHIFT                       _MK_SHIFT_CONST(6)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_FIELD                       (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_RANGE                       6:6
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_DEFAULT                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_INIT_ENUM                   MATCH
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_MISMATCH                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG0_0_CHECKSUMCMP_HIGH_MATCH                       _MK_ENUM_CONST(1)


// Register HDMI_NV_PDISP_KEY_DEBUG1_0  
#define HDMI_NV_PDISP_KEY_DEBUG1_0                      _MK_ADDR_CONST(0x9c)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_SECURE                       0x0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_KEY_DEBUG1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SHIFT                        _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_FIELD                        (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_RANGE                        15:0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_WOFFSET                      0x0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_LOW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SHIFT                       _MK_SHIFT_CONST(16)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_FIELD                       (_MK_MASK_CONST(0xffff) << HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_RANGE                       31:16
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG1_0_CHECKSUMVAL_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_DEBUG2_0  
#define HDMI_NV_PDISP_KEY_DEBUG2_0                      _MK_ADDR_CONST(0x9d)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SECURE                       0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_WORD_COUNT                   0x1
#define HDMI_NV_PDISP_KEY_DEBUG2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_RESET_MASK                   _MK_MASK_CONST(0x12)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_READ_MASK                    _MK_MASK_CONST(0xff3ff012)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_WRITE_MASK                   _MK_MASK_CONST(0xff3ff012)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SHIFT                    _MK_SHIFT_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_FIELD                    (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_RANGE                    1:1
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_INIT_ENUM                        DISABLED
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_DISABLED                 _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMAUTOINC_ENABLED                  _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SHIFT                     _MK_SHIFT_CONST(4)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_FIELD                     (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_RANGE                     4:4
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_WOFFSET                   0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_INIT_ENUM                 DONE
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_DONE                      _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_TRIGGER                   _MK_ENUM_CONST(1)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMWRITE1_PENDING                   _MK_ENUM_CONST(1)

#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SHIFT                       _MK_SHIFT_CONST(12)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_FIELD                       (_MK_MASK_CONST(0x3ff) << HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_RANGE                       21:12
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SHIFT                       _MK_SHIFT_CONST(24)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_FIELD                       (_MK_MASK_CONST(0xff) << HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SHIFT)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_RANGE                       31:24
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_WOFFSET                     0x0
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_DEBUG2_0_SRAMDATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_0_0  
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0                  _MK_ADDR_CONST(0x9e)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_0_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_1_0  
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0                  _MK_ADDR_CONST(0x9f)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_1_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_2_0  
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0                  _MK_ADDR_CONST(0xa0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_2_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_3_0  
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0                  _MK_ADDR_CONST(0xa1)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SHIFT                    _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_FIELD                    (_MK_MASK_CONST(0xffffffff) << HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_RANGE                    31:0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_WOFFSET                  0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_DEFAULT                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_3_0_KEY_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0  
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0                       _MK_ADDR_CONST(0xa2)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_SECURE                        0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_WORD_COUNT                    0x1
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_RESET_MASK                    _MK_MASK_CONST(0x100)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_READ_MASK                     _MK_MASK_CONST(0x100)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_WRITE_MASK                    _MK_MASK_CONST(0x100)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SHIFT                   _MK_SHIFT_CONST(8)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_FIELD                   (_MK_MASK_CONST(0x1) << HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SHIFT)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_RANGE                   8:8
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_WOFFSET                 0x0
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_DEFAULT                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_INIT_ENUM                       IDLE
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_IDLE                    _MK_ENUM_CONST(0)
#define HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0_LOAD_HDCP_KEY_TRIGGER                 _MK_ENUM_CONST(1)

//
// 16 sets of AES keys are available. Convention is:
//   15 : test/debug
//   0-14: production
//

// Register HDMI_NV_PDISP_KEY_SKEY_INDEX_0  
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0                  _MK_ADDR_CONST(0xa3)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_SECURE                   0x0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_WORD_COUNT                       0x1
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SHIFT                  _MK_SHIFT_CONST(0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_FIELD                  (_MK_MASK_CONST(0xf) << HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SHIFT)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_RANGE                  3:0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_WOFFSET                        0x0
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HDMI_NV_PDISP_KEY_SKEY_INDEX_0_IDX_VALUE_TEST                   _MK_ENUM_CONST(15)

// ... NV_HDMI_HAS_HDCP_KEYS

//
// REGISTER LIST
//
#define LIST_ARHDMI_REGS(_op_) \
_op_(HDMI_CTXSW_0) \
_op_(HDMI_NV_PDISP_SOR_STATE0_0) \
_op_(HDMI_NV_PDISP_SOR_STATE1_0) \
_op_(HDMI_NV_PDISP_SOR_STATE2_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AN_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AN_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CN_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CN_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_AKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_BKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_BKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_DKSV_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_DKSV_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CTRL_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CMODE_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_MPRIME_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_MPRIME_LSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_SPRIME_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB2_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_SPRIME_LSB1_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_RI_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CS_MSB_0) \
_op_(HDMI_NV_PDISP_RG_HDCP_CS_LSB_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU0_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU_RDATA0_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU1_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_EMU2_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_AUDIO_INFOFRAME_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_AVI_INFOFRAME_SUBPACK1_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_HEADER_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK0_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK1_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK2_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GENERIC_SUBPACK3_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0320_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0441_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0882_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1764_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0480_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_0960_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_LOW_0) \
_op_(HDMI_NV_PDISP_HDMI_ACR_1920_SUBPACK_HIGH_0) \
_op_(HDMI_NV_PDISP_HDMI_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_VSYNC_KEEPOUT_0) \
_op_(HDMI_NV_PDISP_HDMI_VSYNC_WINDOW_0) \
_op_(HDMI_NV_PDISP_HDMI_GCP_CTRL_0) \
_op_(HDMI_NV_PDISP_HDMI_GCP_STATUS_0) \
_op_(HDMI_NV_PDISP_HDMI_GCP_SUBPACK_0) \
_op_(HDMI_NV_PDISP_HDMI_CHANNEL_STATUS1_0) \
_op_(HDMI_NV_PDISP_HDMI_CHANNEL_STATUS2_0) \
_op_(HDMI_NV_PDISP_HDMI_EMU0_0) \
_op_(HDMI_NV_PDISP_HDMI_EMU1_0) \
_op_(HDMI_NV_PDISP_HDMI_EMU1_RDATA_0) \
_op_(HDMI_NV_PDISP_HDMI_SPARE_0) \
_op_(HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS1_0) \
_op_(HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0) \
_op_(HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0) \
_op_(HDMI_NV_PDISP_SOR_CAP_0) \
_op_(HDMI_NV_PDISP_SOR_PWR_0) \
_op_(HDMI_NV_PDISP_SOR_TEST_0) \
_op_(HDMI_NV_PDISP_SOR_PLL0_0) \
_op_(HDMI_NV_PDISP_SOR_PLL1_0) \
_op_(HDMI_NV_PDISP_SOR_PLL2_0) \
_op_(HDMI_NV_PDISP_SOR_CSTM_0) \
_op_(HDMI_NV_PDISP_SOR_LVDS_0) \
_op_(HDMI_NV_PDISP_SOR_CRCA_0) \
_op_(HDMI_NV_PDISP_SOR_CRCB_0) \
_op_(HDMI_NV_PDISP_SOR_BLANK_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_CTL_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST0_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST1_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST2_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST3_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST4_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST5_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST6_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST7_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST8_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INST9_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTA_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTB_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTC_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTD_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTE_0) \
_op_(HDMI_NV_PDISP_SOR_SEQ_INSTF_0) \
_op_(HDMI_NV_PDISP_SOR_VCRCA0_0) \
_op_(HDMI_NV_PDISP_SOR_VCRCA1_0) \
_op_(HDMI_NV_PDISP_SOR_CCRCA0_0) \
_op_(HDMI_NV_PDISP_SOR_CCRCA1_0) \
_op_(HDMI_NV_PDISP_SOR_EDATAA0_0) \
_op_(HDMI_NV_PDISP_SOR_EDATAA1_0) \
_op_(HDMI_NV_PDISP_SOR_COUNTA0_0) \
_op_(HDMI_NV_PDISP_SOR_COUNTA1_0) \
_op_(HDMI_NV_PDISP_SOR_DEBUGA0_0) \
_op_(HDMI_NV_PDISP_SOR_DEBUGA1_0) \
_op_(HDMI_NV_PDISP_SOR_TRIG_0) \
_op_(HDMI_NV_PDISP_SOR_MSCHECK_0) \
_op_(HDMI_NV_PDISP_SOR_LANE_DRIVE_CURRENT_0) \
_op_(HDMI_NV_PDISP_AUDIO_DEBUG0_0) \
_op_(HDMI_NV_PDISP_AUDIO_DEBUG1_0) \
_op_(HDMI_NV_PDISP_AUDIO_DEBUG2_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS1_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS2_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS3_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS4_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS5_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS6_0) \
_op_(HDMI_NV_PDISP_AUDIO_FS7_0) \
_op_(HDMI_NV_PDISP_AUDIO_PULSE_WIDTH_0) \
_op_(HDMI_NV_PDISP_AUDIO_THRESHOLD_0) \
_op_(HDMI_NV_PDISP_AUDIO_CNTRL0_0) \
_op_(HDMI_NV_PDISP_AUDIO_N_0) \
_op_(HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0) \
_op_(HDMI_NV_PDISP_SOR_REFCLK_0) \
_op_(HDMI_NV_PDISP_CRC_CONTROL_0) \
_op_(HDMI_NV_PDISP_INPUT_CONTROL_0) \
_op_(HDMI_NV_PDISP_SCRATCH_0) \
_op_(HDMI_NV_PDISP_PE_CURRENT_0) \
_op_(HDMI_NV_PDISP_KEY_CTRL_0) \
_op_(HDMI_NV_PDISP_KEY_DEBUG0_0) \
_op_(HDMI_NV_PDISP_KEY_DEBUG1_0) \
_op_(HDMI_NV_PDISP_KEY_DEBUG2_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_0_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_1_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_2_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_3_0) \
_op_(HDMI_NV_PDISP_KEY_HDCP_KEY_TRIG_0) \
_op_(HDMI_NV_PDISP_KEY_SKEY_INDEX_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_HDMI       0x00000000

//
// ARHDMI REGISTER BANKS
//

#define HDMI0_FIRST_REG 0x0000 // HDMI_CTXSW_0
#define HDMI0_LAST_REG 0x0051 // HDMI_NV_PDISP_HDMI_SPDIF_CHN_STATUS2_0
#define HDMI1_FIRST_REG 0x0053 // HDMI_NV_PDISP_HDCPRIF_ROM_CTRL_0
#define HDMI1_LAST_REG 0x006f // HDMI_NV_PDISP_SOR_SEQ_INSTF_0
#define HDMI2_FIRST_REG 0x0072 // HDMI_NV_PDISP_SOR_VCRCA0_0
#define HDMI2_LAST_REG 0x008c // HDMI_NV_PDISP_AUDIO_N_0
#define HDMI3_FIRST_REG 0x0094 // HDMI_NV_PDISP_HDCPRIF_ROM_TIMING_0
#define HDMI3_LAST_REG 0x00a3 // HDMI_NV_PDISP_KEY_SKEY_INDEX_0

#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif // ifndef ___ARHDMI_H_INC_
