// Seed: 1732113198
module module_0 (
    output uwire   id_0,
    output supply1 id_1
);
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    output wor id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input supply0 id_13
);
  wire id_15 = id_15;
  module_0 modCall_1 (
      id_0,
      id_9
  );
  assign modCall_1.id_0 = 0;
  wire id_16;
  id_17 :
  assert property (@(posedge 1) id_3)
  else begin : LABEL_0
    id_1 = {1{1}};
  end
  assign id_1 = -1 - -1;
endmodule
