$date
	Sun Sep 17 14:25:20 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module logicunit_test $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 2 $ control [1:0] $end
$scope module ll1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 2 ' control [1:0] $end
$var wire 1 ( f1 $end
$var wire 1 ) f2 $end
$var wire 1 * l1 $end
$var wire 1 + l2 $end
$var wire 1 , l3 $end
$var wire 1 - l4 $end
$var wire 1 . n_control0 $end
$var wire 1 / n_control1 $end
$var wire 1 0 o1 $end
$var wire 1 1 o2 $end
$var wire 1 ! out $end
$var wire 1 2 w1 $end
$var wire 1 3 w2 $end
$var wire 1 4 w3 $end
$var wire 1 5 w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
14
03
02
11
00
1/
1.
0-
1,
0+
0*
0)
0(
b0 '
0&
0%
b0 $
0#
0"
0!
$end
#1
01
04
1+
0,
1-
1"
1%
#2
0"
0%
1#
1&
#3
1!
1(
10
12
1*
0-
1"
1%
#4
0!
0(
00
02
0.
0*
0+
1,
0"
0%
0#
0&
b1 $
b1 '
#5
1!
1(
10
11
13
15
1+
0,
1-
1"
1%
#6
0"
0%
1#
1&
#7
01
05
1*
0-
1"
1%
#8
1)
1!
11
0(
00
14
1.
0/
03
0*
0+
1,
0"
0%
0#
0&
b10 $
b10 '
#9
0!
0)
01
04
1+
0,
1-
1"
1%
#10
0"
0%
1#
1&
#11
10
12
1*
0-
1"
1%
#12
00
02
0.
0*
0+
1,
0"
0%
0#
0&
b11 $
b11 '
#13
1!
1)
10
11
13
15
1+
0,
1-
1"
1%
#14
0"
0%
1#
1&
#15
0!
0)
01
05
1*
0-
1"
1%
#16
00
03
0*
0+
1,
0"
0%
0#
0&
