#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu Oct 10 15:38:47 2024
# Process ID: 37677
# Current directory: /home/bcheng/workspace/dev/ece574/Adder_4_bit/UVM_test
# Command line: vivado UVM_test.xpr
# Log file: /home/bcheng/workspace/dev/ece574/Adder_4_bit/UVM_test/vivado.log
# Journal file: /home/bcheng/workspace/dev/ece574/Adder_4_bit/UVM_test/vivado.jou
# Running On: bcheng-HP, OS: Linux, CPU Frequency: 562.221 MHz, CPU Physical cores: 4, Host memory: 16397 MB
#-----------------------------------------------------------
start_gui
open_project -part xc7z020clg400-1 UVM_test.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
add_files {/home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_sequencer.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/tests/sequence_lib/src/adder_4_bit_seq_list.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_driver.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_monitor.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_defines.svh /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/tests/src/adder_4_bit_basic_test.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/tb/src/adder_4_bit_tb_top.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/tests/src/adder_4_bit_test_list.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/tests/sequence_lib/src/adder_4_bit_basic_seq.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_transaction.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/top/adder_4_bit_coverage.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_agent.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/top/adder_4_bit_env.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/ref_model/adder_4_bit_ref_model_pkg.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/agents/adder_4_bit_agent/adder_4_bit_agent_pkg.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/top/adder_4_bit_env_pkg.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/top/adder_4_bit_scoreboard.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/tb/src/adder_4_bit_interface.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/verif/env/ref_model/adder_4_bit_ref_model.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/src/design/half_adder.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/src/design/adder_4_bit.sv /home/bcheng/workspace/dev/ece574/Adder_4_bit/src/design/full_adder.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source adder_4_bit_tb_top.tcl
relaunch_sim
close_sim
