**PROCEDURE: main
**BEGIN: RTL Statements
	iLoad:       v0 <- 200
	store:       a_ <- v0
	iLoad:       v0 <- 300
	store:       b_ <- v0
	iLoad:       v0 <- 5
	read         
	store:       c_ <- v0
	load:        v0 <- a_
	load:        t1 <- b_
	div:         t0 <- v0 , t1
	store:       c_ <- t0

  Label0:      
	load:        v0 <- c_
	iLoad:       t1 <- 105
	sgt:         t0 <- v0 , t1
	load:        v0 <- a_
	iLoad:       t2 <- 1
	seq:         t1 <- v0 , t2
	and:         v0 <- t0 , t1
	load:        t0 <- b_
	iLoad:       t2 <- 2
	sle:         t1 <- t0 , t2
	load:        t0 <- c_
	iLoad:       t3 <- 3
	sge:         t2 <- t0 , t3
	and:         t0 <- t1 , t2
	or:          t1 <- v0 , t0
	not:         v0 <- t1
	bgtz:        v0 , Label1
	load:        v0 <- c_
	load:        t1 <- a_
	div:         t0 <- v0 , t1
	load:        v0 <- a_
	sub:         t1 <- v0 , t0
	store:       a_ <- t1
	iLoad:       v0 <- 1
	load:        a0 <- a_
	write        
	load:        v0 <- c_
	iLoad:       t1 <- 1
	sub:         t0 <- v0 , t1
	store:       c_ <- t0
	goto:        Label0

  Label1:      
	iLoad:       v0 <- 1
	load:        a0 <- c_
	write        
**END: RTL Statements
