<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MAILBOX" id="MAILBOX">
  
  
  <register acronym="INT_MASK" id="INT_MASK" offset="0x0" width="32">
    
  <bitfield begin="1" description="Setting '1' to the bit will mask the interrupt and setting '0' will umask the interrupt. " end="1" id="MAILBOX_ACK_INT_MASK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Setting '1' to the bit will mask the interrupt and setting '0' will umask the interrupt. " end="0" id="MAILBOX_INT_MASK" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_MASK_SET" id="INT_MASK_SET" offset="0x8" width="32">
    
  <bitfield begin="1" description="Writing '1' to the bit will set the mask corresponding interrupt. Writing '0' have no effect." end="1" id="MAILBOX_ACK_INT_MASK_SET" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' to the bit will set the mask corresponding interrupt. Writing '0' have no effect." end="0" id="MAILBOX_INT_MASK_SET" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_MASK_CLR" id="INT_MASK_CLR" offset="0x10" width="32">
    
  <bitfield begin="1" description="Writing '1' to the bit will clear the mask for the corresponding interrupt. Writing '0' have no effect." end="1" id="MAILBOX_ACK_INT_MASK_CLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' to the bit will clear the mask for the corresponding interrupt. Writing '0' have no effect." end="0" id="MAILBOX_INT_MASK_CLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_STS_CLR" id="INT_STS_CLR" offset="0x18" width="32">
    
  <bitfield begin="1" description="Writing to this register with any value will clear the status register." end="1" id="MAILBOX_ACK_INT_STS_CLR" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing to this register with any value will clear the status register." end="0" id="MAILBOX_INT_STS_CLR" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_ACK" id="INT_ACK" offset="0x20" width="32">
    
  <bitfield begin="1" description="Writing '1' to will clear the corresponding bit in status register. Writing '0' have no effect." end="1" id="MAILBOX_ACK_INT_ACK" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' to will clear the corresponding bit in status register. Writing '0' have no effect." end="0" id="MAILBOX_INT_ACK" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_TRIG" id="INT_TRIG" offset="0x28" width="32">
    
  <bitfield begin="1" description="writing '1' to this bit indicates to other sytem that read from mailbox is complete." end="1" id="MAILBOX_ACK_TRIG" rwaccess="W" width="1"></bitfield>
    
  <bitfield begin="0" description="Writing '1' to will trigger interrupt and also will set the corresponding bit in status register. Writing '0' have no effect." end="0" id="MAILBOX_INT_TRIG" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_STS_MASKED" id="INT_STS_MASKED" offset="0x30" width="32">
    
  <bitfield begin="1" description="Gives the current status of mailbox empty interrupt if it is not masked." end="1" id="MAILBOX_ACK_STS_MASKED" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Gives the current status of mailbox full interrupt if it is not masked." end="0" id="MAILBOX_INT_STS_MASKED" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_STS_RAW" id="INT_STS_RAW" offset="0x38" width="32">
    
  <bitfield begin="1" description="Gives the current status of mailbox empty interrupt" end="1" id="MAILBOX_ACK_STS_RAW" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Gives the current status of mailbox full interrupt" end="0" id="MAILBOX_INT_STS_RAW" rwaccess="R" width="1"></bitfield>
  </register>
</module>
