# The Sharp LR35902 (AKA SM83) is the CPU that's found inside the original Gameboy. This is almost the same as a Z80, but 
# there are some gameboy specifc differences.
#
# This file describes the rules in these pages;
#   https://gbdev.io/gb-opcodes/optables/octal
#   http://www.z80.info/decoding.htm
#
#
# This CPU had blocks of 256 opcodes. For each opcode index, we split out some components in this form:
#
# MSB    (opcode idx bits)     LSB
# [7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 ]
# \      /\         /\          /
#    x         y           z
#         |      |   |
#         |   p  | q |
#
# X = Opcode 1st octal digit (bits 7-6)
# Y = Opcode 2nd octal digit (bits 5-3)
# Z = Opcode 3rd octal digit (bits 2-0)
# P = Y right shift one position (bits 5-4)
# Q = Y modulo 2 (bit 3)

# --- Quadrant 1 ---
# Flags: - - - -
HALT: 
  encoding: (x == 1 && y == 6 && z == 6)
  action: self.halt();

# Flags: - - - -
LD $RY, $RZ:
  encoding: (x == 1 && y != 6 && z != 6)
  action: 
    self.registers.inc_pc(1);
    self.registers.set_$RY(self.registers.$RZ()); 
  tests:
    - set:
        - cpu.registers.set_$RZ(0x66)
      expect:
        - [cpu.registers.$RY(), 0x66]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set: # Check flags aren't messed with
        - cpu.registers.set_$RZ(0x66)
        - cpu.registers.enable_all_flags()
      expect:
        - [cpu.registers.$RY(), 0x66]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01]

# Flags: - - - -
LD (HL), $RZ:
  encoding: (x == 1 && y == 6 && z != 6)
  mcycle_duration: 2
  action: 
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.hl(), self.registers.$RZ()); 
  tests:
    - set:
        - cpu.registers.set_$RZ(0xff)
        - cpu.registers.set_hl(0xffff)
      expect:
        - [cpu.mmu.read8(0xffff), 0xff]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set: # Check flags aren't messed with
        - cpu.registers.set_$RZ(0xff)
        - cpu.registers.set_hl(0xffff)
        - cpu.registers.enable_all_flags()
      expect:
        - [cpu.mmu.read8(0xffff), 0xff]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01]

# Flags: - - - -
LD $RY, (HL):
  encoding: (x == 1 && y != 6 && z == 6)
  mcycle_duration: 2
  action: 
    self.registers.inc_pc(1);
    self.registers.set_$RY(self.mmu.read8(self.registers.hl()));
  tests:
    - set:
        - cpu.mmu.write8(0xffff, 0xAB)
        - cpu.registers.set_hl(0xffff)
      expect:
        - [cpu.registers.$RY(), 0xAB]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set: # Check flags aren't messed with
        - cpu.mmu.write8(0xffff, 0xAB)
        - cpu.registers.set_hl(0xffff)
        - cpu.registers.enable_all_flags()
      expect:
        - [cpu.registers.$RY(), 0xAB]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01]

# --- Quadrant 2 ---
# ADD Flags: Z 0 H C
# SUB Flags: Z 1 H C
# AND Flags: Z 0 1 0
# XOR Flags: Z 0 0 0
# CP Flags: Z 1 H C
$ALU (HL):
  encoding: (x == 2) && (z == 6)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.alu_$ALU(self.mmu.read8(self.registers.hl()));

$ALU $RZ:
  encoding: (x == 2) && (z != 6)
  action:
    self.registers.inc_pc(1);
    self.alu_$ALU(self.registers.$RZ());

# --- Quadrant 0 ---
# Flags: - - - -
NOP:
  encoding: (x == 0 && y == 0 && z == 0)
  action:
    self.registers.inc_pc(1);
  tests:
    - expect:
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags()
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01] 

STOP: 
  encoding: (x == 0 && y == 2 && z == 0)
  action: 
    self.registers.inc_pc(1);
    self.registers.set_ime(false);

# 8 bit inc/dec
# Flags: Z 0 H -
INC $RY:
  encoding: (x == 0 && y != 6 && z == 4)
  action:
    self.registers.inc_pc(1);
    let (val, flags) = self.inc8(self.registers.$RY());
    self.registers.set_$RY(val); 
    self.registers.set_flags(flags);
  tests:
    - set:
        - cpu.registers.set_$RY(0xFE)
      expect:
        - [cpu.registers.$RY(), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RY(0xFF)
      expect:
        - [cpu.registers.$RY(), 0x00]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RY(0xEF)
      expect:
        - [cpu.registers.$RY(), 0xF0]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]

# Flags: Z 0 H -
INC (HL):
  encoding: (x == 0 && y == 6 && z == 4)
  mcycle_duration: 3
  action:
    self.registers.inc_pc(1);
    let (val, flags) = self.inc8(self.mmu.read8(self.registers.hl()));
    self.registers.set_flags(flags);
    self.mmu.write8(self.registers.hl(), val); 
  tests:
    - set:
        - cpu.mmu.write8(0xff00, 0xDE)
        - cpu.registers.set_hl(0xff00)
      expect:
        - [cpu.registers.hl(), 0xff00]
        - [cpu.mmu.read8(0xff00), 0xDF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.mmu.write8(0xff00, 0xEF)
        - cpu.registers.set_hl(0xff00)
      expect:
        - [cpu.registers.hl(), 0xff00]
        - [cpu.mmu.read8(0xff00), 0xF0]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]

# Flags: Z 1 H -
DEC $RY:
  encoding: (x == 0 && y != 6 && z == 5)
  action:
    self.registers.inc_pc(1);
    let (val, flags) = self.dec8(self.registers.$RY());
    self.registers.set_$RY(val); 
    self.registers.set_flags(flags);
  tests:
    - set:
        - cpu.registers.set_$RY(0xFF)
      expect:
        - [cpu.registers.$RY(), 0xFE]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RY(0x00)
      expect:
        - [cpu.registers.$RY(), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RY(0x01)
      expect:
        - [cpu.registers.$RY(), 0x00]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
# Flags: Z 1 H -
DEC (HL):
  encoding: (x == 0 && y == 6 && z == 5)
  mcycle_duration: 3
  action:
    self.registers.inc_pc(1);
    let (val, flags) = self.dec8(self.mmu.read8(self.registers.hl()));
    self.registers.set_flags(flags);
    self.mmu.write8(self.registers.hl(), val); 
  tests:
    - set:
        - cpu.mmu.write8(0xff00, 0xDF)
        - cpu.registers.set_hl(0xff00)
      expect:
        - [cpu.registers.hl(), 0xff00]
        - [cpu.mmu.read8(0xff00), 0xDE]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.mmu.write8(0xff00, 0xF0)
        - cpu.registers.set_hl(0xff00)
      expect:
        - [cpu.registers.hl(), 0xff00]
        - [cpu.mmu.read8(0xff00), 0xEF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.mmu.write8(0xff00, 0x01)
        - cpu.registers.set_hl(0xff00)
      expect:
        - [cpu.registers.hl(), 0xff00]
        - [cpu.mmu.read8(0xff00), 0x00]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
# 16 bit inc/dec
# Flags: - - - -
INC $RRP:
  encoding: (x == 0 && z == 3 && q == 0)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_$RRP(self.registers.$RRP().wrapping_add(1));
  tests:
    - set:
        - cpu.registers.set_$RRP(0xABCD)
      expect:
        - [cpu.registers.$RRP(), 0xABCE]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RRP(0xABCD)
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.$RRP(), 0xABCE]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01]
# Flags: - - - -
DEC $RRP:
  encoding: (x == 0 && z == 3 && q == 1)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_$RRP(self.registers.$RRP().wrapping_sub(1));
  tests:
    - set:
        - cpu.registers.set_$RRP(0xABCD)
      expect:
        - [cpu.registers.$RRP(), 0xABCC]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RRP(0xABCD)
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.$RRP(), 0xABCC]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01]

# 16 bit immediate load
# Flags: - 0 H C
ADD HL, $RRP:
  encoding: (x == 0 && z == 1 && q == 1 && y != 5) # Split the `ADD HL, HL` into it's own encoding so we can customise the tests
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.alu_add_hl(self.registers.$RRP());
  tests:
    - set:
        - cpu.registers.set_$RRP(0x1111)
        - cpu.registers.set_hl(0xABCD)
      expect:
        - [cpu.registers.hl(), 0xBCDE]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RRP(0x0001)
        - cpu.registers.set_hl(0x0FFF)
      expect:
        - [cpu.registers.hl(), 0x1000]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.set_$RRP(0x0001)
        - cpu.registers.set_hl(0xFFFF)
      expect:
        - [cpu.registers.hl(), 0x0000]
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        - [cpu.registers.pc(), 0x01]

# Flags: - 0 H C
ADD HL, HL:
  encoding: (x == 0 && z == 1 && q == 1 && y == 5)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.alu_add_hl(self.registers.hl());
  tests:
    - set:
        - cpu.registers.set_hl(0x1234)
      expect:
        - [cpu.registers.hl(), 0x2468]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]

# Flags: - - - -
LD $RRP, n16:
  encoding: (x == 0 && z == 1 && q == 0)
  mcycle_duration: 3
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    self.registers.set_$RRP(imm);
  tests:
    - set:
        - cpu.mmu.write16(0x0001, 0x1234)
      expect:
        - [cpu.registers.$RRP(), 0x1234]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x03]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        
# 8 bit Load literal
# Flags: - - - -
LD $RY, n8:
  encoding: (x == 0 && y != 6 && z == 6)
  mcycle_duration: 2
  length: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc());
    self.registers.inc_pc(1);
    self.registers.set_$RY(imm);
  tests:
    - set:
        - cpu.mmu.write8(0x01, 0xAB)
      expect:
        - [cpu.registers.$RY(), 0xAB]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x02]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
        
# Flags: - - - -
LD (HL), n8:
  encoding: (x == 0 && y == 6 && z == 6)
  mcycle_duration: 3
  length: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc());
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.hl(), imm);
  tests:
    - set:
        - cpu.registers.set_hl(0x0F00)
        - cpu.mmu.write8(0x01, 0xFF)
      expect:
        - [cpu.mmu.read8(0x0F00), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x02]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# 16 bit indirect loads
# Flags: - - - -
LD (BC), A:
  encoding: (x == 0 && z == 2 && q == 0 && p == 0)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.bc(), self.registers.a());
  tests:
    - set:
        - cpu.registers.set_bc(0x0F00)
        - cpu.registers.set_a(0xFF)
      expect:
        - [cpu.mmu.read8(0x0F00), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# Flags: - - - -
LD A, (BC):
  encoding: (x == 0 && z == 2 && q == 1 && p == 0)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_a(self.mmu.read8(self.registers.bc()));
  tests:
    - set:
        - cpu.registers.set_bc(0x0F00)
        - cpu.mmu.write8(0x0F00, 0xFF)
      expect:
        - [cpu.registers.a(), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# Flags: - - - -
LD (DE), A:
  encoding: (x == 0 && z == 2 && q == 0 && p == 1)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.de(), self.registers.a());
  tests:
    - set:
        - cpu.registers.set_de(0x0F00)
        - cpu.registers.set_a(0xFF)
      expect:
        - [cpu.mmu.read8(0x0F00), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# Flags: - - - -
LD A, (DE):
  encoding: (x == 0 && z == 2 && q == 1 && p == 1)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_a(self.mmu.read8(self.registers.de()));
  tests:
    - set:
        - cpu.registers.set_de(0x0F00)
        - cpu.mmu.write8(0x0F00, 0xFF)
      expect:
        - [cpu.registers.a(), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# Flags: - - - -
LD (HL+), A:
  encoding: (x == 0 && y == 4 && z == 2)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.hl(), self.registers.a());
    self.registers.set_hl(self.registers.hl().wrapping_add(1));
  tests:
    - set:
        - cpu.registers.set_hl(0x0F00)
        - cpu.registers.set_a(0xFF)
      expect:
        - [cpu.mmu.read8(0x0F00), 0xFF]
        - [cpu.registers.hl(), 0x0F01]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
# Flags: - - - -
LD (HL-), A:
  encoding: (x == 0 && y == 6 && z == 2)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.hl(), self.registers.a());
    self.registers.set_hl(self.registers.hl().wrapping_sub(1));
  tests:
    - set:
        - cpu.registers.set_hl(0x0F00)
        - cpu.registers.set_a(0xFF)
      expect:
        - [cpu.mmu.read8(0x0F00), 0xFF]
        - [cpu.registers.hl(), 0x0EFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
# Flags: - - - -
LD A, (HL+):
  encoding: (x == 0 && y == 5 && z == 2)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_a(self.mmu.read8(self.registers.hl()));
    self.registers.set_hl(self.registers.hl().wrapping_add(1));
  tests:
    - set:
        - cpu.registers.set_hl(0x0F00)
        - cpu.mmu.write8(0x0F00, 0xFF)
      expect:
        - [cpu.registers.a(), 0xFF]
        - [cpu.registers.hl(), 0x0F01]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]
# Flags: - - - -
LD A, (HL-):
  encoding: (x == 0 && y == 7 && z == 2)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_a(self.mmu.read8(self.registers.hl()));
    self.registers.set_hl(self.registers.hl().wrapping_sub(1));
  tests:
    - set:
        - cpu.registers.set_hl(0x0F00)
        - cpu.mmu.write8(0x0F00, 0xFF)
      expect:
        - [cpu.registers.a(), 0xFF]
        - [cpu.registers.hl(), 0x0EFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
        - [cpu.registers.pc(), 0x01]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# 0 0 0 C
RLCA:
  encoding: (x == 0 && y == 0 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.alu_rlca();
  tests:
    - set:
        - cpu.registers.set_a(0x01)
      expect:
        - [cpu.registers.a(), 0x02]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]     
    - set:
        - cpu.registers.set_a(0x7f)
      expect:
        - [cpu.registers.a(), 0xFE]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]        
    - set:
        - cpu.registers.set_a(0xFE)
      expect:
        - [cpu.registers.a(), 0xFD]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]  

# 0 0 0 C
RLA:
  encoding: (x == 0 && y == 2 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.alu_rla();
  tests:
    - set:
        - cpu.registers.set_a(0x01)
      expect:
        - [cpu.registers.a(), 0x02]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
    - set:
        - cpu.registers.set_a(0x01)
        - cpu.registers.set_flag_c(true)
      expect:
        - [cpu.registers.a(), 0x03]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
    - set:
        - cpu.registers.set_a(0x7f)
      expect:
        - [cpu.registers.a(), 0xFE]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
    - set:
        - cpu.registers.set_a(0x7f)
        - cpu.registers.set_flag_c(true)
      expect:
        - [cpu.registers.a(), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]      
    - set:
        - cpu.registers.set_a(0xFE)
      expect:
        - [cpu.registers.a(), 0xFC]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]
    - set:
        - cpu.registers.set_a(0xFE)
        - cpu.registers.set_flag_c(true)
      expect:
        - [cpu.registers.a(), 0xFD]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]

# 0 0 0 C
RRCA:
  encoding: (x == 0 && y == 1 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.alu_rrca();
  tests:
    - set:
        - cpu.registers.set_a(0x01)
      expect:
        - [cpu.registers.a(), 0x80]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]     
    - set:
        - cpu.registers.set_a(0x7f)
      expect:
        - [cpu.registers.a(), 0xBF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]        
    - set:
        - cpu.registers.set_a(0xFE)
      expect:
        - [cpu.registers.a(), 0x7F]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]  

# 0 0 0 C
RRA:
  encoding: (x == 0 && y == 3 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.alu_rra();
  tests:
    - set:
        - cpu.registers.set_a(0x01)
      expect:
        - [cpu.registers.a(), 0x00]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]
    - set:
        - cpu.registers.set_a(0x01)
        - cpu.registers.set_flag_c(true)
      expect:
        - [cpu.registers.a(), 0x80]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]
    - set:
        - cpu.registers.set_a(0x7f)
      expect:
        - [cpu.registers.a(), 0x3F]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]
    - set:
        - cpu.registers.set_a(0x7f)
        - cpu.registers.set_flag_c(true)
      expect:
        - [cpu.registers.a(), 0xBF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 1]      
    - set:
        - cpu.registers.set_a(0xFE)
      expect:
        - [cpu.registers.a(), 0x7F]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
    - set:
        - cpu.registers.set_a(0xFE)
        - cpu.registers.set_flag_c(true)
      expect:
        - [cpu.registers.a(), 0xFF]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]

# 0 0 0 C
LD (n16), SP:
  encoding: (x == 0 && y == 1 && z == 0)
  mcycle_duration: 5
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    self.mmu.write16(imm, self.registers.sp());
  tests:
    - set:
        - cpu.mmu.write16(0x1, 0xDEAF)
        - cpu.registers.set_sp(0x1234)
      expect:
        - [cpu.mmu.read16(0xDEAF), 0x1234]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
    - set:
        - cpu.registers.enable_all_flags() # Check flags aren't touched
      expect:
        - [cpu.registers.flag_z(), 1]
        - [cpu.registers.flag_n(), 1]
        - [cpu.registers.flag_h(), 1]
        - [cpu.registers.flag_c(), 1]

# 0 0 0 C
JR n8:
  encoding: (x == 0 && y == 3 && z == 0)
  mcycle_duration: 1
  length: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc()) as i8;
    self.registers.inc_pc(1);
    self.registers.set_pc(self.registers.pc().wrapping_add(imm as u16));
  tests:
    - set:
        - cpu.mmu.write8(0x0001, 0x12)
      expect:
        - [cpu.registers.pc(), 0x14]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]
    - set:
        - cpu.mmu.write8(0x0001, 0xFF)
      expect:
        - [cpu.registers.pc(), 0x0001]
        - [cpu.registers.flag_z(), 0]
        - [cpu.registers.flag_n(), 0]
        - [cpu.registers.flag_h(), 0]
        - [cpu.registers.flag_c(), 0]

# 0 0 0 C
JR $CC-4, n8:
  encoding: (x == 0 && y >= 4 && y <= 7 && z == 0)
  conditional_duration: true
  length: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc()) as i8;
    self.registers.inc_pc(1);
    if self.cc_$CC-4() {
      self.registers.set_pc(self.registers.pc().wrapping_add(imm as u16));
      mcycles = 3;
    } else {
      mcycles = 2;
    }
  # TODO:
  #tests:
  #  - set:
  #      - cpu.mmu.write8(0x0001, 0x12)
  #    expect: # False condition
  #      - [cpu.registers.pc(), 0x2]
  #      - [cpu.registers.flag_z(), 0]
  #      - [cpu.registers.flag_n(), 0]
  #      - [cpu.registers.flag_h(), 0]
  #      - [cpu.registers.flag_c(), 0]
  #  - set:
  #      - cpu.mmu.write8(0x0001, 0x12)
  #      - cpu.registers.set_flag_$CC-4(true);
  #    expect:
  #      - [cpu.registers.pc(), 0x0001]
  #      - [cpu.registers.flag_z(), 0]
  #      - [cpu.registers.flag_n(), 0]
  #      - [cpu.registers.flag_h(), 0]
  #      - [cpu.registers.flag_c(), 0]

# Z - 0 C
DAA:
  encoding: (x == 0 && y == 4 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.alu_daa();
  tests:
      # Tests verify operation table for DAA definition in http://www.z80.info/zip/z80cpu_um.pdf
      - set: # Row 0
          - cpu.registers.set_flag_c(false)
          - cpu.registers.set_flag_h(false)
          - cpu.registers.set_a(0x00)
        expect:
          - [cpu.registers.pc(), 0x1]
          - [cpu.registers.flag_c(), 0]
          - [cpu.registers.a(), 0x00]
      - set: # Row 1
          - cpu.registers.set_flag_c(false)
          - cpu.registers.set_flag_h(false)
          - cpu.registers.set_a(0x0F)
        expect:
          - [cpu.registers.pc(), 0x1]
          - [cpu.registers.flag_c(), 0]
          - [cpu.registers.a(), 0x15]
      - set: # Row 2
          - cpu.registers.set_flag_c(false)
          - cpu.registers.set_flag_h(true)
          - cpu.registers.set_a(0x00)
        expect:
          - [cpu.registers.pc(), 0x1]
          - [cpu.registers.flag_c(), 0]
          - [cpu.registers.a(), 0x06]
    # TODO: Complete these

# - 1 1 -
CPL:
  encoding: (x == 0 && y == 5 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.registers.set_a(!self.registers.a());
    self.registers.set_flag_n(true);
    self.registers.set_flag_h(true);
  tests:
      - set:
          - cpu.registers.set_a(0x00)
        expect:
          - [cpu.registers.pc(), 0x1]
          - [cpu.registers.a(), 0xFF]
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]
          - [cpu.registers.flag_z(), 0]
      - set:
          - cpu.registers.set_a(0xFF)
        expect:
          - [cpu.registers.pc(), 0x1]
          - [cpu.registers.a(), 0x00]
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]
          - [cpu.registers.flag_z(), 0]
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 1]

# - 0 0 1
SCF:
  encoding: (x == 0 && y == 6 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.registers.set_flag_c(true);
    self.registers.set_flag_n(false);
    self.registers.set_flag_h(false);
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 0]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 1]
      - set:
        expect:
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 0]
          - [cpu.registers.flag_z(), 0]
          - [cpu.registers.flag_c(), 1]

# - 0 0 C
CCF:
  encoding: (x == 0 && y == 7 && z == 7)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.registers.set_flag_c(!self.registers.flag_c());
    self.registers.set_flag_n(false);
    self.registers.set_flag_h(false);
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 0]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 0]
      - set:
        expect:
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 0]
          - [cpu.registers.flag_z(), 0]
          - [cpu.registers.flag_c(), 1]

# --- Quadrant 3 ---
# - - - -
RET $CC:
  encoding: (x == 3 && y >= 0 && y <= 3 && z == 0)
  conditional_duration: true
  action:
    self.registers.inc_pc(1);
    if self.cc_$CC() {
      self.registers.set_pc(self.mmu.read16(self.registers.sp()));
      self.registers.set_sp(self.registers.sp().wrapping_add(2));
      mcycles = 5;
    } else {
      mcycles = 2;
    }

# - - - -
JP $CC, n16:
  encoding: (x == 3 && y >= 0 && y <= 3 && z == 2)
  conditional_duration: true
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    if self.cc_$CC() {
      self.registers.set_pc(imm);
      mcycles = 4;
    } else {
      mcycles = 3;
    }

# - - - -
CALL $CC, n16:
  encoding: (x == 3 && y >= 0 && y <= 3 && z == 4)
  conditional_duration: true
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    if self.cc_$CC() {
      self.mmu.write16(self.registers.sp().wrapping_sub(2), self.registers.pc());
      self.registers.set_pc(imm);
      self.registers.set_sp(self.registers.sp().wrapping_sub(2));
      mcycles = 4;
    } else {
      mcycles = 3;
    }

# - - - -
JP n16:
  encoding: (x == 3 && y == 0 && z == 3)
  mcycle_duration: 4
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    self.registers.set_pc(imm);
  tests:
    - set:
      - cpu.mmu.write16(0x0001, 0x1234)
      expect:
        - [cpu.registers.pc(), 0x1234]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - -
LDH (C), A:
  encoding: (x == 3 && y == 4 && z == 2)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.mmu.write8(0xFF00 | self.registers.c() as u16, self.registers.a());
  tests:
    - set:
        - cpu.registers.set_a(0xfa)
        - cpu.registers.set_c(0xff)
      expect:
        - [cpu.mmu.read8(0xff00 | 0xff), 0xfa]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - -
LD (n16), A:
  encoding: (x == 3 && y == 5 && z == 2)
  mcycle_duration: 4
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    self.mmu.write8(imm, self.registers.a());
  tests:
    - set:
        - cpu.mmu.write16(0x0001,0xFADB)
        - cpu.registers.set_a(0xfa)
      expect:
        - [cpu.mmu.read8(0xFADB), 0xfa]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - -
LDH A, (n8):
  encoding: (x == 3 && y == 6 && z == 0)
  mcycle_duration: 3
  length: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc());
    let val = self.mmu.read8(0xFF00 | imm as u16);
    self.registers.inc_pc(1);
    self.registers.set_a(val);
  tests:
    - set:
        - cpu.mmu.write8(0x01, 0xBA)
        - cpu.mmu.write8(0xFFBA, 0xFE)
      expect:
        - [cpu.registers.a(), 0xFE]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - -
LD A, (C):
  encoding: (x == 3 && y == 6 && z == 2)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_a(self.mmu.read8(0xFF00 | self.registers.c() as u16));
  tests:
    - set:
        - cpu.mmu.write8(0xFFCC, 0xF0)
        - cpu.registers.set_c(0xCC)
      expect:
        - [cpu.registers.a(), 0xf0]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - -
LD A, (n16):
  encoding: (x == 3 && y == 7 && z == 2)
  mcycle_duration: 4
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    self.registers.inc_pc(2);
    self.registers.set_a(self.mmu.read8(imm));
  
# - - - -
LDH (n8), A:
  encoding: (x == 3 && y == 4 && z == 0)
  mcycle_duration: 3
  length: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc());
    self.registers.inc_pc(1);
    self.mmu.write8(0xFF00 | imm as u16, self.registers.a());
  tests:
    - set:
        - cpu.registers.set_a(0xfa)
        - cpu.mmu.write8(0x0001, 0x12)
      expect:
        - [cpu.mmu.read8(0xff00 | 0x12), 0xfa]
    - set:
      expect:
        - [cpu.registers.pc(), 0x2]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]
  
# - - - -
CALL n16:
  encoding: (x == 3 && y == 1 && z == 5 )
  mcycle_duration: 6
  length: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read16(self.registers.pc());
    let new_sp = self.registers.sp().wrapping_sub(2);
    self.registers.inc_pc(2);
    self.mmu.write16(new_sp, self.registers.pc());
    self.registers.set_pc(imm);
    self.registers.set_sp(new_sp);
  tests:
    - set:
        - cpu.mmu.write16(0x0001, 0x1234)
        - cpu.registers.set_sp(0xffff)
      expect:
        - [cpu.registers.pc(), 0x1234]
        - [cpu.registers.sp(), 0xfffd]
        - [cpu.mmu.read16(cpu.registers.sp()), 0x0003]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - - 
PUSH $RR2P:
  encoding: (x == 3 && z == 5 && q == 0)
  mcycle_duration: 4
  action:
    self.registers.inc_pc(1);
    let val = self.registers.$RR2P();
    let new_sp = self.registers.sp().wrapping_sub(2);
    self.mmu.write16(new_sp, val);
    self.registers.set_sp(new_sp);
  tests:
    - set:
        - cpu.registers.set_$RR2P(0xF5F0)
        - cpu.registers.set_sp(0xffff)
      expect:
        - [cpu.registers.sp(), 0xfffd]
        - [cpu.mmu.read16(cpu.registers.sp()), 0xF5F0]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]

# - - - - 
POP $RR2P:
  encoding: (x == 3 && z == 1 && q == 0)
  mcycle_duration: 3
  action:
    self.registers.inc_pc(1);
    let val = self.mmu.read16(self.registers.sp());
    self.registers.set_sp(self.registers.sp().wrapping_add(2));
    self.registers.set_$RR2P(val);
  tests:
    - set:
        - cpu.mmu.write16(0xfffe, 0xF5F0)
        - cpu.registers.set_sp(0xfffe)
      expect:
        - [cpu.registers.$RR2P(), 0xF5F0]
    - set:
      - cpu.registers.enable_all_flags()
      expect:
      - [cpu.registers.flag_n(), 1]
      - [cpu.registers.flag_h(), 1]
      - [cpu.registers.flag_z(), 1]
      - [cpu.registers.flag_c(), 1]      

# - - - - 
RET:
  encoding: (x == 3 && y == 1 && z == 1)
  mcycle_duration: 4
  action:
    self.registers.inc_pc(1);
    let val = self.mmu.read16(self.registers.sp());
    self.registers.set_sp(self.registers.sp().wrapping_add(2));
    self.registers.set_pc(val);

# - - - - 
RETI:
  encoding: (x == 3 && y == 3 && z == 1)
  mcycle_duration: 4
  action:
    self.registers.inc_pc(1);
    let val = self.mmu.read16(self.registers.sp());
    self.registers.set_sp(self.registers.sp().wrapping_add(2));
    self.registers.set_pc(val);
    self.registers.set_ime(true);

# - - - - 
JP HL:
  encoding: (x == 3 && y == 5 && z == 1)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.registers.set_pc(self.registers.hl());

# ADD Flags: Z 0 H C
# SUB Flags: Z 1 H C
# AND Flags: Z 0 1 0
# XOR Flags: Z 0 0 0
# CP Flags: Z 1 H C
$ALU, n8:
  encoding: (x == 3) && (z == 6)
  length: 2
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc());
    self.registers.inc_pc(1);
    self.alu_$ALU(imm);

# - - - - 
DI:
  encoding: (x == 3 && y == 6 && z == 3)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.setdi = 2;

# - - - - 
EI:
  encoding: (x == 3 && y == 7 && z == 3)
  mcycle_duration: 1
  action:
    self.registers.inc_pc(1);
    self.setei = 2;
    
# - - - - 
RST $P10:
  encoding: (x == 3 && z == 7 && q == 0)
  mcycle_duration: 4
  action:
    self.registers.inc_pc(1);
    self.registers.set_pc($P10);

# - - - - 
RST $P10P8:
  encoding: (x == 3 && z == 7 && q == 1)
  mcycle_duration: 4
  action:
    self.registers.inc_pc(1);
    self.registers.set_pc($P10P8);

# 0 0 H C 
LD HL, SP+e:
  encoding: (x == 3 && y == 7 && z == 0)
  mcycle_duration: 3
  action:
    self.registers.inc_pc(1);
    let imm = self.mmu.read8(self.registers.pc()) as i8 as u16;
    self.registers.inc_pc(1);
    let sp = self.registers.sp();
    let v = sp.wrapping_add(imm);
    self.registers.set_flag_z(false);
    self.registers.set_flag_n(false);
    self.registers.set_flag_h(u16::test_add_carry_bit(3, sp, imm));
    self.registers.set_flag_c(u16::test_add_carry_bit(7, sp, imm));

# - - - - 
LD SP, HL:
  encoding: (x == 3 && y == 7 && z == 1)
  mcycle_duration: 2
  action:
    self.registers.inc_pc(1);
    self.registers.set_pc(self.registers.hl());



# ##################### 0xCB Prefixed Ops ######################
# --- Quadrant 0 ---
# Z 0 0 C
$ROTY $RZ:
  prefix: 0xCB
  encoding: (x == 0 && y >= 0 && y <= 7 && z != 6)
  mcycle_duration: 2
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    let val = self.alu_$ROTY(self.registers.$RZ());
    self.registers.set_$RZ(val);

# Z 0 0 C
$ROTY (HL):
  prefix: 0xCB
  encoding: (x == 0 && y >= 0 && y <= 7 && z == 6)
  mcycle_duration: 4
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    let val = self.alu_$ROTY(self.mmu.read8(self.registers.hl()));
    self.mmu.write8(self.registers.hl(), val);

# --- Quadrant 1 ---
# Z 0 1 -
BIT $NY, $RZ:
  prefix: 0xCB
  encoding: (x == 1 && y >= 0 && y <= 7 && z != 6)  
  mcycle_duration: 2
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    self.registers.set_flag_h(true);
    self.registers.set_flag_n(false);
    self.registers.set_flag_z(self.registers.$RZ() & (1 << $NY) == 0);
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
      - set:
          - cpu.registers.set_$RZ(1 << $NY)
        expect:
          - [cpu.registers.flag_z(), 0]
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]
      - set:
          - cpu.registers.set_$RZ(0xFF & !(1 << $NY))
        expect:
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]
      - set:
          - cpu.registers.set_$RZ(0)
        expect:
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]

# Z 0 1 -
BIT $NY, (HL):
  prefix: 0xCB
  encoding: (x == 1 && y >= 0 && y <= 7 && z == 6)  
  mcycle_duration: 3
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    self.registers.set_flag_h(true);
    self.registers.set_flag_n(false);
    self.registers.set_flag_z(self.mmu.read8(self.registers.hl()) & (1 << $NY) == 0);
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
      - set:
          - cpu.mmu.write8(0xffff, 1 << $NY)
          - cpu.registers.set_hl(0xffff)
        expect:
          - [cpu.registers.flag_z(), 0]
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]
      - set:
          - cpu.mmu.write8(0xffff, 0xFF & !(1 << $NY))
          - cpu.registers.set_hl(0xffff)
        expect:
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]
      - set:
          - cpu.mmu.write8(0xffff, 0)
          - cpu.registers.set_hl(0xffff)
        expect:
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_n(), 0]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_c(), 0]

# --- Quadrant 2 ---
# - - - -
RES $NY, $RZ:
  prefix: 0xCB
  encoding: (x == 2 && y >= 0 && y <= 7 && z != 6)  
  mcycle_duration: 2
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    self.registers.set_$RZ(self.registers.$RZ() & !(1 << $NY));
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 1]
      - set:
          - cpu.registers.set_$RZ(0)
        expect:
          - [cpu.registers.$RZ(), 0]
      - set:
          - cpu.registers.set_$RZ(1 << $NY)
        expect:
          - [cpu.registers.$RZ(), 0]

# - - - -
RES $NY, (HL):
  prefix: 0xCB
  encoding: (x == 2 && y >= 0 && y <= 7 && z == 6)  
  mcycle_duration: 4
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.hl(), self.mmu.read8(self.registers.hl()) & !(1 << $NY));
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 1]
      - set:
          - cpu.registers.set_hl(0xff)
          - cpu.mmu.write8(0xff, 0)
        expect:
          - [cpu.mmu.read8(0xff), 0]
      - set:
          - cpu.registers.set_hl(0xff)
          - cpu.mmu.write8(0xff, 1 << $NY)
        expect:
          - [cpu.mmu.read8(0xff), 0]

# --- Quadrant 3 ---
# - - - -
SET $NY, $RZ:
  prefix: 0xCB
  encoding: (x == 3 && y >= 0 && y <= 7 && z != 6)  
  mcycle_duration: 2
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    self.registers.set_$RZ(self.registers.$RZ() | (1 << $NY));
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 1]
      - set:
          - cpu.registers.set_$RZ(0)
        expect:
          - [(cpu.registers.$RZ() & (1 << $NY)) >> $NY, 1]

# - - - -
SET $NY, (HL):
  prefix: 0xCB
  encoding: (x == 3 && y >= 0 && y <= 7 && z == 6)  
  mcycle_duration: 4
  action:
    # Prefix has already been skipped
    self.registers.inc_pc(1);
    self.mmu.write8(self.registers.hl(), self.mmu.read8(self.registers.hl()) | (1 << $NY));
  tests:
      - set:
          - cpu.registers.enable_all_flags()
        expect:
          - [cpu.registers.flag_n(), 1]
          - [cpu.registers.flag_h(), 1]
          - [cpu.registers.flag_z(), 1]
          - [cpu.registers.flag_c(), 1]
      - set:
          - cpu.registers.set_hl(0xff)
          - cpu.mmu.write8(0xff, 0)
        expect:
          - [(cpu.mmu.read8(0xff) & (1 << $NY)) >> $NY, 1]
    
