Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:42:49 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div10_timing_summary_routed.rpt -pb operator_double_div10_timing_summary_routed.pb -rpx operator_double_div10_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.125       -0.634                      6                 1182        0.074        0.000                      0                 1182        0.470        0.000                       0                   904  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.125       -0.634                      6                 1182        0.074        0.000                      0                 1182        0.470        0.000                       0                   904  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.125ns,  Total Violation       -0.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.481ns (18.560%)  route 2.111ns (81.440%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X49Y115        FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.612     1.553    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][2]
    SLICE_X49Y114        LUT6 (Prop_lut6_I0_O)        0.053     1.606 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34/O
                         net (fo=1, routed)           0.447     2.053    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.053     2.106 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.572     2.678    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I2_O)        0.053     2.731 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.479     3.211    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_0[0]
    SLICE_X48Y112        LUT4 (Prop_lut4_I0_O)        0.053     3.264 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.264    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X48Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_clk
    SLICE_X48Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.481ns (18.579%)  route 2.108ns (81.421%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X49Y115        FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.612     1.553    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][2]
    SLICE_X49Y114        LUT6 (Prop_lut6_I0_O)        0.053     1.606 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34/O
                         net (fo=1, routed)           0.447     2.053    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.053     2.106 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.572     2.678    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I2_O)        0.053     2.731 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.477     3.208    grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/sel[2]
    SLICE_X49Y113        LUT6 (Prop_lut6_I2_O)        0.053     3.261 r  grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.261    grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X49Y113        FDRE                                         r  grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/ap_clk
    SLICE_X49Y113        FDRE                                         r  grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y113        FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div5_chunk_fu_146/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.481ns (18.586%)  route 2.107ns (81.414%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X49Y115        FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.612     1.553    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][2]
    SLICE_X49Y114        LUT6 (Prop_lut6_I0_O)        0.053     1.606 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34/O
                         net (fo=1, routed)           0.447     2.053    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.053     2.106 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.572     2.678    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I2_O)        0.053     2.731 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.476     3.207    grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/sel[2]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.053     3.260 r  grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.260    grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/p_0_out
    SLICE_X49Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/ap_clk
    SLICE_X49Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_146/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.481ns (18.747%)  route 2.085ns (81.253%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X49Y115        FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.612     1.553    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][2]
    SLICE_X49Y114        LUT6 (Prop_lut6_I0_O)        0.053     1.606 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34/O
                         net (fo=1, routed)           0.447     2.053    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.053     2.106 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.572     2.678    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I2_O)        0.053     2.731 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.453     3.185    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/d_chunk_V_18_reg_886_reg[2][0]
    SLICE_X48Y113        LUT5 (Prop_lut5_I1_O)        0.053     3.238 r  grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.238    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X48Y113        FDRE                                         r  grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/ap_clk
    SLICE_X48Y113        FDRE                                         r  grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X48Y113        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_146/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.481ns (18.835%)  route 2.073ns (81.165%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X49Y115        FDRE                                         r  ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[21]/Q
                         net (fo=10, routed)          0.462     1.403    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][3]
    SLICE_X51Y115        LUT3 (Prop_lut3_I2_O)        0.053     1.456 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm[1]_i_9/O
                         net (fo=4, routed)           0.568     2.024    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[1]_1
    SLICE_X51Y113        LUT5 (Prop_lut5_I0_O)        0.053     2.077 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm[1]_i_3/O
                         net (fo=4, routed)           0.497     2.574    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[1]_0
    SLICE_X49Y111        LUT5 (Prop_lut5_I2_O)        0.053     2.627 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_6/O
                         net (fo=6, routed)           0.546     3.173    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/r_in_V[2]
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.053     3.226 r  grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.226    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X49Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/ap_clk
    SLICE_X49Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_146/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.226    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.076ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.481ns (18.924%)  route 2.061ns (81.076%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X49Y115        FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.612     1.553    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[49][2]
    SLICE_X49Y114        LUT6 (Prop_lut6_I0_O)        0.053     1.606 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34/O
                         net (fo=1, routed)           0.447     2.053    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_34_n_0
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.053     2.106 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.572     2.678    grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_15_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I2_O)        0.053     2.731 r  grp_lut_div5_chunk_fu_146/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.429     3.161    grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/sel[2]
    SLICE_X49Y112        LUT6 (Prop_lut6_I2_O)        0.053     3.214 r  grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.214    grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X49Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X49Y112        FDRE                                         r  grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_146/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                 -0.076    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 xf_V_7_reg_790_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_reg_796_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.255ns (55.374%)  route 1.011ns (44.626%))
  Logic Levels:           11  (CARRY4=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_790_reg[19]/Q
                         net (fo=1, routed)           0.622     1.602    xf_V_7_reg_790_reg_n_0_[19]
    SLICE_X47Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.286     1.888 r  d_chunk_V_13_reg_861_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.888    d_chunk_V_13_reg_861_reg[2]_i_1_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.946 r  d_chunk_V_12_reg_856_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    d_chunk_V_12_reg_856_reg[2]_i_1_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.004 r  d_chunk_V_10_reg_846_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    d_chunk_V_10_reg_846_reg[2]_i_1_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.062 r  d_chunk_V_9_reg_841_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.062    d_chunk_V_9_reg_841_reg[2]_i_1_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.120 r  d_chunk_V_8_reg_836_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.120    d_chunk_V_8_reg_836_reg[2]_i_1_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.178 r  d_chunk_V_6_reg_826_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.178    d_chunk_V_6_reg_826_reg[2]_i_1_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.236 r  d_chunk_V_5_reg_821_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.236    d_chunk_V_5_reg_821_reg[2]_i_1_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.294 r  d_chunk_V_4_reg_816_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.294    d_chunk_V_4_reg_816_reg[2]_i_1_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.352 r  d_chunk_V_2_reg_806_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.352    d_chunk_V_2_reg_806_reg[2]_i_1_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.410 r  d_chunk_V_1_reg_801_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.410    d_chunk_V_1_reg_801_reg[2]_i_1_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.549 r  d_chunk_V_reg_796_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.389     2.938    d_chunk_V_reg_796_reg[2]_i_1_n_7
    SLICE_X49Y120        FDRE                                         r  d_chunk_V_reg_796_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    ap_clk
    SLICE_X49Y120        FDRE                                         r  d_chunk_V_reg_796_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y120        FDRE (Setup_fdre_C_D)       -0.134     2.969    d_chunk_V_reg_796_reg[2]
  -------------------------------------------------------------------
                         required time                          2.969    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 xf_V_7_reg_790_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_reg_796_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.194ns (54.293%)  route 1.005ns (45.707%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_790_reg[19]/Q
                         net (fo=1, routed)           0.622     1.602    xf_V_7_reg_790_reg_n_0_[19]
    SLICE_X47Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.286     1.888 r  d_chunk_V_13_reg_861_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.888    d_chunk_V_13_reg_861_reg[2]_i_1_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.946 r  d_chunk_V_12_reg_856_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    d_chunk_V_12_reg_856_reg[2]_i_1_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.004 r  d_chunk_V_10_reg_846_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    d_chunk_V_10_reg_846_reg[2]_i_1_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.062 r  d_chunk_V_9_reg_841_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.062    d_chunk_V_9_reg_841_reg[2]_i_1_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.120 r  d_chunk_V_8_reg_836_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.120    d_chunk_V_8_reg_836_reg[2]_i_1_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.178 r  d_chunk_V_6_reg_826_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.178    d_chunk_V_6_reg_826_reg[2]_i_1_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.236 r  d_chunk_V_5_reg_821_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.236    d_chunk_V_5_reg_821_reg[2]_i_1_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.294 r  d_chunk_V_4_reg_816_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.294    d_chunk_V_4_reg_816_reg[2]_i_1_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.352 r  d_chunk_V_2_reg_806_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.352    d_chunk_V_2_reg_806_reg[2]_i_1_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     2.488 r  d_chunk_V_1_reg_801_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.383     2.871    d_chunk_V_1_reg_801_reg[2]_i_1_n_5
    SLICE_X49Y116        FDRE                                         r  d_chunk_V_reg_796_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    ap_clk
    SLICE_X49Y116        FDRE                                         r  d_chunk_V_reg_796_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y116        FDRE (Setup_fdre_C_D)       -0.131     2.972    d_chunk_V_reg_796_reg[0]
  -------------------------------------------------------------------
                         required time                          2.972    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 xf_V_7_reg_790_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_1_reg_801_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.271ns (58.383%)  route 0.906ns (41.617%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_790_reg[19]/Q
                         net (fo=1, routed)           0.622     1.602    xf_V_7_reg_790_reg_n_0_[19]
    SLICE_X47Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.286     1.888 r  d_chunk_V_13_reg_861_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.888    d_chunk_V_13_reg_861_reg[2]_i_1_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.946 r  d_chunk_V_12_reg_856_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    d_chunk_V_12_reg_856_reg[2]_i_1_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.004 r  d_chunk_V_10_reg_846_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    d_chunk_V_10_reg_846_reg[2]_i_1_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.062 r  d_chunk_V_9_reg_841_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.062    d_chunk_V_9_reg_841_reg[2]_i_1_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.120 r  d_chunk_V_8_reg_836_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.120    d_chunk_V_8_reg_836_reg[2]_i_1_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.178 r  d_chunk_V_6_reg_826_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.178    d_chunk_V_6_reg_826_reg[2]_i_1_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.236 r  d_chunk_V_5_reg_821_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.236    d_chunk_V_5_reg_821_reg[2]_i_1_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.294 r  d_chunk_V_4_reg_816_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.294    d_chunk_V_4_reg_816_reg[2]_i_1_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.352 r  d_chunk_V_2_reg_806_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.352    d_chunk_V_2_reg_806_reg[2]_i_1_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     2.565 r  d_chunk_V_1_reg_801_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.284     2.849    d_chunk_V_1_reg_801_reg[2]_i_1_n_6
    SLICE_X49Y118        FDRE                                         r  d_chunk_V_1_reg_801_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    ap_clk
    SLICE_X49Y118        FDRE                                         r  d_chunk_V_1_reg_801_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X49Y118        FDRE (Setup_fdre_C_D)       -0.131     2.972    d_chunk_V_1_reg_801_reg[2]
  -------------------------------------------------------------------
                         required time                          2.972    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 xf_V_7_reg_790_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_reg_796_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 1.237ns (57.224%)  route 0.925ns (42.776%))
  Logic Levels:           10  (CARRY4=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.672     0.672    ap_clk
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  xf_V_7_reg_790_reg[19]/Q
                         net (fo=1, routed)           0.622     1.602    xf_V_7_reg_790_reg_n_0_[19]
    SLICE_X47Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.286     1.888 r  d_chunk_V_13_reg_861_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.888    d_chunk_V_13_reg_861_reg[2]_i_1_n_0
    SLICE_X47Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     1.946 r  d_chunk_V_12_reg_856_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    d_chunk_V_12_reg_856_reg[2]_i_1_n_0
    SLICE_X47Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.004 r  d_chunk_V_10_reg_846_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    d_chunk_V_10_reg_846_reg[2]_i_1_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.062 r  d_chunk_V_9_reg_841_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.062    d_chunk_V_9_reg_841_reg[2]_i_1_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.120 r  d_chunk_V_8_reg_836_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.120    d_chunk_V_8_reg_836_reg[2]_i_1_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.178 r  d_chunk_V_6_reg_826_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.178    d_chunk_V_6_reg_826_reg[2]_i_1_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.236 r  d_chunk_V_5_reg_821_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.236    d_chunk_V_5_reg_821_reg[2]_i_1_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.294 r  d_chunk_V_4_reg_816_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.294    d_chunk_V_4_reg_816_reg[2]_i_1_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.352 r  d_chunk_V_2_reg_806_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.352    d_chunk_V_2_reg_806_reg[2]_i_1_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     2.531 r  d_chunk_V_1_reg_801_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.302     2.834    d_chunk_V_1_reg_801_reg[2]_i_1_n_4
    SLICE_X47Y118        FDRE                                         r  d_chunk_V_reg_796_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=903, unset)          0.638     3.138    ap_clk
    SLICE_X47Y118        FDRE                                         r  d_chunk_V_reg_796_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X47Y118        FDRE (Setup_fdre_C_D)       -0.118     2.985    d_chunk_V_reg_796_reg[1]
  -------------------------------------------------------------------
                         required time                          2.985    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  0.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 shift_V_4_reg_749_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.123%)  route 0.143ns (58.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    ap_clk
    SLICE_X43Y119        FDRE                                         r  shift_V_4_reg_749_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_4_reg_749_reg[3]/Q
                         net (fo=1, routed)           0.143     0.526    operator_double_dcud_U10/shift_V_4_reg_749_reg[3]
    SLICE_X42Y117        SRL16E                                       r  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    operator_double_dcud_U10/ap_clk
    SLICE_X42Y117        SRL16E                                       r  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X42Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.727%)  route 0.076ns (37.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X43Y107        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][20]/Q
                         net (fo=4, routed)           0.076     0.459    operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4]_1[20]
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.028     0.487 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][8]_i_1/O
                         net (fo=1, routed)           0.000     0.487    operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][8]_i_1_n_0
    SLICE_X42Y107        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X42Y107        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 r_V_21_reg_785_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_790_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.132ns (61.315%)  route 0.083ns (38.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    ap_clk
    SLICE_X45Y114        FDRE                                         r  r_V_21_reg_785_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_21_reg_785_reg[50]/Q
                         net (fo=1, routed)           0.083     0.467    r_V_21_reg_785[50]
    SLICE_X44Y114        LUT3 (Prop_lut3_I2_O)        0.032     0.499 r  xf_V_7_reg_790[50]_i_1/O
                         net (fo=1, routed)           0.000     0.499    xf_V_7_fu_361_p3[50]
    SLICE_X44Y114        FDRE                                         r  xf_V_7_reg_790_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    ap_clk
    SLICE_X44Y114        FDRE                                         r  xf_V_7_reg_790_reg[50]/C
                         clock pessimism              0.000     0.298    
    SLICE_X44Y114        FDRE (Hold_fdre_C_D)         0.096     0.394    xf_V_7_reg_790_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X45Y117        FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_reg[0][51]/Q
                         net (fo=1, routed)           0.081     0.465    operator_double_dbkb_U9/dout_array_reg[0]_0[51]
    SLICE_X44Y117        LUT2 (Prop_lut2_I0_O)        0.028     0.493 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][51]_i_1/O
                         net (fo=1, routed)           0.000     0.493    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][51]_i_1_n_0
    SLICE_X44Y117        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X44Y117        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X44Y117        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][51]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 r_V_20_reg_780_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_790_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    ap_clk
    SLICE_X41Y110        FDRE                                         r  r_V_20_reg_780_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_20_reg_780_reg[19]/Q
                         net (fo=1, routed)           0.081     0.465    r_V_20_reg_780[19]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.028     0.493 r  xf_V_7_reg_790[19]_i_1/O
                         net (fo=1, routed)           0.000     0.493    xf_V_7_fu_361_p3[19]
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    ap_clk
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_790_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 r_V_20_reg_780_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_790_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.871%)  route 0.082ns (39.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    ap_clk
    SLICE_X41Y110        FDRE                                         r  r_V_20_reg_780_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_20_reg_780_reg[23]/Q
                         net (fo=1, routed)           0.082     0.466    r_V_20_reg_780[23]
    SLICE_X40Y110        LUT3 (Prop_lut3_I0_O)        0.028     0.494 r  xf_V_7_reg_790[23]_i_1/O
                         net (fo=1, routed)           0.000     0.494    xf_V_7_fu_361_p3[23]
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    ap_clk
    SLICE_X40Y110        FDRE                                         r  xf_V_7_reg_790_reg[23]/C
                         clock pessimism              0.000     0.298    
    SLICE_X40Y110        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_790_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 r_V_20_reg_780_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_790_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    ap_clk
    SLICE_X43Y105        FDRE                                         r  r_V_20_reg_780_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y105        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_20_reg_780_reg[6]/Q
                         net (fo=1, routed)           0.083     0.467    r_V_20_reg_780[6]
    SLICE_X42Y105        LUT3 (Prop_lut3_I0_O)        0.028     0.495 r  xf_V_7_reg_790[6]_i_1/O
                         net (fo=1, routed)           0.000     0.495    xf_V_7_fu_361_p3[6]
    SLICE_X42Y105        FDRE                                         r  xf_V_7_reg_790_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    ap_clk
    SLICE_X42Y105        FDRE                                         r  xf_V_7_reg_790_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X42Y105        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_790_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[3].dout_array_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.046%)  route 0.057ns (30.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X49Y105        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][4]/Q
                         net (fo=1, routed)           0.057     0.441    operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2]_6[1]
    SLICE_X48Y105        LUT3 (Prop_lut3_I2_O)        0.028     0.469 r  operator_double_dcud_U10/dout_array_loop[3].dout_array[3][4]_i_1/O
                         net (fo=1, routed)           0.000     0.469    operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]_45
    SLICE_X48Y105        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[3].dout_array_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X48Y105        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[3].dout_array_reg[3][4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.061     0.359    operator_double_dbkb_U9/dout_array_loop[3].dout_array_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X44Y116        FDRE                                         r  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][7]/Q
                         net (fo=1, routed)           0.055     0.456    operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1]_2[7]
    SLICE_X44Y116        FDRE                                         r  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    operator_double_dcud_U10/ap_clk
    SLICE_X44Y116        FDRE                                         r  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X44Y116        FDRE (Hold_fdre_C_D)         0.045     0.343    operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.297%)  route 0.092ns (41.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X43Y107        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4][4]/Q
                         net (fo=2, routed)           0.092     0.475    operator_double_dbkb_U9/dout_array_loop[4].dout_array_reg[4]_1[4]
    SLICE_X42Y107        LUT6 (Prop_lut6_I1_O)        0.028     0.503 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.503    operator_double_dbkb_U9/dout_array_loop[5].dout_array[5][0]_i_1_n_0
    SLICE_X42Y107        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=903, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X42Y107        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X42Y107        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X44Y115  ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X44Y115  ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X50Y114  ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X51Y114  ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X48Y115  ap_CS_fsm_reg[16]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][1]_operator_double_dcud_U10_dout_array_loop_r_2/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X41Y115  operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][2]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X41Y115  operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][3]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X42Y115  operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][0]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X53Y110  operator_double_dcud_U10/dout_array_reg[0][0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dcud_U10_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dcud_U10_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dcud_U10_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dcud_U10_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y119  operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dcud_U10_dout_array_loop_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X42Y117  operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dcud_U10_dout_array_loop_r_0/CLK



