// generated by newgenasym  Thu Apr 16 15:27:19 2009


module cdce62005rgzt (aux_in, aux_out, ext_lfn, ext_lfp, gnd, gnd_vco, pll_lock,
        \power_down# , \pri_ref+ , \pri_ref- , ref_sel, reg_cap1,
        reg_cap2, \sec_ref+ , \sec_ref- , spi_clk, spi_le, spi_miso,
        spi_mosi, \sync# , test_mode, testouta, u0n, u0p, u1n, u1p, u2n,
        u2p, u3n, u3p, u4n, u4p, vbb, vcc1_pll, vcc2_pll1, vcc2_pll2,
        vcc_auxin, vcc_auxout, vcc_in_pri, vcc_in_sec, vcc_out1,
        vcc_out2, vcc_out3, vcc_out4, vcc_out5, vcc_out6, vcc_out7,
        vcc_vco1, vcc_vco2);
    input aux_in;
    output aux_out;
    input ext_lfn;
    input ext_lfp;
    input gnd;
    input gnd_vco;
    inout pll_lock;
    input \power_down# ;
    input \pri_ref+ ;
    input \pri_ref- ;
    input ref_sel;
    inout reg_cap1;
    inout reg_cap2;
    input \sec_ref+ ;
    input \sec_ref- ;
    input spi_clk;
    input spi_le;
    output spi_miso;
    input spi_mosi;
    input \sync# ;
    input test_mode;
    inout testouta;
    output u0n;
    output u0p;
    output u1n;
    output u1p;
    output u2n;
    output u2p;
    output u3n;
    output u3p;
    output u4n;
    output u4p;
    inout vbb;
    input vcc1_pll;
    input vcc2_pll1;
    input vcc2_pll2;
    input vcc_auxin;
    input vcc_auxout;
    input vcc_in_pri;
    input vcc_in_sec;
    input vcc_out1;
    input vcc_out2;
    input vcc_out3;
    input vcc_out4;
    input vcc_out5;
    input vcc_out6;
    input vcc_out7;
    input vcc_vco1;
    input vcc_vco2;


    initial
        begin
        end

endmodule
