{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669099085180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669099085195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 14:38:05 2022 " "Processing started: Tue Nov 22 14:38:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669099085195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099085195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099085195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669099085757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669099085757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10_traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file lab10_traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab10_Traffic_Light " "Found entity 1: Lab10_Traffic_Light" {  } { { "Lab10_Traffic_Light.v" "" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669099092512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099092512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider1 " "Found entity 1: FrequencyDivider1" {  } { { "FrequencyDivider1.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669099092519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099092519 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider1.v 4 FrequencyDivider2.v(4) " "Verilog HDL macro warning at FrequencyDivider2.v(4): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider1.v\", line 4" {  } { { "FrequencyDivider2.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider2.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1669099092519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669099092519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099092519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixController " "Found entity 1: DotMatrixController" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669099092519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099092519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/Verilog/Lab10/SevenDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669099092534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099092534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669099092534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099092534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab10_Traffic_Light " "Elaborating entity \"Lab10_Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669099092581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider1 FrequencyDivider1:u_FreqDiv1 " "Elaborating entity \"FrequencyDivider1\" for hierarchy \"FrequencyDivider1:u_FreqDiv1\"" {  } { { "Lab10_Traffic_Light.v" "u_FreqDiv1" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669099092619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider1.v(17) " "Verilog HDL assignment warning at FrequencyDivider1.v(17): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider1.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092619 "|Lab10_Traffic_Light|FrequencyDivider1:u_FreqDiv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider2 FrequencyDivider2:u_FreqDiv2 " "Elaborating entity \"FrequencyDivider2\" for hierarchy \"FrequencyDivider2:u_FreqDiv2\"" {  } { { "Lab10_Traffic_Light.v" "u_FreqDiv2" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669099092619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider2.v(17) " "Verilog HDL assignment warning at FrequencyDivider2.v(17): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider2.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092635 "|Lab10_Traffic_Light|FrequencyDivider2:u_FreqDiv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:u_counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:u_counter\"" {  } { { "Lab10_Traffic_Light.v" "u_counter" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669099092635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(28) " "Verilog HDL assignment warning at Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092635 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(36) " "Verilog HDL assignment warning at Counter.v(36): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092635 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(45) " "Verilog HDL assignment warning at Counter.v(45): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092635 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:u_sevenDisplay " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:u_sevenDisplay\"" {  } { { "Lab10_Traffic_Light.v" "u_sevenDisplay" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669099092650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixController DotMatrixController:u_dotMatirx " "Elaborating entity \"DotMatrixController\" for hierarchy \"DotMatrixController:u_dotMatirx\"" {  } { { "Lab10_Traffic_Light.v" "u_dotMatirx" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669099092650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(22) " "Verilog HDL assignment warning at DotMatrixController.v(22): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092650 "|Lab10_Traffic_Light|DotMatrixController:u_dotMatirx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(46) " "Verilog HDL assignment warning at DotMatrixController.v(46): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092650 "|Lab10_Traffic_Light|DotMatrixController:u_dotMatirx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(71) " "Verilog HDL assignment warning at DotMatrixController.v(71): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669099092650 "|Lab10_Traffic_Light|DotMatrixController:u_dotMatirx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669099093198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669099093621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669099093621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669099093737 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669099093737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669099093737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669099093737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669099093752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 14:38:13 2022 " "Processing ended: Tue Nov 22 14:38:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669099093752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669099093752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669099093752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669099093752 ""}
