Metric,Value
detailedplace__design__instance__displacement__total,209.938
detailedplace__design__instance__displacement__mean,2.915
detailedplace__design__instance__displacement__max,8.624
detailedplace__route__wirelength__estimated,1064.81
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.7074
detailedplace__timing__drv__max_slew_limit,0.978293
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.968697
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,1.42672e-06
detailedplace__power__switching__total,1.84481e-08
detailedplace__power__leakage__total,1.43408e-08
detailedplace__power__total,1.4595e-06
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,72
detailedplace__design__instance__area,1157.59
detailedplace__design__instance__count__stdcell,72
detailedplace__design__instance__area__stdcell,1157.59
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0380441
detailedplace__design__instance__utilization__stdcell,0.0380441
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.8175
globalplace__power__internal__total,1.36881e-06
globalplace__power__switching__total,0
globalplace__power__leakage__total,1.18895e-08
globalplace__power__total,1.3807e-06
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,47
globalplace__design__instance__area,976.147
globalplace__design__instance__count__stdcell,47
globalplace__design__instance__area__stdcell,976.147
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0320811
globalplace__design__instance__utilization__stdcell,0.0320811
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.7061
placeopt__timing__drv__max_slew_limit,0.978393
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.968926
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,1.42674e-06
placeopt__power__switching__total,1.95006e-08
placeopt__power__leakage__total,1.43408e-08
placeopt__power__total,1.46058e-06
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,72
placeopt__design__instance__area,1157.59
placeopt__design__instance__count__stdcell,72
placeopt__design__instance__area__stdcell,1157.59
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0380441
placeopt__design__instance__utilization__stdcell,0.0380441
placeopt__flow__warnings__count,1
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,975.233
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.7016
globalroute__clock__skew__setup,0
globalroute__clock__skew__hold,0
globalroute__timing__drv__max_slew_limit,0.978121
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.968322
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,1.42563e-06
globalroute__power__switching__total,1.88859e-08
globalroute__power__leakage__total,1.43408e-08
globalroute__power__total,1.45886e-06
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,72
globalroute__design__instance__area,1157.59
globalroute__design__instance__count__stdcell,72
globalroute__design__instance__area__stdcell,1157.59
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0380441
globalroute__design__instance__utilization__stdcell,0.0380441
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,975.233
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.7067
cts__clock__skew__setup,0
cts__clock__skew__hold,0
cts__timing__drv__max_slew_limit,0.978205
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.968504
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,1.4267e-06
cts__power__switching__total,1.85228e-08
cts__power__leakage__total,1.43408e-08
cts__power__total,1.45957e-06
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,72
cts__design__instance__area,1157.59
cts__design__instance__count__stdcell,72
cts__design__instance__area__stdcell,1157.59
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0380441
cts__design__instance__utilization__stdcell,0.0380441
cts__flow__warnings__count,3
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,4.45482e-07
finish__design_powergrid__voltage__worst__net:VGND__corner:default,4.80102e-07
finish__design_powergrid__drop__average__net:VGND__corner:default,6.58663e-08
finish__design_powergrid__drop__worst__net:VGND__corner:default,4.80102e-07
finish__design__instance__count__class:fill_cell,107
finish__design__instance__count__class:other,2287
finish__design__instance__count__class:buffer,24
finish__design__instance__count__class:timing_repair_buffer,18
finish__design__instance__count__class:inverter,5
finish__design__instance__count__class:sequential_cell,16
finish__design__instance__count__class:multi_input_combinational_cell,9
finish__timing__setup__tns,0
finish__timing__setup__ws,11.6725
finish__clock__skew__setup,0
finish__clock__skew__hold,0
finish__timing__drv__max_slew_limit,0.969769
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.950452
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,1.40904e-06
finish__power__switching__total,2.06526e-08
finish__power__leakage__total,1.81941e-06
finish__power__total,3.24911e-06
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2359
finish__design__instance__area,30144.4
finish__design__instance__count__stdcell,2359
finish__design__instance__area__stdcell,30144.4
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.990698
finish__design__instance__utilization__stdcell,0.990698
finish__flow__warnings__count,30
finish__flow__errors__count,0
detailedroute__route__net,107
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,11
detailedroute__route__wirelength__iter:1,1019
detailedroute__route__drc_errors__iter:2,0
detailedroute__route__wirelength__iter:2,1014
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,1014
detailedroute__route__vias,330
detailedroute__route__vias__singlecut,330
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.8231
floorplan__power__internal__total,1.36952e-06
floorplan__power__switching__total,0
floorplan__power__leakage__total,1.18895e-08
floorplan__power__total,1.38141e-06
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,47
floorplan__design__instance__area,976.147
floorplan__design__instance__count__stdcell,47
floorplan__design__instance__area__stdcell,976.147
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0320811
floorplan__design__instance__utilization__stdcell,0.0320811
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
