$comment
	File created using the following command:
		vcd file aula07.msim.vcd -direction
$end
$date
	Sun Oct 01 20:17:46 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula07_vhd_vec_tst $end
$var wire 1 ! ADDRMEM [5] $end
$var wire 1 " ADDRMEM [4] $end
$var wire 1 # ADDRMEM [3] $end
$var wire 1 $ ADDRMEM [2] $end
$var wire 1 % ADDRMEM [1] $end
$var wire 1 & ADDRMEM [0] $end
$var wire 1 ' CLOCK_50 $end
$var wire 1 ( HEX0 [6] $end
$var wire 1 ) HEX0 [5] $end
$var wire 1 * HEX0 [4] $end
$var wire 1 + HEX0 [3] $end
$var wire 1 , HEX0 [2] $end
$var wire 1 - HEX0 [1] $end
$var wire 1 . HEX0 [0] $end
$var wire 1 / HEX1 [6] $end
$var wire 1 0 HEX1 [5] $end
$var wire 1 1 HEX1 [4] $end
$var wire 1 2 HEX1 [3] $end
$var wire 1 3 HEX1 [2] $end
$var wire 1 4 HEX1 [1] $end
$var wire 1 5 HEX1 [0] $end
$var wire 1 6 HEX2 [6] $end
$var wire 1 7 HEX2 [5] $end
$var wire 1 8 HEX2 [4] $end
$var wire 1 9 HEX2 [3] $end
$var wire 1 : HEX2 [2] $end
$var wire 1 ; HEX2 [1] $end
$var wire 1 < HEX2 [0] $end
$var wire 1 = HEX3 [6] $end
$var wire 1 > HEX3 [5] $end
$var wire 1 ? HEX3 [4] $end
$var wire 1 @ HEX3 [3] $end
$var wire 1 A HEX3 [2] $end
$var wire 1 B HEX3 [1] $end
$var wire 1 C HEX3 [0] $end
$var wire 1 D HEX4 [6] $end
$var wire 1 E HEX4 [5] $end
$var wire 1 F HEX4 [4] $end
$var wire 1 G HEX4 [3] $end
$var wire 1 H HEX4 [2] $end
$var wire 1 I HEX4 [1] $end
$var wire 1 J HEX4 [0] $end
$var wire 1 K HEX5 [6] $end
$var wire 1 L HEX5 [5] $end
$var wire 1 M HEX5 [4] $end
$var wire 1 N HEX5 [3] $end
$var wire 1 O HEX5 [2] $end
$var wire 1 P HEX5 [1] $end
$var wire 1 Q HEX5 [0] $end
$var wire 1 R KEY [3] $end
$var wire 1 S KEY [2] $end
$var wire 1 T KEY [1] $end
$var wire 1 U KEY [0] $end
$var wire 1 V LEDR [9] $end
$var wire 1 W LEDR [8] $end
$var wire 1 X LEDR [7] $end
$var wire 1 Y LEDR [6] $end
$var wire 1 Z LEDR [5] $end
$var wire 1 [ LEDR [4] $end
$var wire 1 \ LEDR [3] $end
$var wire 1 ] LEDR [2] $end
$var wire 1 ^ LEDR [1] $end
$var wire 1 _ LEDR [0] $end
$var wire 1 ` OUTMEM [7] $end
$var wire 1 a OUTMEM [6] $end
$var wire 1 b OUTMEM [5] $end
$var wire 1 c OUTMEM [4] $end
$var wire 1 d OUTMEM [3] $end
$var wire 1 e OUTMEM [2] $end
$var wire 1 f OUTMEM [1] $end
$var wire 1 g OUTMEM [0] $end
$var wire 1 h PC_OUT [8] $end
$var wire 1 i PC_OUT [7] $end
$var wire 1 j PC_OUT [6] $end
$var wire 1 k PC_OUT [5] $end
$var wire 1 l PC_OUT [4] $end
$var wire 1 m PC_OUT [3] $end
$var wire 1 n PC_OUT [2] $end
$var wire 1 o PC_OUT [1] $end
$var wire 1 p PC_OUT [0] $end

$scope module i1 $end
$var wire 1 q gnd $end
$var wire 1 r vcc $end
$var wire 1 s unknown $end
$var wire 1 t devoe $end
$var wire 1 u devclrn $end
$var wire 1 v devpor $end
$var wire 1 w ww_devoe $end
$var wire 1 x ww_devclrn $end
$var wire 1 y ww_devpor $end
$var wire 1 z ww_CLOCK_50 $end
$var wire 1 { ww_KEY [3] $end
$var wire 1 | ww_KEY [2] $end
$var wire 1 } ww_KEY [1] $end
$var wire 1 ~ ww_KEY [0] $end
$var wire 1 !! ww_PC_OUT [8] $end
$var wire 1 "! ww_PC_OUT [7] $end
$var wire 1 #! ww_PC_OUT [6] $end
$var wire 1 $! ww_PC_OUT [5] $end
$var wire 1 %! ww_PC_OUT [4] $end
$var wire 1 &! ww_PC_OUT [3] $end
$var wire 1 '! ww_PC_OUT [2] $end
$var wire 1 (! ww_PC_OUT [1] $end
$var wire 1 )! ww_PC_OUT [0] $end
$var wire 1 *! ww_HEX5 [6] $end
$var wire 1 +! ww_HEX5 [5] $end
$var wire 1 ,! ww_HEX5 [4] $end
$var wire 1 -! ww_HEX5 [3] $end
$var wire 1 .! ww_HEX5 [2] $end
$var wire 1 /! ww_HEX5 [1] $end
$var wire 1 0! ww_HEX5 [0] $end
$var wire 1 1! ww_HEX4 [6] $end
$var wire 1 2! ww_HEX4 [5] $end
$var wire 1 3! ww_HEX4 [4] $end
$var wire 1 4! ww_HEX4 [3] $end
$var wire 1 5! ww_HEX4 [2] $end
$var wire 1 6! ww_HEX4 [1] $end
$var wire 1 7! ww_HEX4 [0] $end
$var wire 1 8! ww_HEX3 [6] $end
$var wire 1 9! ww_HEX3 [5] $end
$var wire 1 :! ww_HEX3 [4] $end
$var wire 1 ;! ww_HEX3 [3] $end
$var wire 1 <! ww_HEX3 [2] $end
$var wire 1 =! ww_HEX3 [1] $end
$var wire 1 >! ww_HEX3 [0] $end
$var wire 1 ?! ww_HEX2 [6] $end
$var wire 1 @! ww_HEX2 [5] $end
$var wire 1 A! ww_HEX2 [4] $end
$var wire 1 B! ww_HEX2 [3] $end
$var wire 1 C! ww_HEX2 [2] $end
$var wire 1 D! ww_HEX2 [1] $end
$var wire 1 E! ww_HEX2 [0] $end
$var wire 1 F! ww_HEX1 [6] $end
$var wire 1 G! ww_HEX1 [5] $end
$var wire 1 H! ww_HEX1 [4] $end
$var wire 1 I! ww_HEX1 [3] $end
$var wire 1 J! ww_HEX1 [2] $end
$var wire 1 K! ww_HEX1 [1] $end
$var wire 1 L! ww_HEX1 [0] $end
$var wire 1 M! ww_HEX0 [6] $end
$var wire 1 N! ww_HEX0 [5] $end
$var wire 1 O! ww_HEX0 [4] $end
$var wire 1 P! ww_HEX0 [3] $end
$var wire 1 Q! ww_HEX0 [2] $end
$var wire 1 R! ww_HEX0 [1] $end
$var wire 1 S! ww_HEX0 [0] $end
$var wire 1 T! ww_LEDR [9] $end
$var wire 1 U! ww_LEDR [8] $end
$var wire 1 V! ww_LEDR [7] $end
$var wire 1 W! ww_LEDR [6] $end
$var wire 1 X! ww_LEDR [5] $end
$var wire 1 Y! ww_LEDR [4] $end
$var wire 1 Z! ww_LEDR [3] $end
$var wire 1 [! ww_LEDR [2] $end
$var wire 1 \! ww_LEDR [1] $end
$var wire 1 ]! ww_LEDR [0] $end
$var wire 1 ^! ww_ADDRMEM [5] $end
$var wire 1 _! ww_ADDRMEM [4] $end
$var wire 1 `! ww_ADDRMEM [3] $end
$var wire 1 a! ww_ADDRMEM [2] $end
$var wire 1 b! ww_ADDRMEM [1] $end
$var wire 1 c! ww_ADDRMEM [0] $end
$var wire 1 d! ww_OUTMEM [7] $end
$var wire 1 e! ww_OUTMEM [6] $end
$var wire 1 f! ww_OUTMEM [5] $end
$var wire 1 g! ww_OUTMEM [4] $end
$var wire 1 h! ww_OUTMEM [3] $end
$var wire 1 i! ww_OUTMEM [2] $end
$var wire 1 j! ww_OUTMEM [1] $end
$var wire 1 k! ww_OUTMEM [0] $end
$var wire 1 l! \CLOCK_50~input_o\ $end
$var wire 1 m! \KEY[1]~input_o\ $end
$var wire 1 n! \KEY[2]~input_o\ $end
$var wire 1 o! \KEY[3]~input_o\ $end
$var wire 1 p! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 q! \KEY[0]~input_o\ $end
$var wire 1 r! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 s! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 t! \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 u! \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 v! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 w! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 x! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 y! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 z! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 {! \ROM1|memROM~5_combout\ $end
$var wire 1 |! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 }! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 ~! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 !" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 "" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 #" \ROM1|memROM~12_combout\ $end
$var wire 1 $" \ROM1|memROM~2_combout\ $end
$var wire 1 %" \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 &" \ROM1|memROM~10_combout\ $end
$var wire 1 '" \ROM1|memROM~0_combout\ $end
$var wire 1 (" \ROM1|memROM~4_combout\ $end
$var wire 1 )" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 *" \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 +" \ROM1|memROM~9_combout\ $end
$var wire 1 ," \ROM1|memROM~7_combout\ $end
$var wire 1 -" \ROM1|memROM~6_combout\ $end
$var wire 1 ." \ROM1|memROM~8_combout\ $end
$var wire 1 /" \CPU|UC1|Equal6~0_combout\ $end
$var wire 1 0" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 1" \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 2" \ROM1|memROM~11_combout\ $end
$var wire 1 3" \ROM1|memROM~1_combout\ $end
$var wire 1 4" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 5" \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 6" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 7" \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 8" \ROM1|memROM~3_combout\ $end
$var wire 1 9" \CPU|UC1|Equal6~3_combout\ $end
$var wire 1 :" \CPU|UC1|Equal6~2_combout\ $end
$var wire 1 ;" \RAM1|dado_out~8_combout\ $end
$var wire 1 <" \CPU|UC1|Equal6~4_combout\ $end
$var wire 1 =" \CPU|MUX_ULA|saida_MUX[0]~0_combout\ $end
$var wire 1 >" \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 ?" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 @" \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 A" \CPU|UC1|saida[5]~0_combout\ $end
$var wire 1 B" \CPU|UC1|Equal6~1_combout\ $end
$var wire 1 C" \RAM1|ram~537_combout\ $end
$var wire 1 D" \RAM1|ram~23_q\ $end
$var wire 1 E" \RAM1|ram~538_combout\ $end
$var wire 1 F" \RAM1|ram~15_q\ $end
$var wire 1 G" \RAM1|ram~536_combout\ $end
$var wire 1 H" \RAM1|ram~527_combout\ $end
$var wire 1 I" \RAM1|ram~528_combout\ $end
$var wire 1 J" \CPU|MUX_ULA|saida_MUX[1]~2_combout\ $end
$var wire 1 K" \CPU|ULA1|Add0~2\ $end
$var wire 1 L" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 M" \CPU|ULA1|saida[1]~2_combout\ $end
$var wire 1 N" \RAM1|ram~24_q\ $end
$var wire 1 O" \RAM1|ram~16_q\ $end
$var wire 1 P" \RAM1|ram~563_combout\ $end
$var wire 1 Q" \RAM1|ram~529_combout\ $end
$var wire 1 R" \CPU|MUX_ULA|saida_MUX[2]~3_combout\ $end
$var wire 1 S" \CPU|ULA1|Add0~10\ $end
$var wire 1 T" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 U" \CPU|ULA1|saida[2]~3_combout\ $end
$var wire 1 V" \CPU|REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 W" \RAM1|ram~25_q\ $end
$var wire 1 X" \RAM1|ram~17_q\ $end
$var wire 1 Y" \RAM1|ram~559_combout\ $end
$var wire 1 Z" \RAM1|ram~530_combout\ $end
$var wire 1 [" \CPU|MUX_ULA|saida_MUX[3]~1_combout\ $end
$var wire 1 \" \CPU|ULA1|Add0~14\ $end
$var wire 1 ]" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 ^" \CPU|ULA1|saida[3]~1_combout\ $end
$var wire 1 _" \RAM1|ram~26_q\ $end
$var wire 1 `" \RAM1|ram~18_q\ $end
$var wire 1 a" \RAM1|ram~555_combout\ $end
$var wire 1 b" \RAM1|ram~531_combout\ $end
$var wire 1 c" \CPU|MUX_ULA|saida_MUX[4]~4_combout\ $end
$var wire 1 d" \CPU|ULA1|Add0~6\ $end
$var wire 1 e" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 f" \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 g" \RAM1|ram~27_q\ $end
$var wire 1 h" \RAM1|ram~19_q\ $end
$var wire 1 i" \RAM1|ram~551_combout\ $end
$var wire 1 j" \RAM1|ram~532_combout\ $end
$var wire 1 k" \CPU|MUX_ULA|saida_MUX[5]~5_combout\ $end
$var wire 1 l" \CPU|REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 m" \CPU|ULA1|Add0~18\ $end
$var wire 1 n" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 o" \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 p" \RAM1|ram~20_q\ $end
$var wire 1 q" \RAM1|ram~28_q\ $end
$var wire 1 r" \RAM1|ram~547_combout\ $end
$var wire 1 s" \RAM1|ram~533_combout\ $end
$var wire 1 t" \CPU|MUX_ULA|saida_MUX[6]~6_combout\ $end
$var wire 1 u" \CPU|REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 v" \CPU|ULA1|Add0~22\ $end
$var wire 1 w" \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 x" \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 y" \RAM1|ram~29_q\ $end
$var wire 1 z" \RAM1|ram~21_q\ $end
$var wire 1 {" \RAM1|ram~543_combout\ $end
$var wire 1 |" \RAM1|ram~534_combout\ $end
$var wire 1 }" \CPU|MUX_ULA|saida_MUX[7]~7_combout\ $end
$var wire 1 ~" \CPU|ULA1|Add0~26\ $end
$var wire 1 !# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 "# \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 ## \RAM1|ram~30_q\ $end
$var wire 1 $# \RAM1|ram~22_q\ $end
$var wire 1 %# \RAM1|ram~539_combout\ $end
$var wire 1 &# \RAM1|ram~535_combout\ $end
$var wire 1 '# \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 (# \DECODER|DECINT|Equal7~0_combout\ $end
$var wire 1 )# \HEX|HEX3|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *# \HEX|HEX3|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 +# \HEX|HEX3|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,# \HEX|HEX3|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -# \HEX|HEX3|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 .# \HEX|HEX3|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /# \HEX|HEX3|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0# \DECODER|DECINT|Equal7~1_combout\ $end
$var wire 1 1# \HEX|HEX2|REG4BITS|DOUT[3]~feeder_combout\ $end
$var wire 1 2# \HEX|HEX2|REG4BITS|DOUT[0]~feeder_combout\ $end
$var wire 1 3# \HEX|HEX2|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 4# \HEX|HEX2|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 5# \HEX|HEX2|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 6# \HEX|HEX2|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 7# \HEX|HEX2|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 8# \HEX|HEX2|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 9# \HEX|HEX2|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 :# \DECODER|DECINT|Equal7~2_combout\ $end
$var wire 1 ;# \HEX|HEX1|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 <# \HEX|HEX1|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 =# \HEX|HEX1|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ># \HEX|HEX1|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ?# \HEX|HEX1|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 @# \HEX|HEX1|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 A# \HEX|HEX1|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 B# \DECODER|DECINT|Equal7~3_combout\ $end
$var wire 1 C# \HEX|HEX0|REG4BITS|DOUT[3]~feeder_combout\ $end
$var wire 1 D# \HEX|HEX0|REG4BITS|DOUT[0]~feeder_combout\ $end
$var wire 1 E# \HEX|HEX0|DECODER7SEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 F# \HEX|HEX0|DECODER7SEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 G# \HEX|HEX0|DECODER7SEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 H# \HEX|HEX0|DECODER7SEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 I# \HEX|HEX0|DECODER7SEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 J# \HEX|HEX0|DECODER7SEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 K# \HEX|HEX0|DECODER7SEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 L# \LED1|DOUT~q\ $end
$var wire 1 M# \LED2|DOUT~feeder_combout\ $end
$var wire 1 N# \LED2|DOUT~q\ $end
$var wire 1 O# \LED8|DOUT[0]~feeder_combout\ $end
$var wire 1 P# \HEX|HEX0|REG4BITS|DOUT\ [3] $end
$var wire 1 Q# \HEX|HEX0|REG4BITS|DOUT\ [2] $end
$var wire 1 R# \HEX|HEX0|REG4BITS|DOUT\ [1] $end
$var wire 1 S# \HEX|HEX0|REG4BITS|DOUT\ [0] $end
$var wire 1 T# \CPU|PC|DOUT\ [8] $end
$var wire 1 U# \CPU|PC|DOUT\ [7] $end
$var wire 1 V# \CPU|PC|DOUT\ [6] $end
$var wire 1 W# \CPU|PC|DOUT\ [5] $end
$var wire 1 X# \CPU|PC|DOUT\ [4] $end
$var wire 1 Y# \CPU|PC|DOUT\ [3] $end
$var wire 1 Z# \CPU|PC|DOUT\ [2] $end
$var wire 1 [# \CPU|PC|DOUT\ [1] $end
$var wire 1 \# \CPU|PC|DOUT\ [0] $end
$var wire 1 ]# \HEX|HEX3|REG4BITS|DOUT\ [3] $end
$var wire 1 ^# \HEX|HEX3|REG4BITS|DOUT\ [2] $end
$var wire 1 _# \HEX|HEX3|REG4BITS|DOUT\ [1] $end
$var wire 1 `# \HEX|HEX3|REG4BITS|DOUT\ [0] $end
$var wire 1 a# \HEX|HEX2|REG4BITS|DOUT\ [3] $end
$var wire 1 b# \HEX|HEX2|REG4BITS|DOUT\ [2] $end
$var wire 1 c# \HEX|HEX2|REG4BITS|DOUT\ [1] $end
$var wire 1 d# \HEX|HEX2|REG4BITS|DOUT\ [0] $end
$var wire 1 e# \HEX|HEX1|REG4BITS|DOUT\ [3] $end
$var wire 1 f# \HEX|HEX1|REG4BITS|DOUT\ [2] $end
$var wire 1 g# \HEX|HEX1|REG4BITS|DOUT\ [1] $end
$var wire 1 h# \HEX|HEX1|REG4BITS|DOUT\ [0] $end
$var wire 1 i# \CPU|REGA|DOUT\ [7] $end
$var wire 1 j# \CPU|REGA|DOUT\ [6] $end
$var wire 1 k# \CPU|REGA|DOUT\ [5] $end
$var wire 1 l# \CPU|REGA|DOUT\ [4] $end
$var wire 1 m# \CPU|REGA|DOUT\ [3] $end
$var wire 1 n# \CPU|REGA|DOUT\ [2] $end
$var wire 1 o# \CPU|REGA|DOUT\ [1] $end
$var wire 1 p# \CPU|REGA|DOUT\ [0] $end
$var wire 1 q# \LED8|DOUT\ [7] $end
$var wire 1 r# \LED8|DOUT\ [6] $end
$var wire 1 s# \LED8|DOUT\ [5] $end
$var wire 1 t# \LED8|DOUT\ [4] $end
$var wire 1 u# \LED8|DOUT\ [3] $end
$var wire 1 v# \LED8|DOUT\ [2] $end
$var wire 1 w# \LED8|DOUT\ [1] $end
$var wire 1 x# \LED8|DOUT\ [0] $end
$var wire 1 y# \CPU|REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 z# \CPU|REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 {# \CPU|REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 |# \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 }# \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ~# \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 !$ \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 "$ \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 #$ \RAM1|ALT_INV_dado_out~8_combout\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 %$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 &$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 '$ \CPU|MUX_ULA|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 ($ \CPU|MUX_ULA|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 )$ \CPU|MUX_ULA|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 *$ \CPU|MUX_ULA|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 +$ \CPU|MUX_ULA|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 ,$ \CPU|MUX_ULA|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 -$ \CPU|MUX_ULA|ALT_INV_saida_MUX[3]~1_combout\ $end
$var wire 1 .$ \CPU|MUX_ULA|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 /$ \CPU|UC1|ALT_INV_Equal6~4_combout\ $end
$var wire 1 0$ \CPU|UC1|ALT_INV_Equal6~3_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 F$ \CPU|UC1|ALT_INV_Equal6~2_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 K$ \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 L$ \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 M$ \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 N$ \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 O$ \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 P$ \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 Q$ \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 R$ \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 S$ \CPU|UC1|ALT_INV_Equal6~1_combout\ $end
$var wire 1 T$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 U$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 V$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 W$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 X$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 Y$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 Z$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 [$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 \$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ]$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 ^$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 _$ \HEX|HEX0|REG4BITS|ALT_INV_DOUT\ [3] $end
$var wire 1 `$ \HEX|HEX0|REG4BITS|ALT_INV_DOUT\ [2] $end
$var wire 1 a$ \HEX|HEX0|REG4BITS|ALT_INV_DOUT\ [1] $end
$var wire 1 b$ \HEX|HEX0|REG4BITS|ALT_INV_DOUT\ [0] $end
$var wire 1 c$ \HEX|HEX1|REG4BITS|ALT_INV_DOUT\ [3] $end
$var wire 1 d$ \HEX|HEX1|REG4BITS|ALT_INV_DOUT\ [2] $end
$var wire 1 e$ \HEX|HEX1|REG4BITS|ALT_INV_DOUT\ [1] $end
$var wire 1 f$ \HEX|HEX1|REG4BITS|ALT_INV_DOUT\ [0] $end
$var wire 1 g$ \HEX|HEX2|REG4BITS|ALT_INV_DOUT\ [3] $end
$var wire 1 h$ \HEX|HEX2|REG4BITS|ALT_INV_DOUT\ [2] $end
$var wire 1 i$ \HEX|HEX2|REG4BITS|ALT_INV_DOUT\ [1] $end
$var wire 1 j$ \HEX|HEX2|REG4BITS|ALT_INV_DOUT\ [0] $end
$var wire 1 k$ \HEX|HEX3|REG4BITS|ALT_INV_DOUT\ [3] $end
$var wire 1 l$ \HEX|HEX3|REG4BITS|ALT_INV_DOUT\ [2] $end
$var wire 1 m$ \HEX|HEX3|REG4BITS|ALT_INV_DOUT\ [1] $end
$var wire 1 n$ \HEX|HEX3|REG4BITS|ALT_INV_DOUT\ [0] $end
$var wire 1 o$ \RAM1|ALT_INV_ram~563_combout\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~559_combout\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~555_combout\ $end
$var wire 1 r$ \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 s$ \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 v$ \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 w$ \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 x$ \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 y$ \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 z$ \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 {$ \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 |$ \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 }$ \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ~$ \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 !% \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 "% \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 #% \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 $% \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 %% \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 &% \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 '% \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 (% \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0q
1r
xs
1t
1u
1v
1w
1x
1y
xz
xl!
xm!
xn!
xo!
xp!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
00"
01"
12"
13"
04"
05"
06"
07"
08"
19"
0:"
0;"
0<"
1="
1>"
1?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
19#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
1A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
1K#
0L#
0M#
0N#
0O#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
0&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
0.$
1/$
00$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1S$
1T$
1U$
1V$
1W$
0X$
1Y$
1Z$
1[$
1\$
0]$
0^$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
xR
xS
xT
0U
x{
x|
x}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
11!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
zd!
ze!
zf!
zg!
zh!
zi!
zj!
zk!
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
1K$
xL$
xM$
1N$
1O$
xP$
1Q$
1R$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1~$
1!%
1"%
1#%
1$%
1%%
1&%
1'%
1(%
0!
0"
0#
0$
0%
1&
1(
0)
0*
0+
0,
0-
0.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
z`
za
zb
zc
zd
ze
zf
zg
0h
0i
0j
0k
0l
0m
0n
0o
0p
$end
#20000
1U
1~
1q!
1r!
1t!
1\#
1p#
0R$
0(%
0"$
1."
02"
0s!
14"
0?"
1K"
12#
1D#
1M#
1O#
1}$
1&$
0V$
1)!
0L"
1S"
15"
09"
0A"
1B"
03"
1{$
1p
0T"
1\"
1]$
0S$
10$
1z$
1J"
1R"
1U"
1["
1^"
1c"
1f"
1k"
1o"
1t"
1x"
1}"
1"#
1E"
0@"
0]"
1d"
0U"
1|$
0'$
0($
0)$
0*$
0-$
0+$
0,$
0c!
0e"
1m"
1L"
0S"
1T"
0\"
1]"
0d"
1e"
0m"
0n"
0w"
0!#
0^"
1y$
0&
1n"
1v$
1w$
1x$
0y$
0|$
0z$
0{$
0f"
0n"
0e"
0]"
0T"
0x$
1M"
1U"
1^"
1f"
0o"
0x"
0"#
1z$
1|$
1y$
1x$
1o"
0o"
0f"
0^"
0U"
#40000
0U
0~
0q!
0r!
#60000
1U
1~
1q!
1r!
0t!
1%"
0\#
1[#
1F"
0J$
0'%
1(%
0!$
1"$
1+"
1,"
0."
1;"
1s!
04"
05"
16"
1G"
0$$
0#$
1V$
0W$
0U$
1(!
0)!
17"
15"
06"
1<"
1A"
0B"
0="
0J"
0R"
0["
0c"
0k"
0t"
0}"
1H"
0p
1o
07"
0H$
1'$
1($
1)$
1*$
1-$
1+$
1,$
1.$
1S$
0/$
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0>"
0E"
1="
1I"
0g
0f
0e
0d
0c
0b
0a
0`
0G$
0.$
1?"
0K"
0?"
1K"
0}$
0L"
1}$
1k!
1@"
1L"
1{$
0@"
0{$
1g
0M"
1M"
#80000
0U
0~
0q!
0r!
#100000
1U
1~
1q!
1r!
1t!
1\#
0p#
1o#
0Q$
1R$
0(%
0"$
0+"
0,"
1."
12"
0;"
0s!
14"
1?"
0K"
02#
0D#
0M#
0O#
0L"
1S"
1{$
0}$
1#$
0&$
0V$
1W$
1U$
1)!
1T"
1L"
0S"
05"
16"
0<"
0A"
1B"
13"
1J"
1R"
1["
1c"
1k"
1t"
1}"
1@"
0M"
0{$
0z$
1p
17"
0T"
0'$
0($
0)$
0*$
0-$
0+$
0,$
0]$
0S$
1/$
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
1U"
1M"
1z$
1>"
0?"
1C"
0G"
zg
zf
ze
zd
zc
zb
za
z`
0U"
1$$
1}$
1c!
1?"
0@"
0H"
0}$
1&
1H$
1@"
0I"
1G$
#120000
0U
0~
0q!
0r!
#140000
1U
1~
1q!
1r!
0t!
1u!
0%"
0\#
0[#
1Z#
1N"
0D$
0&%
1'%
1(%
1!$
0~#
1"$
1,"
02"
1;"
0C"
1E"
1s!
04"
15"
06"
07"
1v!
1P"
0o$
0#$
1&$
0W$
1'!
0(!
0)!
1)"
17"
0v!
05"
1:"
1A"
0B"
03"
0="
0R"
0["
0c"
0k"
0t"
0}"
1Q"
0p
0o
1n
0)"
0C$
1'$
1($
1)$
1*$
1-$
1+$
1.$
1]$
1S$
0F$
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0E"
0@"
1G"
0P"
0?"
1K"
1T"
1]"
1e"
1n"
1w"
1!#
0g
0f
0e
0d
0c
0b
0a
0`
0v$
0w$
0x$
0y$
0|$
0z$
1}$
1o$
0$$
1j!
0c!
0L"
1S"
1H"
0J"
0Q"
1{$
1f
0&
0T"
1\"
1C$
1,$
0H$
1z$
1="
1I"
1L"
0M"
0]"
1d"
1|$
0{$
0G$
0.$
0j!
0e"
1m"
1?"
0K"
1@"
1y$
0f
0n"
1v"
0}$
1k!
0L"
1x$
0w"
1~"
1{$
1g
1w$
0!#
1v$
#160000
0U
0~
0q!
0r!
#180000
1U
1~
1q!
1r!
1t!
1\#
1p#
0o#
1Q$
0R$
0(%
0"$
1&"
0,"
12"
0;"
0s!
14"
0?"
1K"
12#
1D#
1M#
1O#
1L"
0S"
0{$
1}$
1#$
0&$
1W$
0T$
1)!
1T"
0\"
0L"
1S"
15"
0:"
0A"
1B"
13"
1J"
1R"
1U"
1["
1^"
1c"
1f"
1k"
1o"
1t"
1x"
1}"
1"#
1M"
1{$
0z$
1p
0T"
1\"
1]"
0d"
0'$
0($
0)$
0*$
0-$
0+$
0,$
0]$
0S$
1F$
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
0|$
1z$
0M"
0^"
0f"
0o"
0x"
0"#
0@"
0G"
1P"
1:#
1L"
0S"
1T"
0\"
1n"
0v"
1w"
0~"
1!#
0m"
zg
zf
ze
zd
zc
zb
za
z`
0U"
1^"
0v$
0w$
0x$
0z$
0{$
0o$
1$$
1c!
0n"
0!#
0w"
0]"
0T"
0H"
1Q"
1M"
1U"
1o"
1x"
1"#
1z$
1|$
1w$
1v$
1x$
1&
0C$
1H$
0o"
0"#
0x"
0^"
0U"
0I"
1G$
#200000
0U
0~
0q!
0r!
#220000
1U
1~
1q!
1r!
0t!
1%"
0\#
1[#
1h#
1L#
0f$
0'%
1(%
0!$
1"$
02"
1s!
04"
1#"
05"
16"
1;#
1>#
1?#
1@#
0%$
1&$
1]!
1(!
0)!
07"
1v!
15"
06"
03"
1$"
1_
0p
1o
17"
0v!
1)"
0\$
1]$
1G!
1H!
1I!
1L!
0P"
10#
0:#
0)"
15
12
11
10
1o$
1b!
0c!
0Q"
0&
1%
1C$
#240000
0U
0~
0q!
0r!
#260000
1U
1~
1q!
1r!
1t!
1\#
1d#
1N#
0j$
0(%
0"$
0&"
0."
12"
0s!
14"
0#"
18"
13#
16#
17#
18#
0[$
1%$
0&$
1V$
1T$
1\!
1)!
05"
16"
19"
1A"
0B"
13"
0$"
00#
1^
1p
07"
1v!
1\$
0]$
1S$
00$
1@!
1A!
1B!
1E!
1a!
1_!
1U"
0["
1f"
0k"
1x"
0}"
1@"
0J"
0M"
1P"
1)"
1<
19
18
17
1$
1"
0o$
1,$
1'$
1)$
1-$
0b!
1c!
1]"
1n"
1!#
0L"
1S"
1&
0%
1{$
0v$
0x$
0|$
1T"
0z$
#280000
0U
0~
0q!
0r!
#300000
1U
1~
1q!
1r!
0t!
0u!
0%"
1Y#
1*"
0\#
0[#
0Z#
1V"
1l#
1u"
1j#
1n#
0y#
0N$
0{#
1&%
1'%
1(%
0}#
0%%
1!$
1~#
1"$
0)"
1w!
02"
1&"
1."
1s!
04"
15"
06"
17"
0v!
08"
0T"
1\"
1e"
1w"
0w$
0y$
1z$
1[$
0V$
0T$
1&$
0'!
0(!
0)!
1&!
0]"
1d"
1)"
0w!
07"
05"
1x!
03"
09"
0A"
1B"
1Q"
0R"
0c"
0t"
0U"
0f"
0x"
1|$
0p
0o
0n
1m
0x!
0e"
1m"
1($
1*$
1+$
0C$
0S$
10$
1]$
0a!
0_!
1y$
1G"
0P"
0@"
1J"
1R"
1["
1c"
1f"
1k"
1o"
1t"
1x"
1}"
1"#
1B#
1T"
1e"
0w"
1~"
0n"
1v"
0$
0"
0f"
1x$
1w$
0y$
0z$
0'$
0($
0)$
0*$
0-$
0+$
0,$
1o$
0$$
0c!
1w"
0!#
1H"
0Q"
1L"
0S"
0T"
1]"
0d"
0e"
1n"
0v"
0w"
1!#
1U"
1f"
0x"
0o"
1v$
0w$
0&
0v$
1w$
0x$
1y$
0|$
1z$
0{$
1C$
0H$
1x"
0"#
1w"
0~"
1e"
0m"
1T"
0\"
1I"
1M"
0U"
1^"
0f"
1o"
0x"
1"#
0z$
0y$
0w$
0]"
0n"
0!#
0G$
1x"
1f"
1U"
1v$
1x$
1|$
0^"
0o"
0"#
#320000
0U
0~
0q!
0r!
#340000
1U
1~
1q!
1r!
1t!
1\#
1Q#
1S#
1x#
1v#
1t#
1r#
0b$
0`$
0(%
0"$
0&"
1("
0."
0s!
14"
1{!
1#"
1F#
1I#
0K#
0%$
0Y$
1V$
0Z$
1T$
1U!
1W!
1Y!
1[!
1)!
15"
0G"
19"
1A"
0B"
0H"
0B#
1$"
1]
1[
1Y
1W
1p
0\$
1H$
1S$
00$
1$$
0M!
1O!
1R!
1^!
1`!
0R"
0U"
1^"
0c"
0f"
1o"
0t"
0x"
1"#
0="
0I"
1-
1*
0(
1#
1!
1G$
1.$
1($
1*$
1+$
1b!
0T"
1\"
0e"
1m"
0w"
1~"
1?"
1%
0}$
1w$
1y$
1z$
1!#
1n"
1]"
0|$
0x$
0v$
#360000
0U
0~
0q!
0r!
#380000
1U
1~
1q!
1r!
0t!
1%"
0\#
1[#
0p#
1o#
0V"
1m#
0l#
1l"
1k#
0u"
0j#
1i#
0n#
0K$
1y#
0z#
1N$
0O$
1{#
0Q$
1R$
0'%
1(%
0!$
1"$
0("
1&"
1."
1s!
04"
0#"
0{!
05"
16"
0?"
02#
0D#
0M#
0O#
0L"
1S"
1T"
0\"
0]"
1d"
11#
1C#
1e"
0m"
0n"
1v"
1w"
0~"
0!#
1v$
0w$
1x$
0y$
1|$
0z$
1{$
1}$
1Y$
1%$
0V$
0T$
1Z$
1(!
0)!
1!#
0w"
1~"
1n"
0v"
0e"
1m"
1]"
0d"
0T"
1\"
17"
15"
06"
0["
09"
0A"
1B"
0$"
0k"
0}"
0^"
0o"
0"#
1z$
0|$
1y$
0x$
1w$
0v$
0p
1o
07"
0]"
1d"
1e"
0m"
0n"
1v"
1w"
0~"
0!#
1'$
1)$
1\$
0S$
10$
1-$
0^!
0`!
1v$
0w$
1x$
0y$
1|$
1]"
1="
1R"
1["
1^"
1c"
1k"
1o"
1t"
1}"
1"#
1G"
0M"
1B#
0w"
1~"
0e"
1m"
0#
0!
0^"
1f"
0o"
1x"
0"#
1y$
1w$
0$$
0'$
0($
0)$
0*$
0-$
0+$
0.$
0|$
0b!
1n"
1!#
1^"
1?"
0K"
1T"
0\"
0]"
1e"
0m"
0n"
1w"
0~"
0!#
1H"
0x"
0f"
0v$
0x$
0%
0H$
1v$
0w$
1x$
0y$
1|$
0z$
0}$
1o"
1"#
1!#
1n"
0v"
1]"
0d"
1L"
0S"
1@"
1U"
0^"
1f"
0o"
1x"
0"#
1I"
0{$
0|$
0x$
0v$
0T"
0e"
0w"
0G$
1"#
1o"
1^"
1M"
1w$
1y$
1z$
0U"
0f"
0x"
#400000
0U
0~
0q!
0r!
#420000
1U
1~
1q!
1r!
1t!
1\#
1R#
0Q#
1P#
0S#
0x#
1w#
0v#
1u#
0t#
1s#
0r#
1q#
1b$
0_$
1`$
0a$
0(%
0"$
0&"
1("
1+"
0."
12"
0s!
14"
1#"
0F#
1H#
0I#
0%$
0&$
1V$
0U$
0Z$
1T$
1T!
0U!
1V!
0W!
1X!
0Y!
1Z!
0[!
1)!
05"
16"
0B#
0G"
0H"
1/"
0B"
13"
1$"
0]
1\
0[
1Z
0Y
1X
0W
1V
1p
17"
0\$
0]$
1S$
1H$
1$$
0O!
1P!
0R!
1`!
0I"
1G"
0-
1+
0*
1#
0$$
1G$
1b!
1c!
1&
1%
#440000
0U
0~
0q!
0r!
#460000
1U
1~
1q!
1r!
#480000
0U
0~
0q!
0r!
#500000
