#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu May  4 23:37:00 2023
# Process ID: 61034
# Current directory: /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1
# Command line: vivado -log echo_setup_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source echo_setup_wrapper.tcl -notrace
# Log file: /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper.vdi
# Journal file: /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/vivado.jou
# Running On: jk, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 12, Host memory: 6062 MB
#-----------------------------------------------------------
source echo_setup_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jack/mcrblz_four/myIP_four'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top echo_setup_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0.dcp' for cell 'echo_setup_i/axi_ethernetlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/echo_setup_axi_smc_0.dcp' for cell 'echo_setup_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_timer_0_0/echo_setup_axi_timer_0_0.dcp' for cell 'echo_setup_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_uartlite_0_0/echo_setup_axi_uartlite_0_0.dcp' for cell 'echo_setup_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0.dcp' for cell 'echo_setup_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mdm_1_0/echo_setup_mdm_1_0.dcp' for cell 'echo_setup_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_0/echo_setup_microblaze_0_0.dcp' for cell 'echo_setup_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_axi_intc_0/echo_setup_microblaze_0_axi_intc_0.dcp' for cell 'echo_setup_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0.dcp' for cell 'echo_setup_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mii_to_rmii_0_0/echo_setup_mii_to_rmii_0_0.dcp' for cell 'echo_setup_i/mii_to_rmii_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_clk_wiz_1_100M_0/echo_setup_rst_clk_wiz_1_100M_0.dcp' for cell 'echo_setup_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_mig_7series_0_81M_0/echo_setup_rst_mig_7series_0_81M_0.dcp' for cell 'echo_setup_i/rst_mig_7series_0_81M'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_xbar_0/echo_setup_xbar_0.dcp' for cell 'echo_setup_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_dlmb_bram_if_cntlr_0/echo_setup_dlmb_bram_if_cntlr_0.dcp' for cell 'echo_setup_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_dlmb_v10_0/echo_setup_dlmb_v10_0.dcp' for cell 'echo_setup_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_ilmb_bram_if_cntlr_0/echo_setup_ilmb_bram_if_cntlr_0.dcp' for cell 'echo_setup_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_ilmb_v10_0/echo_setup_ilmb_v10_0.dcp' for cell 'echo_setup_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_lmb_bram_0/echo_setup_lmb_bram_0.dcp' for cell 'echo_setup_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2610.859 ; gain = 0.000 ; free physical = 1534 ; free virtual = 3516
INFO: [Netlist 29-17] Analyzing 910 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. echo_setup_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.RX_IBUF_INST 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. echo_setup_i/axi_ethernetlite_0/U0/NO_LOOPBACK_GEN.INCLUDE_BUFG_GEN.TX_IBUF_INST 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_ddr2_clk_ibuf/se_input_clk.u_ibufg_sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'echo_setup_i/axi_ethernetlite_0/phy_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'echo_setup_i/axi_ethernetlite_0/phy_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'echo_setup_i/mig_7series_0/sys_clk_i' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_timer_0_0/echo_setup_axi_timer_0_0.xdc] for cell 'echo_setup_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_timer_0_0/echo_setup_axi_timer_0_0.xdc] for cell 'echo_setup_i/axi_timer_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_mig_7series_0_81M_0/echo_setup_rst_mig_7series_0_81M_0.xdc] for cell 'echo_setup_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_mig_7series_0_81M_0/echo_setup_rst_mig_7series_0_81M_0.xdc] for cell 'echo_setup_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_mig_7series_0_81M_0/echo_setup_rst_mig_7series_0_81M_0_board.xdc] for cell 'echo_setup_i/rst_mig_7series_0_81M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_mig_7series_0_81M_0/echo_setup_rst_mig_7series_0_81M_0_board.xdc] for cell 'echo_setup_i/rst_mig_7series_0_81M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_3/bd_fbd2_psr_aclk1_0.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_3/bd_fbd2_psr_aclk1_0.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_3/bd_fbd2_psr_aclk1_0_board.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_3/bd_fbd2_psr_aclk1_0_board.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_2/bd_fbd2_psr_aclk_0.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_2/bd_fbd2_psr_aclk_0.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_2/bd_fbd2_psr_aclk_0_board.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_2/bd_fbd2_psr_aclk_0_board.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_1/bd_fbd2_psr0_0.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_1/bd_fbd2_psr0_0.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_1/bd_fbd2_psr0_0_board.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_smc_0/bd_0/ip/ip_1/bd_fbd2_psr0_0_board.xdc] for cell 'echo_setup_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0_board.xdc] for cell 'echo_setup_i/mig_7series_0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0_board.xdc] for cell 'echo_setup_i/mig_7series_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0/user_design/constraints/echo_setup_mig_7series_0_0.xdc] for cell 'echo_setup_i/mig_7series_0'
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: echo_setup_i/mig_7series_0/sys_clk_i). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0/user_design/constraints/echo_setup_mig_7series_0_0.xdc:41]
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0/user_design/constraints/echo_setup_mig_7series_0_0.xdc:265]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0/user_design/constraints/echo_setup_mig_7series_0_0.xdc:266]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mig_7series_0_0/echo_setup_mig_7series_0_0/user_design/constraints/echo_setup_mig_7series_0_0.xdc] for cell 'echo_setup_i/mig_7series_0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_0/echo_setup_microblaze_0_0.xdc] for cell 'echo_setup_i/microblaze_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_0/echo_setup_microblaze_0_0.xdc] for cell 'echo_setup_i/microblaze_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0.xdc] for cell 'echo_setup_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0.xdc] for cell 'echo_setup_i/axi_ethernetlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0_board.xdc] for cell 'echo_setup_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0_board.xdc] for cell 'echo_setup_i/axi_ethernetlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_uartlite_0_0/echo_setup_axi_uartlite_0_0.xdc] for cell 'echo_setup_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_uartlite_0_0/echo_setup_axi_uartlite_0_0.xdc] for cell 'echo_setup_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_uartlite_0_0/echo_setup_axi_uartlite_0_0_board.xdc] for cell 'echo_setup_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_uartlite_0_0/echo_setup_axi_uartlite_0_0_board.xdc] for cell 'echo_setup_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mii_to_rmii_0_0/echo_setup_mii_to_rmii_0_0_board.xdc] for cell 'echo_setup_i/mii_to_rmii_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mii_to_rmii_0_0/echo_setup_mii_to_rmii_0_0_board.xdc] for cell 'echo_setup_i/mii_to_rmii_0/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_clk_wiz_1_100M_0/echo_setup_rst_clk_wiz_1_100M_0.xdc] for cell 'echo_setup_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_clk_wiz_1_100M_0/echo_setup_rst_clk_wiz_1_100M_0.xdc] for cell 'echo_setup_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_clk_wiz_1_100M_0/echo_setup_rst_clk_wiz_1_100M_0_board.xdc] for cell 'echo_setup_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_rst_clk_wiz_1_100M_0/echo_setup_rst_clk_wiz_1_100M_0_board.xdc] for cell 'echo_setup_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0.xdc] for cell 'echo_setup_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2958.871 ; gain = 291.984 ; free physical = 911 ; free virtual = 2909
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0.xdc] for cell 'echo_setup_i/clk_wiz_1/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0_board.xdc] for cell 'echo_setup_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_clk_wiz_1_0/echo_setup_clk_wiz_1_0_board.xdc] for cell 'echo_setup_i/clk_wiz_1/inst'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_axi_intc_0/echo_setup_microblaze_0_axi_intc_0.xdc] for cell 'echo_setup_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_axi_intc_0/echo_setup_microblaze_0_axi_intc_0.xdc] for cell 'echo_setup_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.srcs/constrs_1/new/eth_ref_clk.xdc]
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.srcs/constrs_1/new/eth_ref_clk.xdc]
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_axi_intc_0/echo_setup_microblaze_0_axi_intc_0_clocks.xdc] for cell 'echo_setup_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_axi_intc_0/echo_setup_microblaze_0_axi_intc_0_clocks.xdc] for cell 'echo_setup_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mdm_1_0/echo_setup_mdm_1_0.xdc] for cell 'echo_setup_i/mdm_1/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_mdm_1_0/echo_setup_mdm_1_0.xdc] for cell 'echo_setup_i/mdm_1/U0'
Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0_clocks.xdc] for cell 'echo_setup_i/axi_ethernetlite_0/U0'
Finished Parsing XDC File [/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_axi_ethernetlite_0_0/echo_setup_axi_ethernetlite_0_0_clocks.xdc] for cell 'echo_setup_i/axi_ethernetlite_0/U0'
INFO: [Project 1-1714] 83 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'echo_setup_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.gen/sources_1/bd/echo_setup/ip/echo_setup_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3198.988 ; gain = 0.000 ; free physical = 923 ; free virtual = 2929
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 469 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 303 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 45 instances

34 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3198.988 ; gain = 588.129 ; free physical = 923 ; free virtual = 2929
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3198.988 ; gain = 0.000 ; free physical = 913 ; free virtual = 2920

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25332d424

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3198.988 ; gain = 0.000 ; free physical = 900 ; free virtual = 2907

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance echo_setup_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance echo_setup_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance echo_setup_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/microblaze_0/U0/MicroBlaze_Core_I/Using_FPGA.Native_i_1__1 into driver instance echo_setup_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/Sl_Ready_INST_0, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n[0]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][0]_srl8_i_1 into driver instance echo_setup_i/mig_7series_0/u_echo_setup_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 26 inverter(s) to 108 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14a5414b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 675 ; free virtual = 2682
INFO: [Opt 31-389] Phase Retarget created 325 cells and removed 522 cells
INFO: [Opt 31-1021] In phase Retarget, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 1a4e65f0f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 675 ; free virtual = 2682
INFO: [Opt 31-389] Phase Constant propagation created 311 cells and removed 1381 cells
INFO: [Opt 31-1021] In phase Constant propagation, 44 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1eae9e7be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 674 ; free virtual = 2681
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1196 cells
INFO: [Opt 31-1021] In phase Sweep, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG echo_setup_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net echo_setup_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 190f10d9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 673 ; free virtual = 2680
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 190f10d9e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 673 ; free virtual = 2680
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17484e595

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 673 ; free virtual = 2680
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             325  |             522  |                                             53  |
|  Constant propagation         |             311  |            1381  |                                             44  |
|  Sweep                        |               0  |            1196  |                                             62  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             32  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3222.027 ; gain = 0.000 ; free physical = 673 ; free virtual = 2680
Ending Logic Optimization Task | Checksum: 1a9aa0d7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3222.027 ; gain = 1.000 ; free physical = 673 ; free virtual = 2680

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 12 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 1f4212fdb

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3644.348 ; gain = 0.000 ; free physical = 624 ; free virtual = 2637
Ending Power Optimization Task | Checksum: 1f4212fdb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3644.348 ; gain = 422.320 ; free physical = 637 ; free virtual = 2649

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1cdaac0cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3644.348 ; gain = 0.000 ; free physical = 644 ; free virtual = 2657
Ending Final Cleanup Task | Checksum: 1cdaac0cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3644.348 ; gain = 0.000 ; free physical = 644 ; free virtual = 2657

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3644.348 ; gain = 0.000 ; free physical = 644 ; free virtual = 2657
Ending Netlist Obfuscation Task | Checksum: 1cdaac0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3644.348 ; gain = 0.000 ; free physical = 644 ; free virtual = 2657
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3644.348 ; gain = 445.359 ; free physical = 644 ; free virtual = 2657
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3644.348 ; gain = 0.000 ; free physical = 617 ; free virtual = 2632
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file echo_setup_wrapper_drc_opted.rpt -pb echo_setup_wrapper_drc_opted.pb -rpx echo_setup_wrapper_drc_opted.rpx
Command: report_drc -file echo_setup_wrapper_drc_opted.rpt -pb echo_setup_wrapper_drc_opted.pb -rpx echo_setup_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 524 ; free virtual = 2546
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd758ad1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 524 ; free virtual = 2546
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 524 ; free virtual = 2546

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 119c3ce02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 553 ; free virtual = 2580

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12b7b47dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 544 ; free virtual = 2573

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12b7b47dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 544 ; free virtual = 2573
Phase 1 Placer Initialization | Checksum: 12b7b47dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 544 ; free virtual = 2573

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16887e35e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 498 ; free virtual = 2527

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 157560529

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 500 ; free virtual = 2529

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 157560529

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 500 ; free virtual = 2529

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1240 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 533 nets or LUTs. Breaked 0 LUT, combined 533 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 469 ; free virtual = 2502

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            533  |                   533  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            533  |                   533  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18fee83ae

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 471 ; free virtual = 2504
Phase 2.4 Global Placement Core | Checksum: 9ed1d216

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 469 ; free virtual = 2502
Phase 2 Global Placement | Checksum: 9ed1d216

Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 476 ; free virtual = 2509

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1223b0d33

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 477 ; free virtual = 2511

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: aad16040

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 473 ; free virtual = 2506

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: aa070061

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 473 ; free virtual = 2506

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 106e4c674

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 473 ; free virtual = 2506

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 132f5f61a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:17 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 477 ; free virtual = 2510

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 647fc112

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 466 ; free virtual = 2500

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a34e65c5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 467 ; free virtual = 2501

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 125d5c9b9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 467 ; free virtual = 2501
Phase 3 Detail Placement | Checksum: 125d5c9b9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 467 ; free virtual = 2501

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12bc05588

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-0.266 |
Phase 1 Physical Synthesis Initialization | Checksum: 173cb82dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 452 ; free virtual = 2485
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 196c1414f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485
Phase 4.1.1.1 BUFG Insertion | Checksum: 12bc05588

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2484

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 144f091f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485
Phase 4.1 Post Commit Optimization | Checksum: 144f091f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 144f091f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 144f091f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485
Phase 4.3 Placer Reporting | Checksum: 144f091f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f06964a7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485
Ending Placer Task | Checksum: 1804d7dc9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 451 ; free virtual = 2485
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:26 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 490 ; free virtual = 2524
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 433 ; free virtual = 2504
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file echo_setup_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 468 ; free virtual = 2512
INFO: [runtcl-4] Executing : report_utilization -file echo_setup_wrapper_utilization_placed.rpt -pb echo_setup_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file echo_setup_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 473 ; free virtual = 2518
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 388 ; free virtual = 2470
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9672a86a ConstDB: 0 ShapeSum: e9dad55f RouteDB: 0
Post Restoration Checksum: NetGraph: ce626429 NumContArr: 4e443a22 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 11ca69e4b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 284 ; free virtual = 2340

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 11ca69e4b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 249 ; free virtual = 2307

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11ca69e4b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 249 ; free virtual = 2307
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15d863a6c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 230 ; free virtual = 2288
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=-2.847 | THS=-592.776|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1321fbb24

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 211 ; free virtual = 2270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.647  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 17729bd0d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 210 ; free virtual = 2269

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00374287 %
  Global Horizontal Routing Utilization  = 0.00383632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19565
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19565
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1c03a7592

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 204 ; free virtual = 2262

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c03a7592

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3655.391 ; gain = 0.000 ; free physical = 204 ; free virtual = 2262
Phase 3 Initial Routing | Checksum: f7cd6bf6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:23 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 205 ; free virtual = 2264

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1605
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2457f059a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 184e81c5d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.554  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12ddfe4cc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273
Phase 4 Rip-up And Reroute | Checksum: 12ddfe4cc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12ddfe4cc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 213 ; free virtual = 2272

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12ddfe4cc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273
Phase 5 Delay and Skew Optimization | Checksum: 12ddfe4cc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19f52017a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 214 ; free virtual = 2273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.561  | TNS=0.000  | WHS=-0.677 | THS=-1.645 |

Phase 6.1 Hold Fix Iter | Checksum: 1a59144dd

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 199 ; free virtual = 2258
Phase 6 Post Hold Fix | Checksum: 1691ac640

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 198 ; free virtual = 2257

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.47069 %
  Global Horizontal Routing Utilization  = 4.39763 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f7d3a601

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 198 ; free virtual = 2257

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f7d3a601

Time (s): cpu = 00:01:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3673.398 ; gain = 18.008 ; free physical = 198 ; free virtual = 2257

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20b31d7c5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3689.406 ; gain = 34.016 ; free physical = 198 ; free virtual = 2257

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 124c3bf40

Time (s): cpu = 00:01:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3689.406 ; gain = 34.016 ; free physical = 198 ; free virtual = 2257
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.561  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 124c3bf40

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3689.406 ; gain = 34.016 ; free physical = 198 ; free virtual = 2257
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3689.406 ; gain = 34.016 ; free physical = 260 ; free virtual = 2319

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:37 . Memory (MB): peak = 3689.406 ; gain = 34.016 ; free physical = 260 ; free virtual = 2319
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3689.406 ; gain = 0.000 ; free physical = 214 ; free virtual = 2314
INFO: [Common 17-1381] The checkpoint '/home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file echo_setup_wrapper_drc_routed.rpt -pb echo_setup_wrapper_drc_routed.pb -rpx echo_setup_wrapper_drc_routed.rpx
Command: report_drc -file echo_setup_wrapper_drc_routed.rpt -pb echo_setup_wrapper_drc_routed.pb -rpx echo_setup_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file echo_setup_wrapper_methodology_drc_routed.rpt -pb echo_setup_wrapper_methodology_drc_routed.pb -rpx echo_setup_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file echo_setup_wrapper_methodology_drc_routed.rpt -pb echo_setup_wrapper_methodology_drc_routed.pb -rpx echo_setup_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jack/VERILOG/4_29_onward/echo_attempt7/echo_setup/echo_setup.runs/impl_1/echo_setup_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file echo_setup_wrapper_power_routed.rpt -pb echo_setup_wrapper_power_summary_routed.pb -rpx echo_setup_wrapper_power_routed.rpx
Command: report_power -file echo_setup_wrapper_power_routed.rpt -pb echo_setup_wrapper_power_summary_routed.pb -rpx echo_setup_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
150 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file echo_setup_wrapper_route_status.rpt -pb echo_setup_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file echo_setup_wrapper_timing_summary_routed.rpt -pb echo_setup_wrapper_timing_summary_routed.pb -rpx echo_setup_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file echo_setup_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file echo_setup_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file echo_setup_wrapper_bus_skew_routed.rpt -pb echo_setup_wrapper_bus_skew_routed.pb -rpx echo_setup_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May  4 23:39:04 2023...
