Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto aaaf1456b64442a9b80d9f2745b8817e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_reg_file_tb_behav xil_defaultlib.alu_reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.eightbit_alu
Compiling module xil_defaultlib.alu_regfile
Compiling module xil_defaultlib.alu_reg_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_reg_file_tb_behav
