Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Jan 22 15:49:31 2018
| Host         : suharu0201 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 337 register/latch pins with no clock driven by root clock pin: PHY_RX_CLK (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/BH2_Pi_PS_Inst/leading_edge_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/Beam_P_PS_Inst/leading_edge_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/Beam_Pi_PS_Inst/leading_edge_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/Beam_TOF_PS_Inst/leading_edge_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/Coin1_PS_Inst/leading_edge_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/Coin2_PS_Inst/leading_edge_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_Region3_Inst/For_E03_PS_Inst/leading_edge_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 998 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 85 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                11147        0.021        0.000                      0                11147        0.470        0.000                       0                  6379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
CLKOSC                          {0.000 10.000}       20.000          50.000          
  clk_gtx                       {0.000 4.000}        8.000           125.000         
  clk_int                       {0.000 5.000}        10.000          100.000         
  clk_trg                       {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0            {0.000 10.000}       20.000          50.000          
u_ClkMan_Sys_Inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_sys                       {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_1            {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKOSC                                                                                                                                                                            7.000        0.000                       0                     1  
  clk_gtx                             5.013        0.000                      0                  414        0.076        0.000                      0                  414        3.220        0.000                       0                   281  
  clk_int                                                                                                                                                                         8.400        0.000                       0                     2  
  clk_trg                             0.085        0.000                      0                 1684        0.025        0.000                      0                 1684        0.470        0.000                       0                  1310  
  clkfbout_clk_wiz_0                                                                                                                                                             18.400        0.000                       0                     3  
u_ClkMan_Sys_Inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_sys                             1.930        0.000                      0                 9049        0.021        0.000                      0                 9049        2.936        0.000                       0                  4778  
  clkfbout_clk_wiz_1                                                                                                                                                             48.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKOSC
  To Clock:  CLKOSC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOSC
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLKOSC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_gtx
  To Clock:  clk_gtx

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.375ns (14.761%)  route 2.165ns (85.239%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 7.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.511    -1.472    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y110         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.269    -1.203 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.903    -0.300    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X19Y109        LUT2 (Prop_lut2_I0_O)        0.053    -0.247 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.800     0.554    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X23Y110        LUT4 (Prop_lut4_I2_O)        0.053     0.607 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.462     1.069    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_6
    RAMB18_X1Y45         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.371     7.014    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X1Y45         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.544     6.470    
                         clock uncertainty           -0.082     6.387    
    RAMB18_X1Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.306     6.081    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.375ns (14.912%)  route 2.140ns (85.088%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 7.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.511    -1.472    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y110         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.269    -1.203 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.903    -0.300    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X19Y109        LUT2 (Prop_lut2_I0_O)        0.053    -0.247 f  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.678     0.431    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X23Y110        LUT4 (Prop_lut4_I2_O)        0.053     0.484 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.559     1.043    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_5
    RAMB18_X1Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.371     7.014    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X1Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.544     6.470    
                         clock uncertainty           -0.082     6.387    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.306     6.081    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.428ns (17.496%)  route 2.018ns (82.504%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 7.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.453    -1.530    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X19Y108        FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y108        FDCE (Prop_fdce_C_Q)         0.269    -1.261 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           0.730    -0.531    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X23Y109        LUT3 (Prop_lut3_I0_O)        0.053    -0.478 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.128    -0.350    u_SiTCP_Inst/SiTCP/N60
    SLICE_X23Y109        LUT6 (Prop_lut6_I5_O)        0.053    -0.297 f  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.700     0.403    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X23Y110        LUT2 (Prop_lut2_I1_O)        0.053     0.456 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.460     0.916    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_1
    RAMB18_X1Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.371     7.014    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X1Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.544     6.470    
                         clock uncertainty           -0.082     6.387    
    RAMB18_X1Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.375     6.012    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memLen_10/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.375ns (17.165%)  route 1.810ns (82.835%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 7.016 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.470ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.513    -1.470    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y106         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memLen_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.269    -1.201 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memLen_10/Q
                         net (fo=2, routed)           0.688    -0.513    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memLen[10]
    SLICE_X5Y108         LUT2 (Prop_lut2_I1_O)        0.053    -0.460 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lutdi5/O
                         net (fo=2, routed)           0.692     0.232    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lutdi5
    SLICE_X6Y109         LUT4 (Prop_lut4_I0_O)        0.053     0.285 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.430     0.715    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.373     7.016    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.544     6.472    
                         clock uncertainty           -0.082     6.389    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.375     6.014    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.541ns (21.291%)  route 2.000ns (78.709%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 7.045 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.451    -1.532    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X22Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.308    -1.224 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.136    -0.088    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X10Y112        LUT2 (Prop_lut2_I1_O)        0.065    -0.023 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.864     0.841    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X7Y111         LUT6 (Prop_lut6_I2_O)        0.168     1.009 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mmux_n047691/O
                         net (fo=1, routed)           0.000     1.009    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/n0476[17]
    SLICE_X7Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.402     7.045    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                         clock pessimism             -0.544     6.501    
                         clock uncertainty           -0.082     6.419    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.035     6.454    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_17
  -------------------------------------------------------------------
                         required time                          6.454    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.541ns (21.534%)  route 1.971ns (78.466%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 7.045 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.451    -1.532    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X22Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.308    -1.224 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.136    -0.088    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X10Y112        LUT2 (Prop_lut2_I1_O)        0.065    -0.023 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.835     0.812    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.168     0.980 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mmux_n0476321/O
                         net (fo=1, routed)           0.000     0.980    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/n0476[9]
    SLICE_X7Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.402     7.045    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_9/C
                         clock pessimism             -0.544     6.501    
                         clock uncertainty           -0.082     6.419    
    SLICE_X7Y111         FDCE (Setup_fdce_C_D)        0.034     6.453    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_9
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_16/D
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.541ns (21.590%)  route 1.965ns (78.410%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 7.044 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.451    -1.532    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X22Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.308    -1.224 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.136    -0.088    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X10Y112        LUT2 (Prop_lut2_I1_O)        0.065    -0.023 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.829     0.806    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X7Y112         LUT6 (Prop_lut6_I3_O)        0.168     0.974 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mmux_n047681/O
                         net (fo=1, routed)           0.000     0.974    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/n0476[16]
    SLICE_X7Y112         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.401     7.044    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y112         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_16/C
                         clock pessimism             -0.544     6.500    
                         clock uncertainty           -0.082     6.418    
    SLICE_X7Y112         FDCE (Setup_fdce_C_D)        0.034     6.452    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_16
  -------------------------------------------------------------------
                         required time                          6.452    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.541ns (22.547%)  route 1.858ns (77.453%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 6.986 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.451    -1.532    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X22Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y110        FDRE (Prop_fdre_C_Q)         0.308    -1.224 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.136    -0.088    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X10Y112        LUT2 (Prop_lut2_I1_O)        0.065    -0.023 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.722     0.700    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X9Y111         LUT6 (Prop_lut6_I4_O)        0.168     0.868 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     0.868    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X9Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.343     6.986    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X9Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism             -0.544     6.442    
                         clock uncertainty           -0.082     6.360    
    SLICE_X9Y111         FDCE (Setup_fdce_C_D)        0.035     6.395    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.529ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.361ns (17.926%)  route 1.653ns (82.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 7.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.530ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.453    -1.530    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X18Y107        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y107        FDRE (Prop_fdre_C_Q)         0.308    -1.222 f  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/Q
                         net (fo=3, routed)           1.142    -0.079    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
    SLICE_X23Y109        LUT2 (Prop_lut2_I0_O)        0.053    -0.026 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.510     0.484    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y45         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.371     7.014    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X1Y45         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.544     6.470    
                         clock uncertainty           -0.082     6.387    
    RAMB18_X1Y45         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.375     6.012    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                          6.012    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  5.529    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_gtx rise@8.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.375ns (15.424%)  route 2.056ns (84.576%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 6.986 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.450    -1.533    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X23Y111        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y111        FDRE (Prop_fdre_C_Q)         0.269    -1.264 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.218    -0.046    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y112        LUT2 (Prop_lut2_I1_O)        0.053     0.007 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.838     0.845    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X8Y111         LUT6 (Prop_lut6_I3_O)        0.053     0.898 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     0.898    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X8Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    8.000     8.000 r  
    E18                                               0.000     8.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     8.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     9.566 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.715    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.730     3.985 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.545     5.530    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     5.643 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         1.343     6.986    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X8Y111         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism             -0.544     6.442    
                         clock uncertainty           -0.082     6.360    
    SLICE_X8Y111         FDCE (Setup_fdce_C_D)        0.073     6.433    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                          6.433    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.061%)  route 0.148ns (61.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.581    -0.445    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X9Y110         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.091    -0.354 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.148    -0.206    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.812    -0.320    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.080    -0.401    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.119    -0.282    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.043%)  route 0.148ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.581    -0.445    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X9Y110         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.091    -0.354 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_2/Q
                         net (fo=1, routed)           0.148    -0.206    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd[2]
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.812    -0.320    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.080    -0.401    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.117    -0.284    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.107ns (40.740%)  route 0.156ns (59.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.581    -0.445    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X10Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.107    -0.338 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.156    -0.182    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.812    -0.320    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.062    -0.383    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.117    -0.266    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.107ns (39.229%)  route 0.166ns (60.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.581    -0.445    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X10Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.107    -0.338 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_0/Q
                         net (fo=1, routed)           0.166    -0.172    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd[0]
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.812    -0.320    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.062    -0.383    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.119    -0.264    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_0/D
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.727%)  route 0.076ns (37.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.353ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    0.082ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.580    -0.446    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X23Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y110        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/prmblData_0/Q
                         net (fo=4, routed)           0.076    -0.270    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/prmblData[0]
    SLICE_X22Y110        LUT5 (Prop_lut5_I4_O)        0.028    -0.242 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT<0>1/O
                         net (fo=1, routed)           0.000    -0.242    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT[0]
    SLICE_X22Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.779    -0.353    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X22Y110        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_0/C
                         clock pessimism             -0.082    -0.435    
    SLICE_X22Y110        FDRE (Hold_fdre_C_D)         0.087    -0.348    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxRdData_0
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.265%)  route 0.217ns (64.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.581    -0.445    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X8Y110         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDCE (Prop_fdce_C_Q)         0.118    -0.327 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           0.217    -0.110    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.812    -0.320    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.080    -0.401    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.218    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData_6/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_6/D
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.609    -0.417    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y113         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData_6/Q
                         net (fo=1, routed)           0.055    -0.262    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData[6]
    SLICE_X7Y113         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.808    -0.324    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y113         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                         clock pessimism             -0.093    -0.417    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.047    -0.370    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_6
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa_7/C
                            (rising edge-triggered cell FDCE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.104%)  route 0.218ns (64.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.582    -0.444    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X8Y109         FDCE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.118    -0.326 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa_7/Q
                         net (fo=3, routed)           0.218    -0.108    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWa[7]
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.812    -0.320    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    RAMB18_X0Y44         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.080    -0.401    
    RAMB18_X0Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.218    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.609    -0.417    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y113         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055    -0.262    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X7Y113         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.808    -0.324    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X7Y113         FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.093    -0.417    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.044    -0.373    u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by clk_gtx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_gtx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gtx rise@0.000ns - clk_gtx rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.583    -0.443    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X13Y103        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.100    -0.343 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/Q
                         net (fo=1, routed)           0.083    -0.260    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[0]
    SLICE_X12Y103        LUT3 (Prop_lut3_I1_O)        0.028    -0.232 r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000    -0.232    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X12Y103        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gtx rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_gtx_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout2_buf/O
                         net (fo=280, routed)         0.783    -0.349    u_SiTCP_Inst/SiTCP/GMII_TX_CLK
    SLICE_X12Y103        FDRE                                         r  u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.083    -0.432    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.087    -0.345    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gtx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         8.000       5.505      RAMB18_X0Y44     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB18_X1Y44     u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB18_X1Y45     u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB18_X0Y44     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         8.000       6.400      BUFGCTRL_X0Y16   u_ClkMan_Trg_Inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X12Y105    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X13Y112    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X13Y111    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X13Y111    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X6Y109     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X6Y109     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y105    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X13Y112    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X13Y111    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X13Y111    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X13Y112    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X23Y110    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/pramblDec/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X13Y105    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X17Y103    u_SiTCP_Inst/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X6Y109     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         4.000       3.220      SLICE_X6Y109     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_12/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_12/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_14/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_14/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X3Y121     u_SiTCP_Inst/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y19   u_ClkMan_Trg_Inst/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_trg
  To Clock:  clk_trg

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/D
                            (rising edge-triggered cell SRL16E clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.708ns (30.881%)  route 1.585ns (69.119%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.063ns = ( 1.437 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.578ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.405    -1.578    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/clk_trg
    SLICE_X40Y149        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y149        FDCE (Prop_fdce_C_Q)         0.282    -1.296 r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[2]/Q
                         net (fo=2, routed)           0.626    -0.669    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg_n_0_[2]
    SLICE_X40Y149        LUT6 (Prop_lut6_I0_O)        0.155    -0.514 r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8_i_6__4/O
                         net (fo=1, routed)           0.000    -0.514    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8_i_6__4_n_0
    SLICE_X40Y149        MUXF7 (Prop_muxf7_I0_O)      0.121    -0.393 r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8_i_3__4/O
                         net (fo=1, routed)           0.507     0.114    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8_i_3__4_n_0
    SLICE_X41Y147        LUT5 (Prop_lut5_I4_O)        0.150     0.264 r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8_i_1__4/O
                         net (fo=1, routed)           0.451     0.715    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/in_BH2_DLY_5
    SLICE_X40Y147        SRL16E                                       r  u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.294     1.437    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/clk_trg
    SLICE_X40Y147        SRL16E                                       r  u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
                         clock pessimism             -0.537     0.900    
                         clock uncertainty           -0.070     0.830    
    SLICE_X40Y147        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.800    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 u_Region3_Inst/Else_OR_Inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region3_Inst/Else_OR_Inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.541ns (26.176%)  route 1.526ns (73.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.532 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.503    -1.480    u_Region3_Inst/Else_OR_Inst/clk_trg
    SLICE_X2Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.282    -1.198 r  u_Region3_Inst/Else_OR_Inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.348    -0.850    u_Region3_Inst/Else_OR_Inst/counter_reg__0[1]
    SLICE_X2Y161         LUT3 (Prop_lut3_I0_O)        0.153    -0.697 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_8__0/O
                         net (fo=1, routed)           0.461    -0.237    u_Region3_Inst/Else_OR_Inst/counter[4]_i_8__0_n_0
    SLICE_X1Y161         LUT6 (Prop_lut6_I5_O)        0.053    -0.184 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_4__54/O
                         net (fo=2, routed)           0.252     0.068    u_Region3_Inst/Else_OR_Inst/out_1__0
    SLICE_X2Y161         LUT4 (Prop_lut4_I3_O)        0.053     0.121 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_1__64/O
                         net (fo=6, routed)           0.466     0.587    u_Region3_Inst/Else_OR_Inst/counter[4]_i_1__64_n_0
    SLICE_X1Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.389     1.532    u_Region3_Inst/Else_OR_Inst/clk_trg
    SLICE_X1Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[0]/C
                         clock pessimism             -0.533     0.999    
                         clock uncertainty           -0.070     0.929    
    SLICE_X1Y161         FDCE (Setup_fdce_C_CE)      -0.244     0.685    u_Region3_Inst/Else_OR_Inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 u_Region3_Inst/Else_OR_Inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region3_Inst/Else_OR_Inst/out_1_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.428ns (20.847%)  route 1.625ns (79.153%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 1.532 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    -0.533ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.503    -1.480    u_Region3_Inst/Else_OR_Inst/clk_trg
    SLICE_X1Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y161         FDCE (Prop_fdce_C_Q)         0.269    -1.211 r  u_Region3_Inst/Else_OR_Inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.460    -0.751    u_Region3_Inst/Else_OR_Inst/counter_reg__0[0]
    SLICE_X2Y161         LUT3 (Prop_lut3_I1_O)        0.053    -0.698 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_8__0/O
                         net (fo=1, routed)           0.461    -0.237    u_Region3_Inst/Else_OR_Inst/counter[4]_i_8__0_n_0
    SLICE_X1Y161         LUT6 (Prop_lut6_I5_O)        0.053    -0.184 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_4__54/O
                         net (fo=2, routed)           0.252     0.067    u_Region3_Inst/Else_OR_Inst/out_1__0
    SLICE_X2Y161         LUT4 (Prop_lut4_I3_O)        0.053     0.120 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_1__64/O
                         net (fo=6, routed)           0.453     0.573    u_Region3_Inst/Else_OR_Inst/counter[4]_i_1__64_n_0
    SLICE_X3Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/out_1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.389     1.532    u_Region3_Inst/Else_OR_Inst/clk_trg
    SLICE_X3Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/out_1_reg/C
                         clock pessimism             -0.533     0.999    
                         clock uncertainty           -0.070     0.929    
    SLICE_X3Y161         FDCE (Setup_fdce_C_CE)      -0.244     0.685    u_Region3_Inst/Else_OR_Inst/out_1_reg
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 u_Region2_2_Inst/Other4_Inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region2_2_Inst/Other4_Inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.414ns (20.336%)  route 1.622ns (79.664%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 1.461 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.431    -1.552    u_Region2_2_Inst/Other4_Inst/clk_trg
    SLICE_X22Y178        FDCE                                         r  u_Region2_2_Inst/Other4_Inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDCE (Prop_fdce_C_Q)         0.308    -1.244 r  u_Region2_2_Inst/Other4_Inst/counter_reg[4]/Q
                         net (fo=4, routed)           0.623    -0.621    u_Region2_2_Inst/Other4_Inst/counter_reg[4]
    SLICE_X21Y177        LUT5 (Prop_lut5_I3_O)        0.053    -0.568 r  u_Region2_2_Inst/Other4_Inst/counter[4]_i_3__24/O
                         net (fo=2, routed)           0.547    -0.022    u_Region2_2_Inst/Other4_Inst/counter[4]_i_3__24_n_0
    SLICE_X22Y179        LUT4 (Prop_lut4_I0_O)        0.053     0.031 r  u_Region2_2_Inst/Other4_Inst/counter[4]_i_1__18/O
                         net (fo=6, routed)           0.453     0.484    u_Region2_2_Inst/Other4_Inst/counter[4]_i_1__18_n_0
    SLICE_X23Y179        FDCE                                         r  u_Region2_2_Inst/Other4_Inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.318     1.461    u_Region2_2_Inst/Other4_Inst/clk_trg
    SLICE_X23Y179        FDCE                                         r  u_Region2_2_Inst/Other4_Inst/counter_reg[0]/C
                         clock pessimism             -0.531     0.930    
                         clock uncertainty           -0.070     0.860    
    SLICE_X23Y179        FDCE (Setup_fdce_C_CE)      -0.244     0.616    u_Region2_2_Inst/Other4_Inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.508ns (25.602%)  route 1.476ns (74.398%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 1.456 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.429    -1.554    u_Region2_3_Inst/BH2_Pi_Inst/clk_trg
    SLICE_X19Y173        FDCE                                         r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDCE (Prop_fdce_C_Q)         0.246    -1.308 r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.595    -0.713    u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]
    SLICE_X22Y173        LUT6 (Prop_lut6_I4_O)        0.156    -0.557 f  u_Region2_3_Inst/BH2_Pi_Inst/counter[0]_i_2__26/O
                         net (fo=2, routed)           0.244    -0.313    u_Region2_3_Inst/BH2_Pi_Inst/counter[0]_i_2__26_n_0
    SLICE_X23Y173        LUT5 (Prop_lut5_I2_O)        0.053    -0.260 f  u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_4__26/O
                         net (fo=6, routed)           0.260    -0.000    u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_4__26_n_0
    SLICE_X21Y173        LUT4 (Prop_lut4_I3_O)        0.053     0.053 r  u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_1__20/O
                         net (fo=6, routed)           0.377     0.430    u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_1__20_n_0
    SLICE_X21Y174        FDCE                                         r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.313     1.456    u_Region2_3_Inst/BH2_Pi_Inst/clk_trg
    SLICE_X21Y174        FDCE                                         r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[0]/C
                         clock pessimism             -0.537     0.919    
                         clock uncertainty           -0.070     0.849    
    SLICE_X21Y174        FDCE (Setup_fdce_C_CE)      -0.244     0.605    u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.508ns (25.602%)  route 1.476ns (74.398%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 1.456 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.429    -1.554    u_Region2_3_Inst/BH2_Pi_Inst/clk_trg
    SLICE_X19Y173        FDCE                                         r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDCE (Prop_fdce_C_Q)         0.246    -1.308 r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]/Q
                         net (fo=5, routed)           0.595    -0.713    u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[2]
    SLICE_X22Y173        LUT6 (Prop_lut6_I4_O)        0.156    -0.557 f  u_Region2_3_Inst/BH2_Pi_Inst/counter[0]_i_2__26/O
                         net (fo=2, routed)           0.244    -0.313    u_Region2_3_Inst/BH2_Pi_Inst/counter[0]_i_2__26_n_0
    SLICE_X23Y173        LUT5 (Prop_lut5_I2_O)        0.053    -0.260 f  u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_4__26/O
                         net (fo=6, routed)           0.260    -0.000    u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_4__26_n_0
    SLICE_X21Y173        LUT4 (Prop_lut4_I3_O)        0.053     0.053 r  u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_1__20/O
                         net (fo=6, routed)           0.377     0.430    u_Region2_3_Inst/BH2_Pi_Inst/counter[4]_i_1__20_n_0
    SLICE_X21Y174        FDCE                                         r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.313     1.456    u_Region2_3_Inst/BH2_Pi_Inst/clk_trg
    SLICE_X21Y174        FDCE                                         r  u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[1]/C
                         clock pessimism             -0.537     0.919    
                         clock uncertainty           -0.070     0.849    
    SLICE_X21Y174        FDCE (Setup_fdce_C_CE)      -0.244     0.605    u_Region2_3_Inst/BH2_Pi_Inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 u_Region3_Inst/Else_OR_Inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region3_Inst/Else_OR_Inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.541ns (27.321%)  route 1.439ns (72.679%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 1.530 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.480ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.503    -1.480    u_Region3_Inst/Else_OR_Inst/clk_trg
    SLICE_X2Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y161         FDCE (Prop_fdce_C_Q)         0.282    -1.198 r  u_Region3_Inst/Else_OR_Inst/counter_reg[1]/Q
                         net (fo=6, routed)           0.348    -0.850    u_Region3_Inst/Else_OR_Inst/counter_reg__0[1]
    SLICE_X2Y161         LUT3 (Prop_lut3_I0_O)        0.153    -0.697 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_8__0/O
                         net (fo=1, routed)           0.461    -0.237    u_Region3_Inst/Else_OR_Inst/counter[4]_i_8__0_n_0
    SLICE_X1Y161         LUT6 (Prop_lut6_I5_O)        0.053    -0.184 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_4__54/O
                         net (fo=2, routed)           0.252     0.068    u_Region3_Inst/Else_OR_Inst/out_1__0
    SLICE_X2Y161         LUT4 (Prop_lut4_I3_O)        0.053     0.121 r  u_Region3_Inst/Else_OR_Inst/counter[4]_i_1__64/O
                         net (fo=6, routed)           0.379     0.500    u_Region3_Inst/Else_OR_Inst/counter[4]_i_1__64_n_0
    SLICE_X5Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.387     1.530    u_Region3_Inst/Else_OR_Inst/clk_trg
    SLICE_X5Y161         FDCE                                         r  u_Region3_Inst/Else_OR_Inst/counter_reg[3]/C
                         clock pessimism             -0.537     0.993    
                         clock uncertainty           -0.070     0.923    
    SLICE_X5Y161         FDCE (Setup_fdce_C_CE)      -0.244     0.679    u_Region3_Inst/Else_OR_Inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region2_5_Inst/SAC_or_Inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.467ns (23.465%)  route 1.523ns (76.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 1.459 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.427    -1.556    u_Region2_5_Inst/SAC_or_Inst/clk_trg
    SLICE_X16Y174        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDCE (Prop_fdce_C_Q)         0.308    -1.248 r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.536    -0.712    u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]
    SLICE_X16Y174        LUT6 (Prop_lut6_I1_O)        0.053    -0.659 f  u_Region2_5_Inst/SAC_or_Inst/counter[0]_i_2__41/O
                         net (fo=2, routed)           0.459    -0.200    u_Region2_5_Inst/SAC_or_Inst/counter[0]_i_2__41_n_0
    SLICE_X17Y174        LUT5 (Prop_lut5_I2_O)        0.053    -0.147 f  u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_4__41/O
                         net (fo=6, routed)           0.162     0.014    u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_4__41_n_0
    SLICE_X17Y174        LUT4 (Prop_lut4_I3_O)        0.053     0.067 r  u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_1__35/O
                         net (fo=6, routed)           0.367     0.434    u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_1__35_n_0
    SLICE_X17Y173        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.316     1.459    u_Region2_5_Inst/SAC_or_Inst/clk_trg
    SLICE_X17Y173        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[1]/C
                         clock pessimism             -0.531     0.928    
                         clock uncertainty           -0.070     0.858    
    SLICE_X17Y173        FDCE (Setup_fdce_C_CE)      -0.244     0.614    u_Region2_5_Inst/SAC_or_Inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region2_5_Inst/SAC_or_Inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.467ns (23.465%)  route 1.523ns (76.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 1.459 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.427    -1.556    u_Region2_5_Inst/SAC_or_Inst/clk_trg
    SLICE_X16Y174        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDCE (Prop_fdce_C_Q)         0.308    -1.248 r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.536    -0.712    u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]
    SLICE_X16Y174        LUT6 (Prop_lut6_I1_O)        0.053    -0.659 f  u_Region2_5_Inst/SAC_or_Inst/counter[0]_i_2__41/O
                         net (fo=2, routed)           0.459    -0.200    u_Region2_5_Inst/SAC_or_Inst/counter[0]_i_2__41_n_0
    SLICE_X17Y174        LUT5 (Prop_lut5_I2_O)        0.053    -0.147 f  u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_4__41/O
                         net (fo=6, routed)           0.162     0.014    u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_4__41_n_0
    SLICE_X17Y174        LUT4 (Prop_lut4_I3_O)        0.053     0.067 r  u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_1__35/O
                         net (fo=6, routed)           0.367     0.434    u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_1__35_n_0
    SLICE_X17Y173        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.316     1.459    u_Region2_5_Inst/SAC_or_Inst/clk_trg
    SLICE_X17Y173        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[3]/C
                         clock pessimism             -0.531     0.928    
                         clock uncertainty           -0.070     0.858    
    SLICE_X17Y173        FDCE (Setup_fdce_C_CE)      -0.244     0.614    u_Region2_5_Inst/SAC_or_Inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region2_5_Inst/SAC_or_Inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_trg rise@2.500ns - clk_trg rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.467ns (23.465%)  route 1.523ns (76.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 1.459 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.531ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.708     1.708 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     2.938    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.668    -4.730 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.627    -3.103    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -2.983 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.427    -1.556    u_Region2_5_Inst/SAC_or_Inst/clk_trg
    SLICE_X16Y174        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDCE (Prop_fdce_C_Q)         0.308    -1.248 r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.536    -0.712    u_Region2_5_Inst/SAC_or_Inst/counter_reg[0]
    SLICE_X16Y174        LUT6 (Prop_lut6_I1_O)        0.053    -0.659 f  u_Region2_5_Inst/SAC_or_Inst/counter[0]_i_2__41/O
                         net (fo=2, routed)           0.459    -0.200    u_Region2_5_Inst/SAC_or_Inst/counter[0]_i_2__41_n_0
    SLICE_X17Y174        LUT5 (Prop_lut5_I2_O)        0.053    -0.147 f  u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_4__41/O
                         net (fo=6, routed)           0.162     0.014    u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_4__41_n_0
    SLICE_X17Y174        LUT4 (Prop_lut4_I3_O)        0.053     0.067 r  u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_1__35/O
                         net (fo=6, routed)           0.367     0.434    u_Region2_5_Inst/SAC_or_Inst/counter[4]_i_1__35_n_0
    SLICE_X17Y173        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    2.500     2.500 r  
    E18                                               0.000     2.500 r  CLKOSC (IN)
                         net (fo=0)                   0.000     2.500    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         1.566     4.066 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     5.215    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.730    -1.515 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.545     0.030    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     0.143 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        1.316     1.459    u_Region2_5_Inst/SAC_or_Inst/clk_trg
    SLICE_X17Y173        FDCE                                         r  u_Region2_5_Inst/SAC_or_Inst/counter_reg[4]/C
                         clock pessimism             -0.531     0.928    
                         clock uncertainty           -0.070     0.858    
    SLICE_X17Y173        FDCE (Setup_fdce_C_CE)      -0.244     0.614    u_Region2_5_Inst/SAC_or_Inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.256%)  route 0.155ns (56.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.534    -0.492    u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/clk_trg
    SLICE_X46Y150        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y150        FDCE (Prop_fdce_C_Q)         0.118    -0.374 r  u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[1]/Q
                         net (fo=2, routed)           0.155    -0.219    u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg_n_0_[1]
    SLICE_X46Y149        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.750    -0.382    u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/clk_trg
    SLICE_X46Y149        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[2]/C
                         clock pessimism              0.106    -0.276    
    SLICE_X46Y149        FDCE (Hold_fdce_C_D)         0.032    -0.244    u_Region4_Inst/gen_BH2_K_DPWM[1].BH2_K_Inst/shiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.050%)  route 0.169ns (58.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.536    -0.490    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/clk_trg
    SLICE_X40Y150        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDCE (Prop_fdce_C_Q)         0.118    -0.372 r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[4]/Q
                         net (fo=2, routed)           0.169    -0.203    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg_n_0_[4]
    SLICE_X41Y149        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.753    -0.379    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/clk_trg
    SLICE_X41Y149        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[5]/C
                         clock pessimism              0.106    -0.273    
    SLICE_X41Y149        FDCE (Hold_fdce_C_D)         0.040    -0.233    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[10]_u_Region4_Inst_gen_BH2_K_FDLY_c_9/C
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.173ns (53.533%)  route 0.150ns (46.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.554    -0.472    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/clk_trg
    SLICE_X40Y147        FDRE                                         r  u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[10]_u_Region4_Inst_gen_BH2_K_FDLY_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[10]_u_Region4_Inst_gen_BH2_K_FDLY_c_9/Q
                         net (fo=1, routed)           0.150    -0.215    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst_n_0
    SLICE_X41Y150        LUT2 (Prop_lut2_I0_O)        0.066    -0.149 r  u_Region4_Inst/gen_BH2_K_FDLY_gate__4/O
                         net (fo=1, routed)           0.000    -0.149    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[10]_u_Region4_Inst_gen_BH2_K_FDLY_c_9_0
    SLICE_X41Y150        FDCE                                         r  u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.740    -0.392    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/clk_trg
    SLICE_X41Y150        FDCE                                         r  u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[11]/C
                         clock pessimism              0.106    -0.286    
    SLICE_X41Y150        FDCE (Hold_fdce_C_D)         0.060    -0.226    u_Region4_Inst/gen_BH2_K_FDLY[5].BH2_K_Inst/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.175%)  route 0.211ns (67.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.544    -0.482    u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/clk_trg
    SLICE_X56Y148        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDCE (Prop_fdce_C_Q)         0.100    -0.382 r  u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[14]/Q
                         net (fo=2, routed)           0.211    -0.171    u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg_n_0_[14]
    SLICE_X52Y148        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.745    -0.387    u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/clk_trg
    SLICE_X52Y148        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[15]/C
                         clock pessimism              0.098    -0.289    
    SLICE_X52Y148        FDCE (Hold_fdce_C_D)         0.040    -0.249    u_Region4_Inst/gen_BH2_K_DPWM[2].BH2_K_Inst/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gen_fixed_u1[11].u_sync_fu1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_fixed_u1[11].u_sync_fu1/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.311%)  route 0.219ns (68.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.615    -0.411    gen_fixed_u1[11].u_sync_fu1/clk_trg
    SLICE_X1Y146         FDRE                                         r  gen_fixed_u1[11].u_sync_fu1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  gen_fixed_u1[11].u_sync_fu1/q1_reg/Q
                         net (fo=1, routed)           0.219    -0.092    gen_fixed_u1[11].u_sync_fu1/q1_reg_n_0
    SLICE_X1Y150         FDRE                                         r  gen_fixed_u1[11].u_sync_fu1/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.803    -0.329    gen_fixed_u1[11].u_sync_fu1/clk_trg
    SLICE_X1Y150         FDRE                                         r  gen_fixed_u1[11].u_sync_fu1/q2_reg/C
                         clock pessimism              0.106    -0.223    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.040    -0.183    gen_fixed_u1[11].u_sync_fu1/q2_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.957%)  route 0.238ns (65.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.584    -0.442    u_Region3_Inst/Beam_P_PS_PWC_Inst/clk_trg
    SLICE_X17Y149        FDCE                                         r  u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y149        FDCE (Prop_fdce_C_Q)         0.100    -0.342 r  u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.238    -0.104    u_Region3_Inst/Beam_P_PS_PWC_Inst/PWM_EDG/Q[0]
    SLICE_X16Y150        LUT6 (Prop_lut6_I2_O)        0.028    -0.076 r  u_Region3_Inst/Beam_P_PS_PWC_Inst/PWM_EDG/counter[2]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.076    u_Region3_Inst/Beam_P_PS_PWC_Inst/p_0_in__3[2]
    SLICE_X16Y150        FDCE                                         r  u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.770    -0.362    u_Region3_Inst/Beam_P_PS_PWC_Inst/clk_trg
    SLICE_X16Y150        FDCE                                         r  u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[2]/C
                         clock pessimism              0.106    -0.256    
    SLICE_X16Y150        FDCE (Hold_fdce_C_D)         0.087    -0.169    u_Region3_Inst/Beam_P_PS_PWC_Inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_Region3_Inst/Beam_dly_Inst/shiftreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region3_Inst/Beam_dly_Inst/synchro_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.100ns (28.391%)  route 0.252ns (71.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.565    -0.461    u_Region3_Inst/Beam_dly_Inst/clk_trg
    SLICE_X17Y153        FDCE                                         r  u_Region3_Inst/Beam_dly_Inst/shiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDCE (Prop_fdce_C_Q)         0.100    -0.361 r  u_Region3_Inst/Beam_dly_Inst/shiftreg_reg[1]/Q
                         net (fo=1, routed)           0.252    -0.109    u_Region3_Inst/Beam_dly_Inst/data1
    SLICE_X21Y149        FDCE                                         r  u_Region3_Inst/Beam_dly_Inst/synchro_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.783    -0.349    u_Region3_Inst/Beam_dly_Inst/clk_trg
    SLICE_X21Y149        FDCE                                         r  u_Region3_Inst/Beam_dly_Inst/synchro_reg[0]/C
                         clock pessimism              0.106    -0.243    
    SLICE_X21Y149        FDCE (Hold_fdce_C_D)         0.040    -0.203    u_Region3_Inst/Beam_dly_Inst/synchro_reg[0]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.855%)  route 0.224ns (69.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.392ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.554    -0.472    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/clk_trg
    SLICE_X41Y149        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y149        FDCE (Prop_fdce_C_Q)         0.100    -0.372 r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[6]/Q
                         net (fo=2, routed)           0.224    -0.148    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg_n_0_[6]
    SLICE_X40Y150        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.740    -0.392    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/clk_trg
    SLICE_X40Y150        FDCE                                         r  u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[7]/C
                         clock pessimism              0.106    -0.286    
    SLICE_X40Y150        FDCE (Hold_fdce_C_D)         0.042    -0.244    u_Region4_Inst/gen_BH2_K_DLY[5].BH2_K_Inst/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gen_fixed_u1[10].u_sync_fu1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_fixed_u1[10].u_sync_fu1/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.733%)  route 0.225ns (69.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.615    -0.411    gen_fixed_u1[10].u_sync_fu1/clk_trg
    SLICE_X1Y146         FDRE                                         r  gen_fixed_u1[10].u_sync_fu1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  gen_fixed_u1[10].u_sync_fu1/q1_reg/Q
                         net (fo=1, routed)           0.225    -0.086    gen_fixed_u1[10].u_sync_fu1/q1_reg_n_0
    SLICE_X0Y150         FDRE                                         r  gen_fixed_u1[10].u_sync_fu1/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.803    -0.329    gen_fixed_u1[10].u_sync_fu1/clk_trg
    SLICE_X0Y150         FDRE                                         r  gen_fixed_u1[10].u_sync_fu1/q2_reg/C
                         clock pessimism              0.106    -0.223    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.040    -0.183    gen_fixed_u1[10].u_sync_fu1/q2_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gen_fixed_u1[9].u_sync_fu1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_fixed_u1[9].u_sync_fu1/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_trg  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_trg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_trg rise@0.000ns - clk_trg rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.100ns (30.506%)  route 0.228ns (69.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.942    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.555    -1.613 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.561    -1.052    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.615    -0.411    gen_fixed_u1[9].u_sync_fu1/clk_trg
    SLICE_X1Y146         FDRE                                         r  gen_fixed_u1[9].u_sync_fu1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100    -0.311 r  gen_fixed_u1[9].u_sync_fu1/q2_reg/Q
                         net (fo=1, routed)           0.228    -0.083    gen_fixed_u1[9].u_sync_fu1/q2_reg_n_0
    SLICE_X1Y150         FDRE                                         r  gen_fixed_u1[9].u_sync_fu1/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_trg rise edge)    0.000     0.000 r  
    E18                                               0.000     0.000 r  CLKOSC (IN)
                         net (fo=0)                   0.000     0.000    u_ClkMan_Trg_Inst/inst/clk_in1
    E18                  IBUF (Prop_ibuf_I_O)         0.635     0.635 r  u_ClkMan_Trg_Inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.188    u_ClkMan_Trg_Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.972    -1.784 r  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.622    -1.162    u_ClkMan_Trg_Inst/inst/clk_trg_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.132 r  u_ClkMan_Trg_Inst/inst/clkout1_buf/O
                         net (fo=1308, routed)        0.803    -0.329    gen_fixed_u1[9].u_sync_fu1/clk_trg
    SLICE_X1Y150         FDRE                                         r  gen_fixed_u1[9].u_sync_fu1/q3_reg/C
                         clock pessimism              0.106    -0.223    
    SLICE_X1Y150         FDRE (Hold_fdre_C_D)         0.041    -0.182    gen_fixed_u1[9].u_sync_fu1/q3_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_trg
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         2.500       0.900      BUFGCTRL_X0Y17   u_ClkMan_Trg_Inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X9Y156     u_Region3_Inst/Coin2_PS_Inst/synchro_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X9Y156     u_Region3_Inst/Coin2_PS_Inst/synchro_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X5Y148     u_Region3_Inst/Coin2_PS_PWC_Inst/PWM_EDG/q2_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X44Y154    u_Region4_Inst/gen_BH2_K_FDLY_c_6/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X44Y154    u_Region4_Inst/gen_BH2_K_FDLY_c_7/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X44Y154    u_Region4_Inst/gen_BH2_K_FDLY_c_8/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X14Y174    u_Region2_2_Inst/Other5_Inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X0Y148     u_Region3_Inst/Coin2_PS_PWC_Inst/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[0].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[1].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[2].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[3].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[4].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[5].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[6].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[7].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X2Y148     gen_fixed_d1[0].u_sync_fd1/q2_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X6Y144     gen_fixed_d1[10].u_sync_fd1/q2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[0].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[1].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[2].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[3].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[4].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X16Y142    gen_BH2[5].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[6].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X18Y141    gen_BH2[7].u_BH2_Fixed_Delay_Inst/shiftreg_reg[9]_srl10_u_Region4_Inst_gen_BH2_K_FDLY_c_8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X6Y144     gen_fixed_d1[10].u_sync_fd1/q2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         1.250       0.470      SLICE_X6Y144     gen_fixed_d1[11].u_sync_fd1/q2_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y18   u_ClkMan_Trg_Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  u_ClkMan_Trg_Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_ClkMan_Sys_Inst/inst/clk_in1
  To Clock:  u_ClkMan_Sys_Inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ClkMan_Sys_Inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ClkMan_Sys_Inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :            0  Failing Endpoints,  Worst Slack        1.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.936ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_5_Inst/dataLocalBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.467ns (8.287%)  route 5.168ns (91.713%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 9.020 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 r  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.605     5.363    u_Region2_5_Inst/addrLocalBus_reg[4]_rep
    SLICE_X15Y181        LUT6 (Prop_lut6_I4_O)        0.053     5.416 r  u_Region2_5_Inst/dataLocalBusOut[3]_i_5__4/O
                         net (fo=1, routed)           0.735     6.151    u_BCT_Inst/reg_counter_Other4_reg[3]_3
    SLICE_X15Y176        LUT6 (Prop_lut6_I1_O)        0.053     6.204 r  u_BCT_Inst/dataLocalBusOut[3]_i_3__4/O
                         net (fo=1, routed)           0.828     7.032    u_BCT_Inst/dataLocalBusOut[3]_i_3__4_n_0
    SLICE_X15Y167        LUT6 (Prop_lut6_I3_O)        0.053     7.085 r  u_BCT_Inst/dataLocalBusOut[3]_i_1__5/O
                         net (fo=1, routed)           0.000     7.085    u_Region2_5_Inst/addrLocalBus_reg[10]_5
    SLICE_X15Y167        FDRE                                         r  u_Region2_5_Inst/dataLocalBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.326     9.020    u_Region2_5_Inst/clk_sys
    SLICE_X15Y167        FDRE                                         r  u_Region2_5_Inst/dataLocalBusOut_reg[3]/C
                         clock pessimism              0.089     9.109    
                         clock uncertainty           -0.129     8.980    
    SLICE_X15Y167        FDRE (Setup_fdre_C_D)        0.035     9.015    u_Region2_5_Inst/dataLocalBusOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_5_Inst/dataLocalBusOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.520ns (9.353%)  route 5.040ns (90.647%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 9.019 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 r  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         2.941     4.699    u_Region2_5_Inst/addrLocalBus_reg[4]_rep
    SLICE_X15Y181        LUT6 (Prop_lut6_I4_O)        0.053     4.752 r  u_Region2_5_Inst/dataLocalBusOut[0]_i_7__4/O
                         net (fo=1, routed)           0.668     5.420    u_BCT_Inst/reg_counter_Other4_reg[0]_6
    SLICE_X21Y177        LUT6 (Prop_lut6_I5_O)        0.053     5.473 r  u_BCT_Inst/dataLocalBusOut[0]_i_4__3/O
                         net (fo=1, routed)           0.731     6.204    u_BCT_Inst/dataLocalBusOut[0]_i_4__3_n_0
    SLICE_X16Y174        LUT6 (Prop_lut6_I0_O)        0.053     6.257 f  u_BCT_Inst/dataLocalBusOut[0]_i_3__4/O
                         net (fo=1, routed)           0.700     6.957    u_BCT_Inst/dataLocalBusOut[0]_i_3__4_n_0
    SLICE_X16Y167        LUT5 (Prop_lut5_I3_O)        0.053     7.010 r  u_BCT_Inst/dataLocalBusOut[0]_i_1__5/O
                         net (fo=1, routed)           0.000     7.010    u_Region2_5_Inst/addrLocalBus_reg[10]_8
    SLICE_X16Y167        FDRE                                         r  u_Region2_5_Inst/dataLocalBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.325     9.019    u_Region2_5_Inst/clk_sys
    SLICE_X16Y167        FDRE                                         r  u_Region2_5_Inst/dataLocalBusOut_reg[0]/C
                         clock pessimism              0.089     9.108    
                         clock uncertainty           -0.129     8.979    
    SLICE_X16Y167        FDRE (Setup_fdre_C_D)        0.072     9.051    u_Region2_5_Inst/dataLocalBusOut_reg[0]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_1_Inst/dataLocalBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 0.520ns (9.403%)  route 5.010ns (90.597%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.387ns = ( 9.079 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 r  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.193     4.951    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X5Y179         LUT6 (Prop_lut6_I2_O)        0.053     5.004 r  u_BCT_Inst/dataLocalBusOut[3]_i_8/O
                         net (fo=1, routed)           0.690     5.694    u_BCT_Inst/dataLocalBusOut[3]_i_8_n_0
    SLICE_X3Y177         LUT6 (Prop_lut6_I0_O)        0.053     5.747 r  u_BCT_Inst/dataLocalBusOut[3]_i_6__0/O
                         net (fo=1, routed)           0.538     6.284    u_BCT_Inst/dataLocalBusOut[3]_i_6__0_n_0
    SLICE_X3Y173         LUT6 (Prop_lut6_I5_O)        0.053     6.337 f  u_BCT_Inst/dataLocalBusOut[3]_i_3__0/O
                         net (fo=1, routed)           0.590     6.927    u_BCT_Inst/dataLocalBusOut[3]_i_3__0_n_0
    SLICE_X5Y166         LUT5 (Prop_lut5_I3_O)        0.053     6.980 r  u_BCT_Inst/dataLocalBusOut[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.980    u_Region2_1_Inst/addrLocalBus_reg[10]_5
    SLICE_X5Y166         FDRE                                         r  u_Region2_1_Inst/dataLocalBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.385     9.079    u_Region2_1_Inst/clk_sys
    SLICE_X5Y166         FDRE                                         r  u_Region2_1_Inst/dataLocalBusOut_reg[3]/C
                         clock pessimism              0.089     9.168    
                         clock uncertainty           -0.129     9.039    
    SLICE_X5Y166         FDRE (Setup_fdre_C_D)        0.034     9.073    u_Region2_1_Inst/dataLocalBusOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_4_Inst/reg_delay_TOF_or_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.467ns (9.057%)  route 4.689ns (90.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 9.013 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 f  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.112     4.870    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     4.923 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_4/O
                         net (fo=1, routed)           0.194     5.117    u_BCT_Inst/reg_delay_TOF_or[4]_i_4_n_0
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     5.170 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_3__0/O
                         net (fo=2, routed)           0.798     5.968    u_Region2_4_Inst/addrLocalBus_reg[7]
    SLICE_X11Y176        LUT5 (Prop_lut5_I0_O)        0.053     6.021 r  u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2/O
                         net (fo=5, routed)           0.585     6.606    u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2_n_0
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.319     9.013    u_Region2_4_Inst/clk_sys
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[0]/C
                         clock pessimism              0.089     9.102    
                         clock uncertainty           -0.129     8.973    
    SLICE_X11Y176        FDSE (Setup_fdse_C_CE)      -0.244     8.729    u_Region2_4_Inst/reg_delay_TOF_or_reg[0]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_4_Inst/reg_delay_TOF_or_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.467ns (9.057%)  route 4.689ns (90.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 9.013 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 f  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.112     4.870    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     4.923 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_4/O
                         net (fo=1, routed)           0.194     5.117    u_BCT_Inst/reg_delay_TOF_or[4]_i_4_n_0
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     5.170 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_3__0/O
                         net (fo=2, routed)           0.798     5.968    u_Region2_4_Inst/addrLocalBus_reg[7]
    SLICE_X11Y176        LUT5 (Prop_lut5_I0_O)        0.053     6.021 r  u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2/O
                         net (fo=5, routed)           0.585     6.606    u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2_n_0
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.319     9.013    u_Region2_4_Inst/clk_sys
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[1]/C
                         clock pessimism              0.089     9.102    
                         clock uncertainty           -0.129     8.973    
    SLICE_X11Y176        FDSE (Setup_fdse_C_CE)      -0.244     8.729    u_Region2_4_Inst/reg_delay_TOF_or_reg[1]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_4_Inst/reg_delay_TOF_or_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.467ns (9.057%)  route 4.689ns (90.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 9.013 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 f  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.112     4.870    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     4.923 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_4/O
                         net (fo=1, routed)           0.194     5.117    u_BCT_Inst/reg_delay_TOF_or[4]_i_4_n_0
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     5.170 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_3__0/O
                         net (fo=2, routed)           0.798     5.968    u_Region2_4_Inst/addrLocalBus_reg[7]
    SLICE_X11Y176        LUT5 (Prop_lut5_I0_O)        0.053     6.021 r  u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2/O
                         net (fo=5, routed)           0.585     6.606    u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2_n_0
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.319     9.013    u_Region2_4_Inst/clk_sys
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[2]/C
                         clock pessimism              0.089     9.102    
                         clock uncertainty           -0.129     8.973    
    SLICE_X11Y176        FDSE (Setup_fdse_C_CE)      -0.244     8.729    u_Region2_4_Inst/reg_delay_TOF_or_reg[2]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_4_Inst/reg_delay_TOF_or_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.467ns (9.057%)  route 4.689ns (90.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 9.013 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 f  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.112     4.870    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     4.923 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_4/O
                         net (fo=1, routed)           0.194     5.117    u_BCT_Inst/reg_delay_TOF_or[4]_i_4_n_0
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     5.170 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_3__0/O
                         net (fo=2, routed)           0.798     5.968    u_Region2_4_Inst/addrLocalBus_reg[7]
    SLICE_X11Y176        LUT5 (Prop_lut5_I0_O)        0.053     6.021 r  u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2/O
                         net (fo=5, routed)           0.585     6.606    u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2_n_0
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.319     9.013    u_Region2_4_Inst/clk_sys
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[3]/C
                         clock pessimism              0.089     9.102    
                         clock uncertainty           -0.129     8.973    
    SLICE_X11Y176        FDSE (Setup_fdse_C_CE)      -0.244     8.729    u_Region2_4_Inst/reg_delay_TOF_or_reg[3]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_4_Inst/reg_delay_TOF_or_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.467ns (9.057%)  route 4.689ns (90.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 9.013 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 f  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.112     4.870    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     4.923 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_4/O
                         net (fo=1, routed)           0.194     5.117    u_BCT_Inst/reg_delay_TOF_or[4]_i_4_n_0
    SLICE_X9Y171         LUT6 (Prop_lut6_I0_O)        0.053     5.170 r  u_BCT_Inst/reg_delay_TOF_or[4]_i_3__0/O
                         net (fo=2, routed)           0.798     5.968    u_Region2_4_Inst/addrLocalBus_reg[7]
    SLICE_X11Y176        LUT5 (Prop_lut5_I0_O)        0.053     6.021 r  u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2/O
                         net (fo=5, routed)           0.585     6.606    u_Region2_4_Inst/reg_delay_TOF_or[4]_i_2__2_n_0
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.319     9.013    u_Region2_4_Inst/clk_sys
    SLICE_X11Y176        FDSE                                         r  u_Region2_4_Inst/reg_delay_TOF_or_reg[4]/C
                         clock pessimism              0.089     9.102    
                         clock uncertainty           -0.129     8.973    
    SLICE_X11Y176        FDSE (Setup_fdse_C_CE)      -0.244     8.729    u_Region2_4_Inst/reg_delay_TOF_or_reg[4]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region2_4_Inst/dataLocalBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 0.520ns (9.519%)  route 4.943ns (90.481%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 9.020 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X20Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 r  u_BCT_Inst/addrLocalBus_reg[4]_rep/Q
                         net (fo=188, routed)         3.087     4.845    u_BCT_Inst/reg_delay_BH2_Pi_reg[4]
    SLICE_X4Y180         LUT5 (Prop_lut5_I2_O)        0.053     4.898 f  u_BCT_Inst/dataLocalBusOut[3]_i_9__1/O
                         net (fo=1, routed)           0.556     5.454    u_BCT_Inst/dataLocalBusOut[3]_i_9__1_n_0
    SLICE_X5Y178         LUT6 (Prop_lut6_I1_O)        0.053     5.507 r  u_BCT_Inst/dataLocalBusOut[3]_i_6__3/O
                         net (fo=1, routed)           0.686     6.194    u_BCT_Inst/dataLocalBusOut[3]_i_6__3_n_0
    SLICE_X8Y173         LUT6 (Prop_lut6_I5_O)        0.053     6.247 f  u_BCT_Inst/dataLocalBusOut[3]_i_3__3/O
                         net (fo=1, routed)           0.613     6.860    u_BCT_Inst/dataLocalBusOut[3]_i_3__3_n_0
    SLICE_X8Y167         LUT5 (Prop_lut5_I3_O)        0.053     6.913 r  u_BCT_Inst/dataLocalBusOut[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.913    u_Region2_4_Inst/addrLocalBus_reg[10]_5
    SLICE_X8Y167         FDRE                                         r  u_Region2_4_Inst/dataLocalBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.326     9.020    u_Region2_4_Inst/clk_sys
    SLICE_X8Y167         FDRE                                         r  u_Region2_4_Inst/dataLocalBusOut_reg[3]/C
                         clock pessimism              0.089     9.109    
                         clock uncertainty           -0.129     8.980    
    SLICE_X8Y167         FDRE (Setup_fdre_C_D)        0.071     9.051    u_Region2_4_Inst/dataLocalBusOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -6.913    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 u_BCT_Inst/addrLocalBus_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_Region1_Inst/dataLocalBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_sys rise@7.692ns - clk_sys rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 0.647ns (11.980%)  route 4.754ns (88.020%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 9.025 - 7.692 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.967     1.967    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.459    -2.492 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.374    -0.118    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.448     1.450    u_BCT_Inst/clk_sys
    SLICE_X22Y151        FDRE                                         r  u_BCT_Inst/addrLocalBus_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDRE (Prop_fdre_C_Q)         0.308     1.758 r  u_BCT_Inst/addrLocalBus_reg[5]_rep/Q
                         net (fo=115, routed)         2.293     4.051    u_BCT_Inst/reg_delay_TOF_HT_reg[0]
    SLICE_X9Y160         LUT2 (Prop_lut2_I1_O)        0.063     4.114 r  u_BCT_Inst/reg_counter_Lucite_K_Scat[4]_i_4/O
                         net (fo=11, routed)          1.077     5.191    u_BCT_Inst/reg_counter_Lucite_K_Scat[4]_i_4_n_0
    SLICE_X16Y156        LUT6 (Prop_lut6_I2_O)        0.170     5.361 r  u_BCT_Inst/dataLocalBusOut[2]_i_9/O
                         net (fo=1, routed)           0.704     6.065    u_BCT_Inst/dataLocalBusOut[2]_i_9_n_0
    SLICE_X15Y159        LUT6 (Prop_lut6_I1_O)        0.053     6.118 r  u_BCT_Inst/dataLocalBusOut[2]_i_4/O
                         net (fo=1, routed)           0.680     6.798    u_BCT_Inst/dataLocalBusOut[2]_i_4_n_0
    SLICE_X11Y160        LUT6 (Prop_lut6_I2_O)        0.053     6.851 r  u_BCT_Inst/dataLocalBusOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.851    u_Region1_Inst/addrLocalBus_reg[10]_2
    SLICE_X11Y160        FDRE                                         r  u_Region1_Inst/dataLocalBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    7.692     7.692 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     7.692 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           1.835     9.527    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.208     5.319 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.262     7.581    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.694 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        1.331     9.025    u_Region1_Inst/clk_sys
    SLICE_X11Y160        FDRE                                         r  u_Region1_Inst/dataLocalBusOut_reg[2]/C
                         clock pessimism              0.089     9.114    
                         clock uncertainty           -0.129     8.985    
    SLICE_X11Y160        FDRE (Setup_fdre_C_D)        0.034     9.019    u_Region1_Inst/dataLocalBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  2.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_25/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_BCT_Inst/addr_ExtBus_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.219%)  route 0.176ns (63.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.568     0.570    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X19Y150        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y150        FDRE (Prop_fdre_C_Q)         0.100     0.670 r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_25/Q
                         net (fo=2, routed)           0.176     0.846    u_BCT_Inst/RBCP_ADDR[25]
    SLICE_X18Y149        FDRE                                         r  u_BCT_Inst/addr_ExtBus_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.781     0.783    u_BCT_Inst/clk_sys
    SLICE_X18Y149        FDRE                                         r  u_BCT_Inst/addr_ExtBus_reg[9]/C
                         clock pessimism              0.000     0.783    
    SLICE_X18Y149        FDRE (Hold_fdre_C_D)         0.042     0.825    u_BCT_Inst/addr_ExtBus_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa_6/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.443%)  route 0.199ns (66.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.580     0.582    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X9Y140         FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa_6/Q
                         net (fo=1, routed)           0.199     0.881    u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa[6]
    RAMB18_X0Y56         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.815     0.817    u_SiTCP_Inst/SiTCP/CLK
    RAMB18_X0Y56         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.186     0.631    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.814    u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa_5/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.078%)  route 0.202ns (66.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.580     0.582    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X9Y140         FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.100     0.682 r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa_5/Q
                         net (fo=1, routed)           0.202     0.884    u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memWa[5]
    RAMB18_X0Y56         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.815     0.817    u_SiTCP_Inst/SiTCP/CLK
    RAMB18_X0Y56         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.186     0.631    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.814    u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_2/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.577     0.579    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X17Y135        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_fdre_C_Q)         0.100     0.679 r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_2/Q
                         net (fo=1, routed)           0.099     0.778    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/D
    SLICE_X18Y135        RAMS32                                       r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.775     0.777    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/WCLK
    SLICE_X18Y135        RAMS32                                       r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
                         clock pessimism             -0.185     0.592    
    SLICE_X18Y135        RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     0.707    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_BCT_Inst/data_ExtBusIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_BCT_Inst/dataToUserModules_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.118ns (40.017%)  route 0.177ns (59.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.581     0.583    u_BCT_Inst/clk_sys
    SLICE_X12Y144        FDRE                                         r  u_BCT_Inst/data_ExtBusIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDRE (Prop_fdre_C_Q)         0.118     0.701 r  u_BCT_Inst/data_ExtBusIn_reg[2]/Q
                         net (fo=1, routed)           0.177     0.878    u_BCT_Inst/data_ExtBusIn[2]
    SLICE_X14Y150        FDRE                                         r  u_BCT_Inst/dataToUserModules_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.773     0.775    u_BCT_Inst/clk_sys
    SLICE_X14Y150        FDRE                                         r  u_BCT_Inst/dataToUserModules_reg[2]/C
                         clock pessimism              0.000     0.775    
    SLICE_X14Y150        FDRE (Hold_fdre_C_D)         0.032     0.807    u_BCT_Inst/dataToUserModules_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_5/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.577     0.579    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X17Y136        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y136        FDRE (Prop_fdre_C_Q)         0.100     0.679 r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_5/Q
                         net (fo=1, routed)           0.099     0.778    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/D
    SLICE_X18Y136        RAMS32                                       r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.775     0.777    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/WCLK
    SLICE_X18Y136        RAMS32                                       r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
                         clock pessimism             -0.185     0.592    
    SLICE_X18Y136        RAMS32 (Hold_rams32_CLK_I)
                                                      0.108     0.700    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memRa_6/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.512%)  route 0.197ns (62.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.580     0.582    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X8Y140         FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memRa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y140         FDRE (Prop_fdre_C_Q)         0.118     0.700 r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memRa_6/Q
                         net (fo=1, routed)           0.197     0.897    u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/memRa[6]
    RAMB18_X0Y56         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.814     0.816    u_SiTCP_Inst/SiTCP/CLK
    RAMB18_X0Y56         RAMB18E1                                     r  u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.186     0.630    
    RAMB18_X0Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.813    u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/subSnAck_14/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqSnAck/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.539     0.541    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X39Y123        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/subSnAck_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDRE (Prop_fdre_C_Q)         0.100     0.641 f  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/subSnAck_14/Q
                         net (fo=1, routed)           0.055     0.696    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/subSnAck[14]
    SLICE_X38Y123        LUT6 (Prop_lut6_I4_O)        0.028     0.724 r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/subSnAck[15]_GND_24_o_equal_144_o<15>3/O
                         net (fo=1, routed)           0.000     0.724    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/subSnAck[15]_GND_24_o_equal_144_o
    SLICE_X38Y123        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqSnAck/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.735     0.737    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X38Y123        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqSnAck/C
                         clock pessimism             -0.185     0.552    
    SLICE_X38Y123        FDRE (Hold_fdre_C_D)         0.087     0.639    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/eqSnAck
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/ECIF_RX/orEcifData_6/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/ECIF_TX/irMuxData_6/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.575     0.577    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X17Y117        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/ECIF_RX/orEcifData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.100     0.677 r  u_SiTCP_Inst/SiTCP/SiTCP/ECIF_RX/orEcifData_6/Q
                         net (fo=1, routed)           0.055     0.732    u_SiTCP_Inst/SiTCP/SiTCP/ECIF_RX/orEcifData[6]
    SLICE_X16Y117        LUT6 (Prop_lut6_I5_O)        0.028     0.760 r  u_SiTCP_Inst/SiTCP/SiTCP/ECIF_TX/GND_18_o_GND_18_o_or_15_OUT<6>1/O
                         net (fo=1, routed)           0.000     0.760    u_SiTCP_Inst/SiTCP/SiTCP/ECIF_TX/GND_18_o_GND_18_o_or_15_OUT[6]
    SLICE_X16Y117        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/ECIF_TX/irMuxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.772     0.774    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X16Y117        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/ECIF_TX/irMuxData_6/C
                         clock pessimism             -0.186     0.588    
    SLICE_X16Y117        FDRE (Hold_fdre_C_D)         0.087     0.675    u_SiTCP_Inst/SiTCP/SiTCP/ECIF_TX/irMuxData_6
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_1/C
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_1/D
                            (rising edge-triggered cell FDRE clocked by clk_sys  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys rise@0.000ns - clk_sys rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.699     0.699    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.654    -0.955 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -0.024    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.546     0.548    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X43Y135        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y135        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData_1/Q
                         net (fo=1, routed)           0.055     0.703    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimData[1]
    SLICE_X42Y135        LUT3 (Prop_lut3_I2_O)        0.028     0.731 r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/Mmux_keepTimCunt[15]_keepTimData[15]_mux_132_OUT81/O
                         net (fo=1, routed)           0.000     0.731    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt[15]_keepTimData[15]_mux_132_OUT[1]
    SLICE_X42Y135        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  u_ClkMan_Trg_Inst/inst/clkout3_buf/O
                         net (fo=1, routed)           0.948     0.948    u_ClkMan_Sys_Inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.972    -1.024 r  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -0.028    u_ClkMan_Sys_Inst/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  u_ClkMan_Sys_Inst/inst/clkout1_buf/O
                         net (fo=4776, routed)        0.744     0.746    u_SiTCP_Inst/SiTCP/CLK
    SLICE_X42Y135        FDRE                                         r  u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_1/C
                         clock pessimism             -0.187     0.559    
    SLICE_X42Y135        FDRE (Hold_fdre_C_D)         0.087     0.646    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/keepTimCunt_1
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         7.692       5.197      RAMB18_X0Y56     u_SiTCP_Inst/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         7.692       5.197      RAMB18_X1Y46     u_SiTCP_Inst/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.692       5.509      RAMB36_X2Y24     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.692       5.509      RAMB36_X2Y24     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.692       5.509      RAMB36_X3Y23     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.692       5.509      RAMB36_X3Y23     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.692       5.509      RAMB36_X3Y24     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.692       5.509      RAMB36_X3Y24     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.692       5.509      RAMB36_X3Y21     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.692       5.509      RAMB36_X3Y21     u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y136    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y136    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y136    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y136    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y136    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y136    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         3.846       2.936      SLICE_X18Y135    u_SiTCP_Inst/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         50.000      48.400     BUFGCTRL_X0Y2    u_ClkMan_Sys_Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  u_ClkMan_Sys_Inst/inst/mmcm_adv_inst/CLKFBOUT



