module OpHold(out, in, clk, rst);

input           clk;
input           rst;
input  [7:0]     in;
output [7:0]    out;
reg        [7:0]tmp;
reg         op;
assign out=(op==1)?tmp:8'd0;
always @(posedge clk or negedge rst)
begin
if(rst==0)
begin
tmp<=0;
op<=0;
end
else
begin
if(in != 8'd0)
begin
op<=1;
tmp<=in;
end
else
begin
op=op;
tmp<=tmp;
end
end
end
endmodule
