# Reading pref.tcl
# do Digital_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Memories {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/messageROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:28 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/messageROM.sv 
# -- Compiling module messageROM
# 
# Top level modules:
# 	messageROM
# End time: 16:51:29 on Jun 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Memories {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/sinROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:29 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/sinROM.sv 
# -- Compiling module sinROM
# 
# Top level modules:
# 	sinROM
# End time: 16:51:30 on Jun 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Memories {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/cosROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:30 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Memories/cosROM.sv 
# -- Compiling module cosROM
# 
# Top level modules:
# 	cosROM
# End time: 16:51:30 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:30 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:51:30 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Modules {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:30 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 16:51:30 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Modules {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:30 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 16:51:30 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Modules {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:31 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 16:51:31 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Modules {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Filter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:31 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Modules/Filter.sv 
# -- Compiling module Filter
# 
# Top level modules:
# 	Filter
# End time: 16:51:31 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/skryf/Documents/Taller\ de\ Diseno\ Analogico/Proyecto\ 4/SystemVerilog/Tests {C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:31 on Jun 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests" C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 16:51:31 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top_tb
# vsim work.top_tb 
# Start time: 16:51:34 on Jun 19,2021
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.Register
# Loading work.Adder
# Loading work.messageROM
# Loading work.sinROM
# Loading work.cosROM
# Loading work.Multiplier
# Loading work.Filter
add wave -position end sim:/top_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: skryf  Hostname: DESKTOP-VRFLMRQ  ProcessID: 39164
#           Attempting to use alternate WLF file "./wlftjax4k3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjax4k3
add wave -position end sim:/top_tb/DUT/*
add wave -position end sim:/top_tb/DUT/cFil/*
add wave -position end sim:/top_tb/DUT/cFil/mult1/*
add wave -position end sim:/top_tb/DUT/cFil/mult2/*
add wave -position end sim:/top_tb/DUT/cFil/mult3/*
run -all
# ** Note: $finish    : C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv(45)
#    Time: 199999 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv line 45
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv(45)
#    Time: 199999 ps  Iteration: 1  Instance: /top_tb
# 1
# Break in Module top_tb at C:/Users/skryf/Documents/Taller de Diseno Analogico/Proyecto 4/SystemVerilog/Tests/top_tb.sv line 45
# End time: 16:59:48 on Jun 19,2021, Elapsed time: 0:08:14
# Errors: 0, Warnings: 0
