<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/google/verible" target="_blank">verible</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_async
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v</a>
defines: 
time_elapsed: 0.006s
ram usage: 9084 KB
</pre>
<pre class="log">

verible-verilog-syntax <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v</a>
I verilog/preprocessor/verilog_preprocess.cc:203] Re-defining macro BSG_UNDEFINED_IN_SIM
I verilog/preprocessor/verilog_preprocess.cc:203] Re-defining macro BSG_HIDE_FROM_VERILATOR
I verilog/preprocessor/verilog_preprocess.cc:203] Re-defining macro BSG_DISCONNECTED_IN_SIM
I verilog/preprocessor/verilog_preprocess.cc:203] Re-defining macro BSG_DISCONNECTED_IN_SIM
<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v.html#l-110" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_sync_sync.v:110</a>:22: syntax error, rejected &#34;else&#34; (https://github.com/google/verible).

</pre>
</body>