$date
	Wed Sep  4 14:34:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " Clock $end
$var reg 1 # D $end
$var reg 1 $ Reset $end
$scope module f1 $end
$var wire 1 " Clock $end
$var wire 1 # D $end
$var wire 1 $ Reset $end
$var reg 1 ! Q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#10
0!
1"
#20
0"
1#
b1 %
#30
1!
1"
#40
0"
1$
0#
b10 %
#50
0!
1"
#60
0"
1#
b11 %
#70
1"
#80
0"
b100 %
