# Verilog-fpga-simulation
<img width="1538" height="412" alt="image" src="https://github.com/user-attachments/assets/f24e9406-dbc4-423d-9ae1-d3c9fbd8bcd2" />
