#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Oct  1 11:52:50 2021
# Process ID: 6120
# Current directory: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3548 C:\Users\deshr\OneDrive\Desktop\Mini Project Final\Image_Processing_Final\Image_Processing_Final.xpr
# Log file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/vivado.log
# Journal file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.441 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-02:32:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.441 ; gain = 0.000
close_hw_manager
close_project
create_project project_1 {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_1} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
close_project
create_project project_2 {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new
file mkdir C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new
file mkdir {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new}
close [ open {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new/Half_Adder.v} w ]
add_files {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new/Half_Adder.v}}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Half_Adder
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-2611] redeclaration of ansi port c is not allowed [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new/Half_Adder.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port s is not allowed [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new/Half_Adder.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1766.215 ; gain = 246.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Half_Adder' [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new/Half_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Half_Adder' (1#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/sources_1/new/Half_Adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1815.258 ; gain = 296.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.258 ; gain = 296.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1815.258 ; gain = 296.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1936.090 ; gain = 416.855
5 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1936.090 ; gain = 663.488
place_ports a W16
place_ports b V16
place_ports c U19
place_ports s E19
file mkdir {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/constrs_1/new}
close [ open {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/constrs_1/new/cnstr1.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/constrs_1/new/cnstr1.xdc}}
set_property target_constrs_file {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.srcs/constrs_1/new/cnstr1.xdc} [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c]]
set_property IOSTANDARD LVCMOS33 [get_ports [list s]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  1 12:26:52 2021] Launched synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.runs/synth_1/runme.log
[Fri Oct  1 12:26:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/project_2/project_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-02:32:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2493.559 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  1 12:31:21 2021...
