INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mxmont' on host 'HALx1' (Linux_x86_64 version 5.8.0-48-generic) on Thu Apr 15 19:02:19 -04 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2'
Sourcing Tcl script '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project DFF_REG 
INFO: [HLS 200-10] Opening project '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG'.
INFO: [HLS 200-1510] Running: set_top DFF_REG 
INFO: [HLS 200-1510] Running: add_files DFF_REG/DFF_REG.cpp 
INFO: [HLS 200-10] Adding design file 'DFF_REG/DFF_REG.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DFF_REG/DFF_REG.h 
INFO: [HLS 200-10] Adding design file 'DFF_REG/DFF_REG.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb DFF_REG/DFF_REF_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'DFF_REG/DFF_REF_TB.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb DFF_REG/DFF_REG_TB.h 
INFO: [HLS 200-10] Adding test bench file 'DFF_REG/DFF_REG_TB.h' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu49dr-ffvf1760-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu49dr-ffvf1760-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name DFF_REG DFF_REG 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_none DFF_REG d 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_none DFF_REG q 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_DFF_REG_util.cpp
   Compiling DFF_REG.cpp_pre.cpp.tb.cpp
   Compiling DFF_REF_TB.cpp_pre.cpp.tb.cpp
   Compiling apatb_DFF_REG.cpp
   Compiling apatb_DFF_REG_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
d,q
default q: , 0b0
1, 0b100
1, 0b100
0, 0b010
1, 0b100
0, 0b010
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_DFF_REG_top glbl -prj DFF_REG.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s DFF_REG -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/DFF_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/DFF_REG.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DFF_REG_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.DFF_REG
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor
Compiling module xil_defaultlib.apatb_DFF_REG_top
Compiling module work.glbl
Built simulation snapshot DFF_REG

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/xsim.dir/DFF_REG/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 15 19:03:07 2021...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/DFF_REG/xsim_script.tcl
# xsim {DFF_REG} -view {{DFF_REG_dataflow_ana.wcfg}} -tclbatch {DFF_REG.tcl} -protoinst {DFF_REG.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file DFF_REG.protoinst
Time resolution is 1 ps
open_wave_config DFF_REG_dataflow_ana.wcfg
source DFF_REG.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set q_group [add_wave_group q(wire) -into $coutputgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/q -into $q_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set d_group [add_wave_group d(wire) -into $cinputgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/d -into $d_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_DFF_REG_top/AESL_inst_DFF_REG/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_DFF_REG_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_DFF_REG_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_DFF_REG_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_DFF_REG_top/LENGTH_d -into $tb_portdepth_group -radix hex
## add_wave /apatb_DFF_REG_top/LENGTH_q -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_q_group [add_wave_group q(wire) -into $tbcoutputgroup]
## add_wave /apatb_DFF_REG_top/q -into $tb_q_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_d_group [add_wave_group d(wire) -into $tbcinputgroup]
## add_wave /apatb_DFF_REG_top/d -into $tb_d_group -radix hex
## save_wave_config DFF_REG.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [n/a] @ "125000"
// RTL Simulation : 1 / 5 [n/a] @ "145000"
// RTL Simulation : 2 / 5 [n/a] @ "155000"
// RTL Simulation : 3 / 5 [n/a] @ "165000"
// RTL Simulation : 4 / 5 [n/a] @ "175000"
// RTL Simulation : 5 / 5 [n/a] @ "185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "/home/mxmont/Documents/Universidad/TESIS/ChipVerification/HLS/part2/LAB2/DFF_REG/solution1/sim/verilog/DFF_REG.autotb.v" Line 247
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 15 19:03:39 2021...
INFO: [COSIM 212-316] Starting C post checking ...
d,q
default q: , 0b0
1, 0b100
1, 0b100
0, 0b010
1, 0b100
0, 0b010
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 69.17 seconds. CPU system time: 6.81 seconds. Elapsed time: 75.43 seconds; current allocated memory: 212.303 MB.
