TimeQuest Timing Analyzer report for check
Sun May 24 21:18:47 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 13. Slow Model Setup: 'CLK_SLOW[6]'
 14. Slow Model Hold: 'CLK_SLOW[6]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 16. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 18. Slow Model Minimum Pulse Width: 'CLK_SLOW[6]'
 19. Slow Model Minimum Pulse Width: 'iCLK_50'
 20. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 32. Fast Model Setup: 'CLK_SLOW[6]'
 33. Fast Model Hold: 'CLK_SLOW[6]'
 34. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 35. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 37. Fast Model Minimum Pulse Width: 'CLK_SLOW[6]'
 38. Fast Model Minimum Pulse Width: 'iCLK_50'
 39. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; check                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+
; CLK_SLOW[6]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { CLK_SLOW[6] }                              ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] }  ;
; iCLK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                  ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] } ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 116.97 MHz ; 116.97 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0]  ;      ;
; 292.14 MHz ; 292.14 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;      ;
; 400.32 MHz ; 400.32 MHz      ; CLK_SLOW[6]                              ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -5.245 ; -305.725      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -2.909 ; -47.164       ;
; CLK_SLOW[6]                              ; -1.498 ; -14.432       ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLK_SLOW[6]                              ; -1.597 ; -25.552       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -1.264 ; -2.718        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -0.049 ; -0.049        ;
+------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.500 ; -25.000       ;
; CLK_SLOW[6]                              ; -0.500 ; -16.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; 10.373 ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -5.245 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.703     ; 2.507      ;
; -5.190 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.647     ; 2.508      ;
; -5.187 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.680     ; 2.472      ;
; -5.174 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.666     ; 2.473      ;
; -5.097 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.682     ; 2.380      ;
; -5.069 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.676     ; 2.358      ;
; -5.046 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.666     ; 2.345      ;
; -5.045 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.686     ; 2.324      ;
; -5.032 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.704     ; 2.293      ;
; -5.029 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.692     ; 2.302      ;
; -5.007 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.650     ; 2.322      ;
; -4.998 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.659     ; 2.304      ;
; -4.998 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.634     ; 2.329      ;
; -4.997 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.643     ; 2.319      ;
; -4.985 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.674     ; 2.276      ;
; -4.974 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.632     ; 2.307      ;
; -4.974 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.633     ; 2.306      ;
; -4.961 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.666     ; 2.260      ;
; -4.958 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.645     ; 2.278      ;
; -4.938 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.671     ; 2.232      ;
; -4.935 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.636     ; 2.264      ;
; -4.931 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.639     ; 2.257      ;
; -4.918 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.662     ; 2.221      ;
; -4.914 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.643     ; 2.236      ;
; -4.911 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.655     ; 2.221      ;
; -4.862 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.661     ; 2.166      ;
; -4.860 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.714     ; 2.111      ;
; -4.812 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.729     ; 2.048      ;
; -4.802 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.700     ; 2.067      ;
; -4.797 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.717     ; 2.045      ;
; -4.790 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.648     ; 2.107      ;
; -4.789 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.654     ; 2.100      ;
; -4.767 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.663     ; 2.069      ;
; -4.732 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.657     ; 2.040      ;
; -4.727 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.659     ; 2.033      ;
; -4.722 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.696     ; 1.991      ;
; -4.580 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.664     ; 1.881      ;
; -4.579 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.655     ; 1.889      ;
; -4.554 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.645     ; 1.874      ;
; -4.553 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.679     ; 1.839      ;
; -4.540 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.641     ; 1.864      ;
; -4.519 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.659     ; 1.825      ;
; -4.507 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.661     ; 1.811      ;
; -4.506 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.668     ; 1.803      ;
; -4.497 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.706     ; 1.756      ;
; -4.464 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.687     ; 1.742      ;
; -4.461 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.680     ; 1.746      ;
; -4.456 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.664     ; 1.757      ;
; -4.412 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.643     ; 1.734      ;
; -4.402 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.647     ; 1.720      ;
; -4.326 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.708     ; 1.583      ;
; -4.316 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.692     ; 1.589      ;
; -4.301 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.695     ; 1.571      ;
; -4.269 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.639     ; 1.595      ;
; -4.265 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.638     ; 1.592      ;
; -4.262 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.684     ; 1.543      ;
; -4.249 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.636     ; 1.578      ;
; -4.238 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.675     ; 1.528      ;
; -4.212 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.637     ; 1.540      ;
; -4.200 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.673     ; 1.492      ;
; -4.176 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.658     ; 1.483      ;
; -3.959 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.666     ; 1.258      ;
; -3.955 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.639     ; 1.281      ;
; -3.890 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.652     ; 1.203      ;
; -1.969 ; SPI_MASTER_UC:mbed_instant|FIN           ; SPI_ON                                                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.806      ;
; -1.969 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.806      ;
; -1.966 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.803      ;
; 0.101  ; CLK_SLOW[6]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.123      ; 0.808      ;
; 0.102  ; CLK_SLOW[6]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.123      ; 0.807      ;
; 0.103  ; CLK_SLOW[6]                              ; CLK_SLOW[6]                                                                                                                                                                                               ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.123      ; 0.806      ;
; 0.319  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.601  ; CLK_SLOW[6]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.123      ; 0.808      ;
; 0.602  ; CLK_SLOW[6]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.123      ; 0.807      ;
; 0.603  ; CLK_SLOW[6]                              ; CLK_SLOW[6]                                                                                                                                                                                               ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.123      ; 0.806      ;
; 0.819  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.451 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.013      ; 8.527      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 16.751 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 8.238      ;
; 17.142 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.046      ; 7.869      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+--------------+------------+------------+
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.909 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.140      ; 6.085      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.729 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.136      ; 5.901      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.678 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.150      ; 5.864      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.645 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.130      ; 5.811      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.581 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.159      ; 5.776      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.500 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.174      ; 5.710      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.479 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.108      ; 5.623      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.462 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.147      ; 5.645      ;
; -2.460 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.660      ;
; -2.460 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.660      ;
; -2.460 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.660      ;
; -2.460 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.660      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_SLOW[6]'                                                                                        ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.498 ; sample_counter[0]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.534      ;
; -1.437 ; sample_counter[1]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.473      ;
; -1.427 ; sample_counter[0]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.463      ;
; -1.366 ; sample_counter[1]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.402      ;
; -1.359 ; sample_counter[2]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.395      ;
; -1.356 ; sample_counter[0]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.392      ;
; -1.331 ; sample_counter[3]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.367      ;
; -1.295 ; sample_counter[1]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.331      ;
; -1.288 ; sample_counter[2]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.324      ;
; -1.285 ; sample_counter[0]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.321      ;
; -1.260 ; sample_counter[3]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; sample_counter[4]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; sample_counter[1]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.260      ;
; -1.217 ; sample_counter[2]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.253      ;
; -1.214 ; sample_counter[0]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.250      ;
; -1.190 ; sample_counter[5]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.226      ;
; -1.189 ; sample_counter[3]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.225      ;
; -1.154 ; sample_counter[4]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; sample_counter[1]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.189      ;
; -1.146 ; sample_counter[2]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.182      ;
; -1.143 ; sample_counter[0]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.179      ;
; -1.119 ; sample_counter[6]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.155      ;
; -1.119 ; sample_counter[5]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.155      ;
; -1.118 ; sample_counter[3]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.154      ;
; -1.083 ; sample_counter[4]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; sample_counter[1]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.118      ;
; -1.075 ; sample_counter[2]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.111      ;
; -1.072 ; sample_counter[0]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.108      ;
; -1.048 ; sample_counter[6]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.084      ;
; -1.048 ; sample_counter[5]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.084      ;
; -1.047 ; sample_counter[3]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.083      ;
; -1.016 ; sample_counter[7]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.052      ;
; -1.012 ; sample_counter[4]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; sample_counter[1]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.047      ;
; -1.004 ; sample_counter[2]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.040      ;
; -1.001 ; sample_counter[0]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.037      ;
; -0.977 ; sample_counter[6]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.013      ;
; -0.977 ; sample_counter[5]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.013      ;
; -0.976 ; sample_counter[3]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 2.012      ;
; -0.945 ; sample_counter[7]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.981      ;
; -0.941 ; sample_counter[4]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; sample_counter[1]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.976      ;
; -0.933 ; sample_counter[2]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.969      ;
; -0.906 ; sample_counter[6]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.942      ;
; -0.906 ; sample_counter[5]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; sample_counter[3]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.941      ;
; -0.888 ; sample_counter[8]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.924      ;
; -0.874 ; sample_counter[7]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.910      ;
; -0.870 ; sample_counter[4]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.906      ;
; -0.862 ; sample_counter[2]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.898      ;
; -0.842 ; sample_counter[0]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.878      ;
; -0.835 ; sample_counter[6]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.871      ;
; -0.835 ; sample_counter[5]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; sample_counter[3]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.870      ;
; -0.817 ; sample_counter[8]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.853      ;
; -0.803 ; sample_counter[7]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.839      ;
; -0.799 ; sample_counter[4]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.835      ;
; -0.782 ; sample_counter[9]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.818      ;
; -0.781 ; sample_counter[1]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.817      ;
; -0.771 ; sample_counter[0]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.807      ;
; -0.764 ; sample_counter[6]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.800      ;
; -0.764 ; sample_counter[5]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.800      ;
; -0.746 ; sample_counter[10] ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.782      ;
; -0.746 ; sample_counter[8]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.782      ;
; -0.732 ; sample_counter[7]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.768      ;
; -0.728 ; sample_counter[4]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.764      ;
; -0.711 ; sample_counter[9]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.746      ;
; -0.703 ; sample_counter[2]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.739      ;
; -0.700 ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.736      ;
; -0.693 ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.729      ;
; -0.693 ; sample_counter[5]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.729      ;
; -0.675 ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.711      ;
; -0.661 ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.697      ;
; -0.640 ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.675      ;
; -0.632 ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.668      ;
; -0.629 ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.665      ;
; -0.622 ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.658      ;
; -0.604 ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.640      ;
; -0.590 ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.626      ;
; -0.569 ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.604      ;
; -0.561 ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.597      ;
; -0.558 ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.594      ;
; -0.534 ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.570      ;
; -0.533 ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.569      ;
; -0.519 ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.555      ;
; -0.498 ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.534      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_SLOW[6]'                                                                                                                    ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.597 ; ADC_OFF            ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -1.597 ; ADC_OFF            ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.757      ; 2.426      ;
; -0.836 ; rst                ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; -0.836 ; rst                ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 3.691      ; 3.121      ;
; 0.539  ; sample_counter[15] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.805      ;
; 0.803  ; sample_counter[0]  ; sample_counter[0]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; sample_counter[2]  ; sample_counter[2]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; sample_counter[13] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; sample_counter[1]  ; sample_counter[1]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; sample_counter[4]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[7]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[9]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[11] ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[14] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.080      ;
; 0.846  ; sample_counter[3]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; sample_counter[8]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; sample_counter[10] ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; sample_counter[12] ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; sample_counter[5]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.113      ;
; 0.847  ; sample_counter[6]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.113      ;
; 1.186  ; sample_counter[0]  ; sample_counter[1]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; sample_counter[13] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; sample_counter[2]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; sample_counter[1]  ; sample_counter[2]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; sample_counter[14] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; sample_counter[9]  ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; sample_counter[11] ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; sample_counter[4]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.463      ;
; 1.232  ; sample_counter[12] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; sample_counter[3]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; sample_counter[8]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; sample_counter[10] ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; sample_counter[6]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.499      ;
; 1.233  ; sample_counter[5]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.499      ;
; 1.257  ; sample_counter[0]  ; sample_counter[2]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.523      ;
; 1.260  ; sample_counter[13] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; sample_counter[2]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; sample_counter[1]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; sample_counter[9]  ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; sample_counter[4]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.534      ;
; 1.289  ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.555      ;
; 1.303  ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.569      ;
; 1.304  ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.570      ;
; 1.328  ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.594      ;
; 1.331  ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.597      ;
; 1.338  ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.605      ;
; 1.360  ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.626      ;
; 1.374  ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.640      ;
; 1.392  ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.658      ;
; 1.399  ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.665      ;
; 1.402  ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.668      ;
; 1.409  ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.675      ;
; 1.410  ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.676      ;
; 1.410  ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.676      ;
; 1.431  ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.697      ;
; 1.445  ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.711      ;
; 1.445  ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.711      ;
; 1.445  ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.711      ;
; 1.463  ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.729      ;
; 1.463  ; sample_counter[5]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.729      ;
; 1.470  ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.736      ;
; 1.473  ; sample_counter[2]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 1.739      ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.264 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.204      ; 1.206      ;
; -1.167 ; SPI_ON                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.204      ; 1.303      ;
; -0.516 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.201      ; 1.951      ;
; -0.509 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.201      ; 1.958      ;
; -0.222 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.242      ; 2.286      ;
; -0.207 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.242      ; 2.301      ;
; -0.014 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.201      ; 2.453      ;
; 0.001  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.177      ; 2.444      ;
; 0.006  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.201      ; 2.473      ;
; 0.054  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.168      ; 2.488      ;
; 0.059  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.248      ; 2.573      ;
; 0.059  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.168      ; 2.493      ;
; 0.087  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.168      ; 2.521      ;
; 0.181  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.177      ; 2.624      ;
; 0.181  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.242      ; 2.689      ;
; 0.313  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.218      ; 2.797      ;
; 0.339  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.185      ; 2.790      ;
; 0.379  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.250      ; 2.895      ;
; 0.387  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.250      ; 2.903      ;
; 0.388  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.250      ; 2.904      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.559  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.168      ; 2.993      ;
; 0.566  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.217      ; 3.049      ;
; 0.584  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.168      ; 3.018      ;
; 0.619  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.242      ; 3.127      ;
; 0.660  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.168      ; 3.094      ;
; 0.758  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.250      ; 3.274      ;
; 0.794  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.796  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.803  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.069      ;
; 0.807  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.218      ; 3.291      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.250      ; 3.326      ;
; 0.825  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.828  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.835  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 1.099      ;
; 0.848  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.248      ; 3.362      ;
; 0.900  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.166      ;
; 0.900  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.166      ;
; 0.904  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.169      ;
; 0.906  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.171      ;
; 0.988  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.217      ; 3.471      ;
; 0.990  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.256      ;
; 0.992  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.258      ;
; 1.005  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.270      ;
; 1.008  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.273      ;
; 1.010  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.005     ; 1.271      ;
; 1.030  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.030  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.296      ;
; 1.050  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.005     ; 1.311      ;
; 1.069  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.250      ; 3.585      ;
; 1.194  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.460      ;
; 1.198  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.464      ;
; 1.199  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.243      ; 3.708      ;
; 1.215  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.270  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 1.530      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.591      ;
; 1.331  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.024     ; 1.573      ;
; 1.331  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.597      ;
; 1.356  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.622      ;
; 1.356  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.622      ;
; 1.428  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.185      ; 3.879      ;
; 1.477  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.743      ;
; 1.477  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.743      ;
; 1.484  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.024     ; 1.726      ;
; 1.509  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.243      ; 4.018      ;
; 1.510  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.049      ; 1.825      ;
; 1.563  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.016      ; 1.845      ;
; 1.580  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.846      ;
; 1.585  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.851      ;
; 1.652  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.918      ;
; 1.687  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.049      ; 2.002      ;
; 1.697  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.041      ; 2.004      ;
; 1.710  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.976      ;
; 1.722  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.988      ;
; 1.729  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.033     ; 1.962      ;
; 1.731  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.033     ; 1.964      ;
; 1.734  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.033     ; 1.967      ;
; 1.752  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.049      ; 2.067      ;
; 1.753  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.049      ; 2.068      ;
; 1.756  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 2.023      ;
; 1.780  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.046      ;
; 1.785  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.050      ;
; 1.785  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.050      ;
; 1.785  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.050      ;
; 1.785  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.050      ;
; 1.821  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.086      ;
; 1.826  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 2.093      ;
; 1.831  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.008      ; 2.105      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 2.102      ;
; 1.844  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.016      ; 2.126      ;
; 1.850  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.041      ; 2.157      ;
; 1.873  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.047      ; 2.186      ;
; 1.902  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 2.169      ;
; 1.905  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.049      ; 2.220      ;
; 1.905  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 2.172      ;
; 1.906  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.171      ;
; 1.906  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.171      ;
; 1.906  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.171      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.167  ; CLK_SLOW[6]                                                                                                                                          ; CLK_SLOW[6]                                                                                                                                                                                              ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.123      ; 0.806      ;
; 0.168  ; CLK_SLOW[6]                                                                                                                                          ; wr                                                                                                                                                                                                       ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.123      ; 0.807      ;
; 0.169  ; CLK_SLOW[6]                                                                                                                                          ; clk_prev                                                                                                                                                                                                 ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.123      ; 0.808      ;
; 0.391  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_ON                                                                                                                                               ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.451  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.536  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537  ; out_clk[13]                                                                                                                                          ; out_clk[13]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.539  ; out_clk[13]                                                                                                                                          ; out_clk_prev                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; out_clk[13]                                                                                                                                          ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.653  ; manual_wr_prev                                                                                                                                       ; manual_wr_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.654  ; clk_prev                                                                                                                                             ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.667  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667  ; CLK_SLOW[6]                                                                                                                                          ; CLK_SLOW[6]                                                                                                                                                                                              ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.123      ; 0.806      ;
; 0.668  ; CLK_SLOW[6]                                                                                                                                          ; wr                                                                                                                                                                                                       ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.123      ; 0.807      ;
; 0.669  ; CLK_SLOW[6]                                                                                                                                          ; clk_prev                                                                                                                                                                                                 ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.123      ; 0.808      ;
; 0.708  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.973      ;
; 0.709  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_prev                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.974      ;
; 0.749  ; out_clk_prev                                                                                                                                         ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.015      ;
; 0.749  ; manual_wr_mbed_prev                                                                                                                                  ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.015      ;
; 0.758  ; manual_rd_prev                                                                                                                                       ; manual_rd_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.024      ;
; 0.794  ; CLK_SLOW[2]                                                                                                                                          ; CLK_SLOW[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.798  ; CLK_SLOW[3]                                                                                                                                          ; CLK_SLOW[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; CLK_SLOW[5]                                                                                                                                          ; CLK_SLOW[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[0]                                                                                                                                           ; out_clk[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[2]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[5]                                                                                                                                           ; out_clk[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[7]                                                                                                                                           ; out_clk[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[9]                                                                                                                                           ; out_clk[9]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; out_clk[11]                                                                                                                                          ; out_clk[11]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; out_clk[12]                                                                                                                                          ; out_clk[12]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.831  ; out_clk[1]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[6]                                                                                                                                           ; out_clk[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[8]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[10]                                                                                                                                          ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; out_clk[3]                                                                                                                                           ; out_clk[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; out_clk[4]                                                                                                                                           ; out_clk[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.834  ; CLK_SLOW[4]                                                                                                                                          ; CLK_SLOW[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.858  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.859  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.125      ;
; 0.955  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_FULL_PREV                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.220      ;
; 0.959  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg2 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.260      ;
; 0.975  ; ADC_OFF                                                                                                                                              ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.240      ;
; 0.986  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.253      ;
; 0.994  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.260      ;
; 1.003  ; CLK_SLOW[1]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.269      ;
; 1.027  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.294      ;
; 1.032  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.299      ;
; 1.154  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.469      ;
; 1.158  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg7 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 1.481      ;
; 1.174  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg7 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 1.475      ;
; 1.177  ; CLK_SLOW[2]                                                                                                                                          ; CLK_SLOW[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.181  ; CLK_SLOW[3]                                                                                                                                          ; CLK_SLOW[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.182  ; CLK_SLOW[5]                                                                                                                                          ; CLK_SLOW[6]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_SLOW[6]'                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[9]|clk        ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 6.986 ; 6.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 5.315 ; 5.315 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; 6.664 ; 6.664 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; 6.804 ; 6.804 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; 6.986 ; 6.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -5.085 ; -5.085 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -5.085 ; -5.085 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; -6.434 ; -6.434 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; -6.574 ; -6.574 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; -6.754 ; -6.754 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 4.533  ; 4.533  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[9]  ; iCLK_50                                  ; 4.533  ; 4.533  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX4_D[*]  ; iCLK_50                                  ; 13.882 ; 13.882 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 13.511 ; 13.511 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 13.512 ; 13.512 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 13.504 ; 13.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 13.811 ; 13.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 13.784 ; 13.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 13.855 ; 13.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 13.882 ; 13.882 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 15.170 ; 15.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 14.244 ; 14.244 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 14.541 ; 14.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 14.421 ; 14.421 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 14.549 ; 14.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 14.562 ; 14.562 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 14.859 ; 14.859 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 15.170 ; 15.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 15.398 ; 15.398 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 14.833 ; 14.833 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 15.055 ; 15.055 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 15.293 ; 15.293 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 15.309 ; 15.309 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 15.089 ; 15.089 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 15.398 ; 15.398 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 15.137 ; 15.137 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 15.401 ; 15.401 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 13.765 ; 13.765 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 14.911 ; 14.911 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 14.100 ; 14.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 15.401 ; 15.401 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 13.260 ; 13.260 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 12.976 ; 12.976 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 12.863 ; 12.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 7.580  ; 7.580  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 6.299  ; 6.299  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 7.580  ; 7.580  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[6]                              ; 13.396 ; 13.396 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[0] ; CLK_SLOW[6]                              ; 13.396 ; 13.396 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[1] ; CLK_SLOW[6]                              ; 12.699 ; 12.699 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[2] ; CLK_SLOW[6]                              ; 11.982 ; 11.982 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[3] ; CLK_SLOW[6]                              ; 12.450 ; 12.450 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[4] ; CLK_SLOW[6]                              ; 12.475 ; 12.475 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[5] ; CLK_SLOW[6]                              ; 12.190 ; 12.190 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[6] ; CLK_SLOW[6]                              ; 11.986 ; 11.986 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX1_D[*]  ; CLK_SLOW[6]                              ; 11.399 ; 11.399 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[0] ; CLK_SLOW[6]                              ; 11.399 ; 11.399 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[1] ; CLK_SLOW[6]                              ; 10.597 ; 10.597 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[2] ; CLK_SLOW[6]                              ; 10.328 ; 10.328 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[3] ; CLK_SLOW[6]                              ; 10.612 ; 10.612 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[4] ; CLK_SLOW[6]                              ; 10.581 ; 10.581 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[5] ; CLK_SLOW[6]                              ; 10.798 ; 10.798 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[6] ; CLK_SLOW[6]                              ; 10.559 ; 10.559 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX2_D[*]  ; CLK_SLOW[6]                              ; 14.173 ; 14.173 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[0] ; CLK_SLOW[6]                              ; 13.576 ; 13.576 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[1] ; CLK_SLOW[6]                              ; 14.173 ; 14.173 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[2] ; CLK_SLOW[6]                              ; 13.406 ; 13.406 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[3] ; CLK_SLOW[6]                              ; 12.983 ; 12.983 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[4] ; CLK_SLOW[6]                              ; 12.547 ; 12.547 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[5] ; CLK_SLOW[6]                              ; 12.528 ; 12.528 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[6] ; CLK_SLOW[6]                              ; 13.210 ; 13.210 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX3_D[*]  ; CLK_SLOW[6]                              ; 13.059 ; 13.059 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[0] ; CLK_SLOW[6]                              ; 12.282 ; 12.282 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[1] ; CLK_SLOW[6]                              ; 12.155 ; 12.155 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[2] ; CLK_SLOW[6]                              ; 12.750 ; 12.750 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[3] ; CLK_SLOW[6]                              ; 12.704 ; 12.704 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[4] ; CLK_SLOW[6]                              ; 13.059 ; 13.059 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[5] ; CLK_SLOW[6]                              ; 12.719 ; 12.719 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[6] ; CLK_SLOW[6]                              ; 12.733 ; 12.733 ; Rise       ; CLK_SLOW[6]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.917  ; 8.917  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.917  ; 8.917  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.975  ; 7.975  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.133  ; 8.133  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.133  ; 8.133  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 4.533  ; 4.533  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[9]  ; iCLK_50                                  ; 4.533  ; 4.533  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX4_D[*]  ; iCLK_50                                  ; 8.786  ; 8.786  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 8.786  ; 8.786  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 8.821  ; 8.821  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 8.802  ; 8.802  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 9.108  ; 9.108  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 9.059  ; 9.059  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 9.136  ; 9.136  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 9.182  ; 9.182  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 9.459  ; 9.459  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 9.459  ; 9.459  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 9.759  ; 9.759  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 9.611  ; 9.611  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 9.765  ; 9.765  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 9.781  ; 9.781  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 10.078 ; 10.078 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 10.390 ; 10.390 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 9.319  ; 9.319  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 9.319  ; 9.319  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 9.540  ; 9.540  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 9.803  ; 9.803  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 9.797  ; 9.797  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 9.572  ; 9.572  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 9.881  ; 9.881  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 9.621  ; 9.621  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 8.964  ; 8.964  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 9.873  ; 9.873  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 11.009 ; 11.009 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 10.198 ; 10.198 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 11.503 ; 11.503 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 9.371  ; 9.371  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 9.082  ; 9.082  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 8.964  ; 8.964  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 6.299  ; 6.299  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 6.299  ; 6.299  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 7.580  ; 7.580  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[6]                              ; 10.631 ; 10.631 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[0] ; CLK_SLOW[6]                              ; 12.041 ; 12.041 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[1] ; CLK_SLOW[6]                              ; 11.337 ; 11.337 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[2] ; CLK_SLOW[6]                              ; 10.631 ; 10.631 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[3] ; CLK_SLOW[6]                              ; 11.100 ; 11.100 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[4] ; CLK_SLOW[6]                              ; 11.124 ; 11.124 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[5] ; CLK_SLOW[6]                              ; 10.843 ; 10.843 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[6] ; CLK_SLOW[6]                              ; 10.640 ; 10.640 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX1_D[*]  ; CLK_SLOW[6]                              ; 9.981  ; 9.981  ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[0] ; CLK_SLOW[6]                              ; 11.029 ; 11.029 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[1] ; CLK_SLOW[6]                              ; 10.221 ; 10.221 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[2] ; CLK_SLOW[6]                              ; 9.981  ; 9.981  ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[3] ; CLK_SLOW[6]                              ; 10.244 ; 10.244 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[4] ; CLK_SLOW[6]                              ; 10.213 ; 10.213 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[5] ; CLK_SLOW[6]                              ; 10.428 ; 10.428 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[6] ; CLK_SLOW[6]                              ; 10.183 ; 10.183 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX2_D[*]  ; CLK_SLOW[6]                              ; 11.333 ; 11.333 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[0] ; CLK_SLOW[6]                              ; 12.367 ; 12.367 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[1] ; CLK_SLOW[6]                              ; 12.962 ; 12.962 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[2] ; CLK_SLOW[6]                              ; 12.196 ; 12.196 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[3] ; CLK_SLOW[6]                              ; 11.792 ; 11.792 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[4] ; CLK_SLOW[6]                              ; 11.352 ; 11.352 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[5] ; CLK_SLOW[6]                              ; 11.333 ; 11.333 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[6] ; CLK_SLOW[6]                              ; 11.994 ; 11.994 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX3_D[*]  ; CLK_SLOW[6]                              ; 11.232 ; 11.232 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[0] ; CLK_SLOW[6]                              ; 11.365 ; 11.365 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[1] ; CLK_SLOW[6]                              ; 11.232 ; 11.232 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[2] ; CLK_SLOW[6]                              ; 11.829 ; 11.829 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[3] ; CLK_SLOW[6]                              ; 11.785 ; 11.785 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[4] ; CLK_SLOW[6]                              ; 12.139 ; 12.139 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[5] ; CLK_SLOW[6]                              ; 11.827 ; 11.827 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[6] ; CLK_SLOW[6]                              ; 11.810 ; 11.810 ; Rise       ; CLK_SLOW[6]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.338  ; 7.975  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.917  ; 8.917  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.975  ; 7.975  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.133  ; 8.133  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.133  ; 8.133  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -2.388 ; -136.183      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.937 ; -12.093       ;
; CLK_SLOW[6]                              ; -0.165 ; -0.475        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLK_SLOW[6]                              ; -1.169 ; -18.704       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.966 ; -6.654        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -0.030 ; -0.030        ;
+------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.500 ; -25.000       ;
; CLK_SLOW[6]                              ; -0.500 ; -16.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; 10.373 ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.388 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.159     ; 1.228      ;
; -2.354 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.140     ; 1.213      ;
; -2.340 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.124     ; 1.215      ;
; -2.336 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.140     ; 1.195      ;
; -2.333 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.105     ; 1.227      ;
; -2.296 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.163     ; 1.132      ;
; -2.293 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.148     ; 1.144      ;
; -2.266 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.108     ; 1.157      ;
; -2.264 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 1.129      ;
; -2.259 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.117     ; 1.141      ;
; -2.257 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.131     ; 1.125      ;
; -2.251 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.102     ; 1.148      ;
; -2.248 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.094     ; 1.153      ;
; -2.248 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.143     ; 1.104      ;
; -2.246 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.124     ; 1.121      ;
; -2.236 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.104     ; 1.131      ;
; -2.235 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.123     ; 1.111      ;
; -2.230 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.093     ; 1.136      ;
; -2.227 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.131     ; 1.095      ;
; -2.227 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.095     ; 1.131      ;
; -2.213 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.097     ; 1.115      ;
; -2.210 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.122     ; 1.087      ;
; -2.209 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.112     ; 1.096      ;
; -2.207 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.100     ; 1.106      ;
; -2.199 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.103     ; 1.095      ;
; -2.196 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.171     ; 1.024      ;
; -2.174 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.108     ; 1.065      ;
; -2.174 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.115     ; 1.058      ;
; -2.172 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.119     ; 1.052      ;
; -2.164 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.186     ; 0.977      ;
; -2.154 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.156     ; 0.997      ;
; -2.149 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.173     ; 0.975      ;
; -2.117 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.121     ; 0.995      ;
; -2.100 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.154     ; 0.945      ;
; -2.089 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.117     ; 0.971      ;
; -2.084 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.116     ; 0.967      ;
; -2.035 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.114     ; 0.920      ;
; -2.035 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.123     ; 0.911      ;
; -2.025 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.135     ; 0.889      ;
; -2.013 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.101     ; 0.911      ;
; -2.012 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.103     ; 0.908      ;
; -2.008 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.163     ; 0.844      ;
; -2.007 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.118     ; 0.888      ;
; -1.999 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.120     ; 0.878      ;
; -1.992 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.126     ; 0.865      ;
; -1.977 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.145     ; 0.831      ;
; -1.968 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.138     ; 0.829      ;
; -1.967 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.123     ; 0.843      ;
; -1.937 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.166     ; 0.770      ;
; -1.929 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.102     ; 0.826      ;
; -1.927 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.151     ; 0.775      ;
; -1.918 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.106     ; 0.811      ;
; -1.912 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.153     ; 0.758      ;
; -1.895 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.142     ; 0.752      ;
; -1.878 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.099     ; 0.778      ;
; -1.876 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.134     ; 0.741      ;
; -1.872 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.097     ; 0.774      ;
; -1.860 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.096     ; 0.763      ;
; -1.857 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.131     ; 0.725      ;
; -1.838 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.098     ; 0.739      ;
; -1.825 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.117     ; 0.707      ;
; -1.733 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.125     ; 0.607      ;
; -1.724 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.100     ; 0.623      ;
; -1.693 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.111     ; 0.581      ;
; -0.777 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.403      ;
; -0.776 ; SPI_MASTER_UC:mbed_instant|FIN           ; SPI_ON                                                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.402      ;
; -0.773 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.399      ;
; 0.311  ; CLK_SLOW[6]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.042      ; 0.404      ;
; 0.313  ; CLK_SLOW[6]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.042      ; 0.402      ;
; 0.314  ; CLK_SLOW[6]                              ; CLK_SLOW[6]                                                                                                                                                                                               ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.042      ; 0.401      ;
; 0.410  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.811  ; CLK_SLOW[6]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.042      ; 0.404      ;
; 0.813  ; CLK_SLOW[6]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.042      ; 0.402      ;
; 0.814  ; CLK_SLOW[6]                              ; CLK_SLOW[6]                                                                                                                                                                                               ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.042      ; 0.401      ;
; 0.910  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 20.880 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.022      ; 4.141      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.025 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 4.007      ;
; 21.184 ; rst                                      ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.048      ; 3.863      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.937 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.314      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.903 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.341      ; 3.276      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.868 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.238      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.865 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.352      ; 3.249      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.839 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.361      ; 3.232      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.826 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.315      ; 3.173      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.785 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.349      ; 3.166      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.777 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.356      ; 3.165      ;
; -0.764 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.134      ;
; -0.764 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.134      ;
; -0.764 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.134      ;
; -0.764 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.338      ; 3.134      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_SLOW[6]'                                                                                        ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -0.165 ; sample_counter[0]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.197      ;
; -0.134 ; sample_counter[1]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; sample_counter[0]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.162      ;
; -0.099 ; sample_counter[1]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.131      ;
; -0.097 ; sample_counter[2]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.129      ;
; -0.095 ; sample_counter[0]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.127      ;
; -0.078 ; sample_counter[3]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.110      ;
; -0.064 ; sample_counter[1]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.096      ;
; -0.062 ; sample_counter[2]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.094      ;
; -0.060 ; sample_counter[0]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.092      ;
; -0.043 ; sample_counter[3]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.075      ;
; -0.031 ; sample_counter[4]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.063      ;
; -0.029 ; sample_counter[1]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.061      ;
; -0.027 ; sample_counter[2]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.059      ;
; -0.025 ; sample_counter[0]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.057      ;
; -0.009 ; sample_counter[5]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.041      ;
; -0.008 ; sample_counter[3]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.040      ;
; 0.004  ; sample_counter[4]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.028      ;
; 0.006  ; sample_counter[1]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.026      ;
; 0.008  ; sample_counter[2]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.024      ;
; 0.010  ; sample_counter[0]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.022      ;
; 0.026  ; sample_counter[6]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.006      ;
; 0.026  ; sample_counter[5]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.006      ;
; 0.027  ; sample_counter[3]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 1.005      ;
; 0.039  ; sample_counter[4]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.993      ;
; 0.041  ; sample_counter[1]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.991      ;
; 0.043  ; sample_counter[2]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.989      ;
; 0.045  ; sample_counter[0]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.987      ;
; 0.061  ; sample_counter[6]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.971      ;
; 0.061  ; sample_counter[5]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.971      ;
; 0.062  ; sample_counter[3]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.970      ;
; 0.074  ; sample_counter[4]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.958      ;
; 0.076  ; sample_counter[1]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.956      ;
; 0.078  ; sample_counter[7]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; sample_counter[2]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.954      ;
; 0.080  ; sample_counter[0]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.952      ;
; 0.096  ; sample_counter[6]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.936      ;
; 0.096  ; sample_counter[5]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.936      ;
; 0.097  ; sample_counter[3]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.935      ;
; 0.109  ; sample_counter[4]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.923      ;
; 0.111  ; sample_counter[1]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.921      ;
; 0.113  ; sample_counter[7]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.919      ;
; 0.113  ; sample_counter[2]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.919      ;
; 0.131  ; sample_counter[6]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.901      ;
; 0.131  ; sample_counter[5]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; sample_counter[3]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.900      ;
; 0.144  ; sample_counter[4]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.888      ;
; 0.148  ; sample_counter[7]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.884      ;
; 0.148  ; sample_counter[2]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.884      ;
; 0.156  ; sample_counter[8]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.876      ;
; 0.166  ; sample_counter[6]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.866      ;
; 0.166  ; sample_counter[5]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; sample_counter[3]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.865      ;
; 0.174  ; sample_counter[0]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.858      ;
; 0.179  ; sample_counter[4]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.853      ;
; 0.183  ; sample_counter[7]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.849      ;
; 0.191  ; sample_counter[8]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.841      ;
; 0.201  ; sample_counter[6]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.831      ;
; 0.201  ; sample_counter[5]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.831      ;
; 0.204  ; sample_counter[9]  ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; sample_counter[1]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.827      ;
; 0.209  ; sample_counter[0]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.823      ;
; 0.214  ; sample_counter[4]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; sample_counter[7]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.814      ;
; 0.226  ; sample_counter[10] ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.806      ;
; 0.226  ; sample_counter[8]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.806      ;
; 0.236  ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.796      ;
; 0.236  ; sample_counter[5]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.796      ;
; 0.239  ; sample_counter[9]  ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.792      ;
; 0.242  ; sample_counter[2]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.790      ;
; 0.244  ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.788      ;
; 0.253  ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.779      ;
; 0.261  ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.771      ;
; 0.271  ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.761      ;
; 0.274  ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.757      ;
; 0.277  ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.755      ;
; 0.279  ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.753      ;
; 0.288  ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.744      ;
; 0.295  ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.736      ;
; 0.308  ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.722      ;
; 0.312  ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.720      ;
; 0.314  ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.718      ;
; 0.323  ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.709      ;
; 0.330  ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.702      ;
; 0.330  ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.701      ;
; 0.343  ; sample_counter[4]  ; sample_counter[6]  ; CLK_SLOW[6]  ; CLK_SLOW[6] ; 1.000        ; 0.000      ; 0.689      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_SLOW[6]'                                                                                                                    ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.169 ; ADC_OFF            ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -1.169 ; ADC_OFF            ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.207      ; 1.190      ;
; -0.740 ; rst                ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; -0.740 ; rst                ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[6] ; 0.000        ; 2.147      ; 1.559      ;
; 0.246  ; sample_counter[15] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.398      ;
; 0.358  ; sample_counter[0]  ; sample_counter[0]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; sample_counter[2]  ; sample_counter[2]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; sample_counter[13] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; sample_counter[1]  ; sample_counter[1]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; sample_counter[9]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; sample_counter[11] ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; sample_counter[4]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; sample_counter[7]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; sample_counter[14] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.516      ;
; 0.374  ; sample_counter[3]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; sample_counter[8]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; sample_counter[10] ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; sample_counter[5]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; sample_counter[6]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; sample_counter[12] ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.527      ;
; 0.496  ; sample_counter[0]  ; sample_counter[1]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; sample_counter[2]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; sample_counter[13] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; sample_counter[1]  ; sample_counter[2]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; sample_counter[9]  ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; sample_counter[11] ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; sample_counter[14] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; sample_counter[4]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.654      ;
; 0.514  ; sample_counter[8]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; sample_counter[10] ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; sample_counter[3]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; sample_counter[12] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; sample_counter[6]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; sample_counter[5]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.667      ;
; 0.531  ; sample_counter[0]  ; sample_counter[2]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; sample_counter[2]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; sample_counter[13] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; sample_counter[1]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; sample_counter[9]  ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; sample_counter[4]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.689      ;
; 0.549  ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.702      ;
; 0.557  ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.709      ;
; 0.566  ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.724      ;
; 0.584  ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.737      ;
; 0.592  ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.744      ;
; 0.601  ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.753      ;
; 0.603  ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.757      ;
; 0.606  ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.758      ;
; 0.609  ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.761      ;
; 0.619  ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.771      ;
; 0.619  ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.771      ;
; 0.619  ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.771      ;
; 0.627  ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.779      ;
; 0.636  ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.788      ;
; 0.638  ; sample_counter[2]  ; sample_counter[7]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.790      ;
; 0.640  ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.792      ;
; 0.641  ; sample_counter[9]  ; sample_counter[14] ; CLK_SLOW[6]                             ; CLK_SLOW[6] ; 0.000        ; 0.000      ; 0.793      ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.966 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 0.598      ;
; -0.941 ; SPI_ON                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 0.623      ;
; -0.662 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.408      ; 0.898      ;
; -0.661 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.408      ; 0.899      ;
; -0.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.445      ; 1.067      ;
; -0.516 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.445      ; 1.081      ;
; -0.458 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.408      ; 1.102      ;
; -0.453 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.408      ; 1.107      ;
; -0.420 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.385      ; 1.117      ;
; -0.406 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.451      ; 1.197      ;
; -0.381 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.376      ; 1.147      ;
; -0.376 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.376      ; 1.152      ;
; -0.357 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.376      ; 1.171      ;
; -0.357 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.445      ; 1.240      ;
; -0.351 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.385      ; 1.186      ;
; -0.277 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.422      ; 1.297      ;
; -0.261 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.453      ; 1.344      ;
; -0.240 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.453      ; 1.365      ;
; -0.240 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.453      ; 1.365      ;
; -0.200 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.395      ; 1.347      ;
; -0.176 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.445      ; 1.421      ;
; -0.161 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.423      ; 1.414      ;
; -0.161 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.376      ; 1.367      ;
; -0.155 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.376      ; 1.373      ;
; -0.122 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.376      ; 1.406      ;
; -0.104 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.453      ; 1.501      ;
; -0.067 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.422      ; 1.507      ;
; -0.065 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.451      ; 1.538      ;
; -0.058 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.453      ; 1.547      ;
; 0.010  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.423      ; 1.585      ;
; 0.026  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.453      ; 1.631      ;
; 0.151  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.446      ; 1.749      ;
; 0.193  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.395      ; 1.740      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.262  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.446      ; 1.860      ;
; 0.357  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.361  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.368  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.373  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 0.523      ;
; 0.377  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.407  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 0.557      ;
; 0.408  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 0.558      ;
; 0.409  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.561      ;
; 0.409  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.561      ;
; 0.444  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.596      ;
; 0.446  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.598      ;
; 0.476  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 0.626      ;
; 0.480  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 0.630      ;
; 0.483  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 0.629      ;
; 0.484  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 0.630      ;
; 0.525  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.540  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.692      ;
; 0.540  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.692      ;
; 0.542  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.694      ;
; 0.574  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 0.720      ;
; 0.600  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.752      ;
; 0.606  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.758      ;
; 0.617  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.023     ; 0.746      ;
; 0.665  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.817      ;
; 0.668  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.047      ; 0.867      ;
; 0.669  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.685  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.685  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.837      ;
; 0.690  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.023     ; 0.819      ;
; 0.700  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.852      ;
; 0.720  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.015      ; 0.887      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.881      ;
; 0.735  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.887      ;
; 0.739  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 0.893      ;
; 0.740  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.757  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.045      ; 0.954      ;
; 0.771  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.037      ; 0.960      ;
; 0.774  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 0.928      ;
; 0.775  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.927      ;
; 0.780  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 0.934      ;
; 0.787  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.045      ; 0.984      ;
; 0.788  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.045      ; 0.985      ;
; 0.811  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 0.965      ;
; 0.812  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.032     ; 0.932      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.032     ; 0.935      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 0.969      ;
; 0.817  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.032     ; 0.937      ;
; 0.845  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.043      ; 1.040      ;
; 0.846  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.000      ;
; 0.846  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.000      ;
; 0.848  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.015      ; 1.015      ;
; 0.850  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.037      ; 1.039      ;
; 0.863  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.010      ; 1.025      ;
; 0.867  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.045      ; 1.064      ;
; 0.875  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.026      ;
; 0.879  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 1.029      ;
; 0.879  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 1.029      ;
; 0.879  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 1.029      ;
; 0.879  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.002     ; 1.029      ;
; 0.881  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.035      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.066  ; CLK_SLOW[6]                                                                                                                                          ; CLK_SLOW[6]                                                                                                                                                                                              ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.401      ;
; 0.067  ; CLK_SLOW[6]                                                                                                                                          ; wr                                                                                                                                                                                                       ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.402      ;
; 0.069  ; CLK_SLOW[6]                                                                                                                                          ; clk_prev                                                                                                                                                                                                 ; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.404      ;
; 0.215  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_ON                                                                                                                                               ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249  ; out_clk[13]                                                                                                                                          ; out_clk[13]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252  ; out_clk[13]                                                                                                                                          ; out_clk_prev                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; out_clk[13]                                                                                                                                          ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.289  ; manual_wr_prev                                                                                                                                       ; manual_wr_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.290  ; clk_prev                                                                                                                                             ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.442      ;
; 0.299  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.451      ;
; 0.324  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.475      ;
; 0.325  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_prev                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.476      ;
; 0.356  ; CLK_SLOW[2]                                                                                                                                          ; CLK_SLOW[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; out_clk_prev                                                                                                                                         ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; CLK_SLOW[3]                                                                                                                                          ; CLK_SLOW[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[0]                                                                                                                                           ; out_clk[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[7]                                                                                                                                           ; out_clk[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[9]                                                                                                                                           ; out_clk[9]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; CLK_SLOW[5]                                                                                                                                          ; CLK_SLOW[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; out_clk[2]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; out_clk[5]                                                                                                                                           ; out_clk[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; manual_wr_mbed_prev                                                                                                                                  ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; out_clk[11]                                                                                                                                          ; out_clk[11]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; out_clk[12]                                                                                                                                          ; out_clk[12]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; manual_rd_prev                                                                                                                                       ; manual_rd_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; out_clk[1]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; out_clk[6]                                                                                                                                           ; out_clk[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; out_clk[8]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; out_clk[3]                                                                                                                                           ; out_clk[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; out_clk[4]                                                                                                                                           ; out_clk[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; out_clk[10]                                                                                                                                          ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; CLK_SLOW[4]                                                                                                                                          ; CLK_SLOW[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.387  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.539      ;
; 0.394  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.434  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_FULL_PREV                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.585      ;
; 0.442  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_address_reg2 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 0.626      ;
; 0.444  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.597      ;
; 0.445  ; CLK_SLOW[1]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.599      ;
; 0.452  ; ADC_OFF                                                                                                                                              ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.603      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.472  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.626      ;
; 0.472  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.626      ;
; 0.494  ; CLK_SLOW[2]                                                                                                                                          ; CLK_SLOW[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; out_clk[0]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; out_clk[7]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; out_clk[9]                                                                                                                                           ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; CLK_SLOW[3]                                                                                                                                          ; CLK_SLOW[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_SLOW[6]'                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; CLK_SLOW[6]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[6] ; Rise       ; sample_counter[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[6] ; Rise       ; sample_counter[9]|clk        ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 4.051 ; 4.051 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 3.151 ; 3.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; 3.845 ; 3.845 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; 3.931 ; 3.931 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; 4.051 ; 4.051 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -3.031 ; -3.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -3.031 ; -3.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; -3.725 ; -3.725 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; -3.811 ; -3.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; -3.913 ; -3.913 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 2.361 ; 2.361 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[9]  ; iCLK_50                                  ; 2.361 ; 2.361 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX4_D[*]  ; iCLK_50                                  ; 7.358 ; 7.358 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 7.177 ; 7.177 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 7.171 ; 7.171 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 7.171 ; 7.171 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 7.311 ; 7.311 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 7.293 ; 7.293 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 7.343 ; 7.343 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 7.358 ; 7.358 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 7.912 ; 7.912 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 7.487 ; 7.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 7.629 ; 7.629 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 7.577 ; 7.577 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 7.625 ; 7.625 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 7.642 ; 7.642 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 7.774 ; 7.774 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 7.912 ; 7.912 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 7.904 ; 7.904 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 7.653 ; 7.653 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 7.732 ; 7.732 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 7.857 ; 7.857 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 7.856 ; 7.856 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 7.767 ; 7.767 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 7.904 ; 7.904 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 7.788 ; 7.788 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 8.056 ; 8.056 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 7.284 ; 7.284 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 7.847 ; 7.847 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 7.481 ; 7.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 8.056 ; 8.056 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 6.993 ; 6.993 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 6.894 ; 6.894 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 6.844 ; 6.844 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.931 ; 3.931 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 3.291 ; 3.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 3.931 ; 3.931 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[6]                              ; 7.048 ; 7.048 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[0] ; CLK_SLOW[6]                              ; 7.048 ; 7.048 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[1] ; CLK_SLOW[6]                              ; 6.735 ; 6.735 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[2] ; CLK_SLOW[6]                              ; 6.423 ; 6.423 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[3] ; CLK_SLOW[6]                              ; 6.613 ; 6.613 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[4] ; CLK_SLOW[6]                              ; 6.635 ; 6.635 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[5] ; CLK_SLOW[6]                              ; 6.490 ; 6.490 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[6] ; CLK_SLOW[6]                              ; 6.396 ; 6.396 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX1_D[*]  ; CLK_SLOW[6]                              ; 6.066 ; 6.066 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[0] ; CLK_SLOW[6]                              ; 6.066 ; 6.066 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[1] ; CLK_SLOW[6]                              ; 5.666 ; 5.666 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[2] ; CLK_SLOW[6]                              ; 5.559 ; 5.559 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[3] ; CLK_SLOW[6]                              ; 5.681 ; 5.681 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[4] ; CLK_SLOW[6]                              ; 5.660 ; 5.660 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[5] ; CLK_SLOW[6]                              ; 5.761 ; 5.761 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[6] ; CLK_SLOW[6]                              ; 5.638 ; 5.638 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX2_D[*]  ; CLK_SLOW[6]                              ; 7.378 ; 7.378 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[0] ; CLK_SLOW[6]                              ; 7.145 ; 7.145 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[1] ; CLK_SLOW[6]                              ; 7.378 ; 7.378 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[2] ; CLK_SLOW[6]                              ; 7.087 ; 7.087 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[3] ; CLK_SLOW[6]                              ; 6.909 ; 6.909 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[4] ; CLK_SLOW[6]                              ; 6.670 ; 6.670 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[5] ; CLK_SLOW[6]                              ; 6.659 ; 6.659 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[6] ; CLK_SLOW[6]                              ; 6.931 ; 6.931 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX3_D[*]  ; CLK_SLOW[6]                              ; 6.939 ; 6.939 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[0] ; CLK_SLOW[6]                              ; 6.566 ; 6.566 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[1] ; CLK_SLOW[6]                              ; 6.520 ; 6.520 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[2] ; CLK_SLOW[6]                              ; 6.804 ; 6.804 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[3] ; CLK_SLOW[6]                              ; 6.759 ; 6.759 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[4] ; CLK_SLOW[6]                              ; 6.939 ; 6.939 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[5] ; CLK_SLOW[6]                              ; 6.787 ; 6.787 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[6] ; CLK_SLOW[6]                              ; 6.778 ; 6.778 ; Rise       ; CLK_SLOW[6]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.434 ; 4.434 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.420 ; 4.420 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.420 ; 4.420 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 2.361 ; 2.361 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[9]  ; iCLK_50                                  ; 2.361 ; 2.361 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX4_D[*]  ; iCLK_50                                  ; 4.367 ; 4.367 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 4.368 ; 4.368 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 4.373 ; 4.373 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 4.367 ; 4.367 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 4.503 ; 4.503 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 4.491 ; 4.491 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 4.542 ; 4.542 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 4.549 ; 4.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 4.695 ; 4.695 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 4.695 ; 4.695 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 4.837 ; 4.837 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 4.780 ; 4.780 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 4.834 ; 4.834 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 4.850 ; 4.850 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 4.986 ; 4.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 5.120 ; 5.120 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 4.654 ; 4.654 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 4.654 ; 4.654 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 4.733 ; 4.733 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 4.861 ; 4.861 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 4.855 ; 4.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 4.769 ; 4.769 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 4.900 ; 4.900 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 4.789 ; 4.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 4.485 ; 4.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 4.933 ; 4.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 5.487 ; 5.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 5.119 ; 5.119 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 5.700 ; 5.700 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 4.644 ; 4.644 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 4.541 ; 4.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 4.485 ; 4.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.291 ; 3.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 3.291 ; 3.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 3.931 ; 3.931 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[6]                              ; 5.756 ; 5.756 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[0] ; CLK_SLOW[6]                              ; 6.400 ; 6.400 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[1] ; CLK_SLOW[6]                              ; 6.078 ; 6.078 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[2] ; CLK_SLOW[6]                              ; 5.776 ; 5.776 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[3] ; CLK_SLOW[6]                              ; 5.969 ; 5.969 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[4] ; CLK_SLOW[6]                              ; 5.995 ; 5.995 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[5] ; CLK_SLOW[6]                              ; 5.851 ; 5.851 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[6] ; CLK_SLOW[6]                              ; 5.756 ; 5.756 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX1_D[*]  ; CLK_SLOW[6]                              ; 5.365 ; 5.365 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[0] ; CLK_SLOW[6]                              ; 5.870 ; 5.870 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[1] ; CLK_SLOW[6]                              ; 5.472 ; 5.472 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[2] ; CLK_SLOW[6]                              ; 5.365 ; 5.365 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[3] ; CLK_SLOW[6]                              ; 5.491 ; 5.491 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[4] ; CLK_SLOW[6]                              ; 5.464 ; 5.464 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[5] ; CLK_SLOW[6]                              ; 5.565 ; 5.565 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[6] ; CLK_SLOW[6]                              ; 5.443 ; 5.443 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX2_D[*]  ; CLK_SLOW[6]                              ; 6.057 ; 6.057 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[0] ; CLK_SLOW[6]                              ; 6.531 ; 6.531 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[1] ; CLK_SLOW[6]                              ; 6.760 ; 6.760 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[2] ; CLK_SLOW[6]                              ; 6.469 ; 6.469 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[3] ; CLK_SLOW[6]                              ; 6.314 ; 6.314 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[4] ; CLK_SLOW[6]                              ; 6.069 ; 6.069 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[5] ; CLK_SLOW[6]                              ; 6.057 ; 6.057 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[6] ; CLK_SLOW[6]                              ; 6.314 ; 6.314 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX3_D[*]  ; CLK_SLOW[6]                              ; 5.940 ; 5.940 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[0] ; CLK_SLOW[6]                              ; 5.989 ; 5.989 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[1] ; CLK_SLOW[6]                              ; 5.940 ; 5.940 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[2] ; CLK_SLOW[6]                              ; 6.221 ; 6.221 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[3] ; CLK_SLOW[6]                              ; 6.183 ; 6.183 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[4] ; CLK_SLOW[6]                              ; 6.361 ; 6.361 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[5] ; CLK_SLOW[6]                              ; 6.210 ; 6.210 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[6] ; CLK_SLOW[6]                              ; 6.201 ; 6.201 ; Rise       ; CLK_SLOW[6]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.223 ; 4.434 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.434 ; 4.434 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.420 ; 4.420 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.420 ; 4.420 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                          ; -5.245   ; -1.597  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0]  ; -5.245   ; -0.049  ; N/A      ; N/A     ; 10.373              ;
;  CLK_SLOW[6]                              ; -1.498   ; -1.597  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -2.909   ; -1.264  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                           ; -367.321 ; -28.319 ; 0.0      ; 0.0     ; -41.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0]  ; -305.725 ; -0.049  ; N/A      ; N/A     ; 0.000               ;
;  CLK_SLOW[6]                              ; -14.432  ; -25.552 ; N/A      ; N/A     ; -16.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -47.164  ; -6.654  ; N/A      ; N/A     ; -25.000             ;
;  iCLK_50                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 6.986 ; 6.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 5.315 ; 5.315 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; 6.664 ; 6.664 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; 6.804 ; 6.804 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; 6.986 ; 6.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -3.031 ; -3.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -3.031 ; -3.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; -3.725 ; -3.725 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; -3.811 ; -3.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; -3.913 ; -3.913 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 4.533  ; 4.533  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[9]  ; iCLK_50                                  ; 4.533  ; 4.533  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX4_D[*]  ; iCLK_50                                  ; 13.882 ; 13.882 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 13.511 ; 13.511 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 13.512 ; 13.512 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 13.504 ; 13.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 13.811 ; 13.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 13.784 ; 13.784 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 13.855 ; 13.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 13.882 ; 13.882 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 15.170 ; 15.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 14.244 ; 14.244 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 14.541 ; 14.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 14.421 ; 14.421 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 14.549 ; 14.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 14.562 ; 14.562 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 14.859 ; 14.859 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 15.170 ; 15.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 15.398 ; 15.398 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 14.833 ; 14.833 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 15.055 ; 15.055 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 15.293 ; 15.293 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 15.309 ; 15.309 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 15.089 ; 15.089 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 15.398 ; 15.398 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 15.137 ; 15.137 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 15.401 ; 15.401 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 13.765 ; 13.765 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 14.911 ; 14.911 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 14.100 ; 14.100 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 15.401 ; 15.401 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 13.260 ; 13.260 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 12.976 ; 12.976 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 12.863 ; 12.863 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 7.580  ; 7.580  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 6.299  ; 6.299  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 7.580  ; 7.580  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[6]                              ; 13.396 ; 13.396 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[0] ; CLK_SLOW[6]                              ; 13.396 ; 13.396 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[1] ; CLK_SLOW[6]                              ; 12.699 ; 12.699 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[2] ; CLK_SLOW[6]                              ; 11.982 ; 11.982 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[3] ; CLK_SLOW[6]                              ; 12.450 ; 12.450 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[4] ; CLK_SLOW[6]                              ; 12.475 ; 12.475 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[5] ; CLK_SLOW[6]                              ; 12.190 ; 12.190 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[6] ; CLK_SLOW[6]                              ; 11.986 ; 11.986 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX1_D[*]  ; CLK_SLOW[6]                              ; 11.399 ; 11.399 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[0] ; CLK_SLOW[6]                              ; 11.399 ; 11.399 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[1] ; CLK_SLOW[6]                              ; 10.597 ; 10.597 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[2] ; CLK_SLOW[6]                              ; 10.328 ; 10.328 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[3] ; CLK_SLOW[6]                              ; 10.612 ; 10.612 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[4] ; CLK_SLOW[6]                              ; 10.581 ; 10.581 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[5] ; CLK_SLOW[6]                              ; 10.798 ; 10.798 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[6] ; CLK_SLOW[6]                              ; 10.559 ; 10.559 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX2_D[*]  ; CLK_SLOW[6]                              ; 14.173 ; 14.173 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[0] ; CLK_SLOW[6]                              ; 13.576 ; 13.576 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[1] ; CLK_SLOW[6]                              ; 14.173 ; 14.173 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[2] ; CLK_SLOW[6]                              ; 13.406 ; 13.406 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[3] ; CLK_SLOW[6]                              ; 12.983 ; 12.983 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[4] ; CLK_SLOW[6]                              ; 12.547 ; 12.547 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[5] ; CLK_SLOW[6]                              ; 12.528 ; 12.528 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[6] ; CLK_SLOW[6]                              ; 13.210 ; 13.210 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX3_D[*]  ; CLK_SLOW[6]                              ; 13.059 ; 13.059 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[0] ; CLK_SLOW[6]                              ; 12.282 ; 12.282 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[1] ; CLK_SLOW[6]                              ; 12.155 ; 12.155 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[2] ; CLK_SLOW[6]                              ; 12.750 ; 12.750 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[3] ; CLK_SLOW[6]                              ; 12.704 ; 12.704 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[4] ; CLK_SLOW[6]                              ; 13.059 ; 13.059 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[5] ; CLK_SLOW[6]                              ; 12.719 ; 12.719 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[6] ; CLK_SLOW[6]                              ; 12.733 ; 12.733 ; Rise       ; CLK_SLOW[6]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.917  ; 8.917  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.917  ; 8.917  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.975  ; 7.975  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.133  ; 8.133  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.133  ; 8.133  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; GPIO_1[*]   ; iCLK_50                                  ; 2.361 ; 2.361 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  GPIO_1[9]  ; iCLK_50                                  ; 2.361 ; 2.361 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX4_D[*]  ; iCLK_50                                  ; 4.367 ; 4.367 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 4.368 ; 4.368 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 4.373 ; 4.373 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 4.367 ; 4.367 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 4.503 ; 4.503 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 4.491 ; 4.491 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 4.542 ; 4.542 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 4.549 ; 4.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 4.695 ; 4.695 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 4.695 ; 4.695 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 4.837 ; 4.837 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 4.780 ; 4.780 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 4.834 ; 4.834 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 4.850 ; 4.850 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 4.986 ; 4.986 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 5.120 ; 5.120 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 4.654 ; 4.654 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 4.654 ; 4.654 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 4.733 ; 4.733 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 4.861 ; 4.861 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 4.855 ; 4.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 4.769 ; 4.769 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 4.900 ; 4.900 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 4.789 ; 4.789 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 4.485 ; 4.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 4.933 ; 4.933 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 5.487 ; 5.487 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 5.119 ; 5.119 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 5.700 ; 5.700 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 4.644 ; 4.644 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 4.541 ; 4.541 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 4.485 ; 4.485 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.291 ; 3.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 3.291 ; 3.291 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 3.931 ; 3.931 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[6]                              ; 5.756 ; 5.756 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[0] ; CLK_SLOW[6]                              ; 6.400 ; 6.400 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[1] ; CLK_SLOW[6]                              ; 6.078 ; 6.078 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[2] ; CLK_SLOW[6]                              ; 5.776 ; 5.776 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[3] ; CLK_SLOW[6]                              ; 5.969 ; 5.969 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[4] ; CLK_SLOW[6]                              ; 5.995 ; 5.995 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[5] ; CLK_SLOW[6]                              ; 5.851 ; 5.851 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX0_D[6] ; CLK_SLOW[6]                              ; 5.756 ; 5.756 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX1_D[*]  ; CLK_SLOW[6]                              ; 5.365 ; 5.365 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[0] ; CLK_SLOW[6]                              ; 5.870 ; 5.870 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[1] ; CLK_SLOW[6]                              ; 5.472 ; 5.472 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[2] ; CLK_SLOW[6]                              ; 5.365 ; 5.365 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[3] ; CLK_SLOW[6]                              ; 5.491 ; 5.491 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[4] ; CLK_SLOW[6]                              ; 5.464 ; 5.464 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[5] ; CLK_SLOW[6]                              ; 5.565 ; 5.565 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX1_D[6] ; CLK_SLOW[6]                              ; 5.443 ; 5.443 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX2_D[*]  ; CLK_SLOW[6]                              ; 6.057 ; 6.057 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[0] ; CLK_SLOW[6]                              ; 6.531 ; 6.531 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[1] ; CLK_SLOW[6]                              ; 6.760 ; 6.760 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[2] ; CLK_SLOW[6]                              ; 6.469 ; 6.469 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[3] ; CLK_SLOW[6]                              ; 6.314 ; 6.314 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[4] ; CLK_SLOW[6]                              ; 6.069 ; 6.069 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[5] ; CLK_SLOW[6]                              ; 6.057 ; 6.057 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX2_D[6] ; CLK_SLOW[6]                              ; 6.314 ; 6.314 ; Rise       ; CLK_SLOW[6]                              ;
; oHEX3_D[*]  ; CLK_SLOW[6]                              ; 5.940 ; 5.940 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[0] ; CLK_SLOW[6]                              ; 5.989 ; 5.989 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[1] ; CLK_SLOW[6]                              ; 5.940 ; 5.940 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[2] ; CLK_SLOW[6]                              ; 6.221 ; 6.221 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[3] ; CLK_SLOW[6]                              ; 6.183 ; 6.183 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[4] ; CLK_SLOW[6]                              ; 6.361 ; 6.361 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[5] ; CLK_SLOW[6]                              ; 6.210 ; 6.210 ; Rise       ; CLK_SLOW[6]                              ;
;  oHEX3_D[6] ; CLK_SLOW[6]                              ; 6.201 ; 6.201 ; Rise       ; CLK_SLOW[6]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.223 ; 4.434 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.841 ; 4.841 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.434 ; 4.434 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.420 ; 4.420 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.420 ; 4.420 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLK_SLOW[6]                              ; CLK_SLOW[6]                              ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLK_SLOW[6]                              ; 32       ; 0        ; 0        ; 0        ;
; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 13646    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLK_SLOW[6]                              ; CLK_SLOW[6]                              ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLK_SLOW[6]                              ; 32       ; 0        ; 0        ; 0        ;
; CLK_SLOW[6]                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 13646    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 5551  ; 5551 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun May 24 21:18:41 2015
Info: Command: quartus_sta check -c check
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]
    Info (332105): create_clock -period 1.000 -name CLK_SLOW[6] CLK_SLOW[6]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.245      -305.725 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.909       -47.164 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -1.498       -14.432 CLK_SLOW[6] 
Info (332146): Worst-case hold slack is -1.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.597       -25.552 CLK_SLOW[6] 
    Info (332119):    -1.264        -2.718 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.049        -0.049 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.500       -16.000 CLK_SLOW[6] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.388
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.388      -136.183 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.937       -12.093 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.165        -0.475 CLK_SLOW[6] 
Info (332146): Worst-case hold slack is -1.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.169       -18.704 CLK_SLOW[6] 
    Info (332119):    -0.966        -6.654 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.030        -0.030 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.500       -16.000 CLK_SLOW[6] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Sun May 24 21:18:47 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01


