
thermometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c74  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002e08  08002e08  00012e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e40  08002e40  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002e40  08002e40  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e40  08002e40  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e40  08002e40  00012e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e44  08002e44  00012e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002e48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000000c  08002e54  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  08002e54  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d957  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a45  00000000  00000000  0002d993  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ab8  00000000  00000000  0002f3d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009f0  00000000  00000000  0002fe90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002020c  00000000  00000000  00030880  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bbc2  00000000  00000000  00050a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c5931  00000000  00000000  0005c64e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00121f7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b88  00000000  00000000  00121ffc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08002df0 	.word	0x08002df0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08002df0 	.word	0x08002df0

080001d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b08a      	sub	sp, #40	; 0x28
 80001d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001da:	f107 0314 	add.w	r3, r7, #20
 80001de:	2200      	movs	r2, #0
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	605a      	str	r2, [r3, #4]
 80001e4:	609a      	str	r2, [r3, #8]
 80001e6:	60da      	str	r2, [r3, #12]
 80001e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001ea:	4b2b      	ldr	r3, [pc, #172]	; (8000298 <MX_GPIO_Init+0xc4>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	4a2a      	ldr	r2, [pc, #168]	; (8000298 <MX_GPIO_Init+0xc4>)
 80001f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80001f4:	6153      	str	r3, [r2, #20]
 80001f6:	4b28      	ldr	r3, [pc, #160]	; (8000298 <MX_GPIO_Init+0xc4>)
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80001fe:	613b      	str	r3, [r7, #16]
 8000200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000202:	4b25      	ldr	r3, [pc, #148]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	4a24      	ldr	r2, [pc, #144]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000208:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800020c:	6153      	str	r3, [r2, #20]
 800020e:	4b22      	ldr	r3, [pc, #136]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000210:	695b      	ldr	r3, [r3, #20]
 8000212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000216:	60fb      	str	r3, [r7, #12]
 8000218:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800021a:	4b1f      	ldr	r3, [pc, #124]	; (8000298 <MX_GPIO_Init+0xc4>)
 800021c:	695b      	ldr	r3, [r3, #20]
 800021e:	4a1e      	ldr	r2, [pc, #120]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000224:	6153      	str	r3, [r2, #20]
 8000226:	4b1c      	ldr	r3, [pc, #112]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800022e:	60bb      	str	r3, [r7, #8]
 8000230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000232:	4b19      	ldr	r3, [pc, #100]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	4a18      	ldr	r2, [pc, #96]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000238:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800023c:	6153      	str	r3, [r2, #20]
 800023e:	4b16      	ldr	r3, [pc, #88]	; (8000298 <MX_GPIO_Init+0xc4>)
 8000240:	695b      	ldr	r3, [r3, #20]
 8000242:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000246:	607b      	str	r3, [r7, #4]
 8000248:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2120      	movs	r1, #32
 800024e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000252:	f000 fcd5 	bl	8000c00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000256:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800025a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800025c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000262:	2300      	movs	r3, #0
 8000264:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000266:	f107 0314 	add.w	r3, r7, #20
 800026a:	4619      	mov	r1, r3
 800026c:	480b      	ldr	r0, [pc, #44]	; (800029c <MX_GPIO_Init+0xc8>)
 800026e:	f000 fb3d 	bl	80008ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000272:	2320      	movs	r3, #32
 8000274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000276:	2301      	movs	r3, #1
 8000278:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800027a:	2300      	movs	r3, #0
 800027c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800027e:	2300      	movs	r3, #0
 8000280:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000282:	f107 0314 	add.w	r3, r7, #20
 8000286:	4619      	mov	r1, r3
 8000288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028c:	f000 fb2e 	bl	80008ec <HAL_GPIO_Init>

}
 8000290:	bf00      	nop
 8000292:	3728      	adds	r7, #40	; 0x28
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	40021000 	.word	0x40021000
 800029c:	48000800 	.word	0x48000800

080002a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002a4:	f000 f9d6 	bl	8000654 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a8:	f000 f816 	bl	80002d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ac:	f7ff ff92 	bl	80001d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002b0:	f000 f934 	bl	800051c <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80002b4:	f000 f8d6 	bl	8000464 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim16);
 80002b8:	4806      	ldr	r0, [pc, #24]	; (80002d4 <main+0x34>)
 80002ba:	f002 f895 	bl	80023e8 <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80002be:	2120      	movs	r1, #32
 80002c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002c4:	f000 fcb4 	bl	8000c30 <HAL_GPIO_TogglePin>
//	  HAL_Delay(20);
	  custom_delay_us(&htim16, 20000);
 80002c8:	f644 6120 	movw	r1, #20000	; 0x4e20
 80002cc:	4801      	ldr	r0, [pc, #4]	; (80002d4 <main+0x34>)
 80002ce:	f000 f90f 	bl	80004f0 <custom_delay_us>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80002d2:	e7f4      	b.n	80002be <main+0x1e>
 80002d4:	20000028 	.word	0x20000028

080002d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b0a6      	sub	sp, #152	; 0x98
 80002dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002de:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002e2:	2228      	movs	r2, #40	; 0x28
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f002 fd7a 	bl	8002de0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ec:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
 80002fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2258      	movs	r2, #88	; 0x58
 8000300:	2100      	movs	r1, #0
 8000302:	4618      	mov	r0, r3
 8000304:	f002 fd6c 	bl	8002de0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000308:	2302      	movs	r3, #2
 800030a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030c:	2301      	movs	r3, #1
 800030e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000310:	2310      	movs	r3, #16
 8000312:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000316:	2302      	movs	r3, #2
 8000318:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800031c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000320:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000324:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000328:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000332:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000336:	4618      	mov	r0, r3
 8000338:	f000 fc94 	bl	8000c64 <HAL_RCC_OscConfig>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000342:	f000 f82b 	bl	800039c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000346:	230f      	movs	r3, #15
 8000348:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800034a:	2302      	movs	r3, #2
 800034c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000356:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000358:	2300      	movs	r3, #0
 800035a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800035c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000360:	2102      	movs	r1, #2
 8000362:	4618      	mov	r0, r3
 8000364:	f001 fb94 	bl	8001a90 <HAL_RCC_ClockConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800036e:	f000 f815 	bl	800039c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16;
 8000372:	4b09      	ldr	r3, [pc, #36]	; (8000398 <SystemClock_Config+0xc0>)
 8000374:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000376:	2300      	movs	r3, #0
 8000378:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800037a:	2300      	movs	r3, #0
 800037c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	4618      	mov	r0, r3
 8000382:	f001 fdbb 	bl	8001efc <HAL_RCCEx_PeriphCLKConfig>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800038c:	f000 f806 	bl	800039c <Error_Handler>
  }
}
 8000390:	bf00      	nop
 8000392:	3798      	adds	r7, #152	; 0x98
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	00800002 	.word	0x00800002

0800039c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003a0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003a2:	e7fe      	b.n	80003a2 <Error_Handler+0x6>

080003a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003aa:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <HAL_MspInit+0x44>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	4a0e      	ldr	r2, [pc, #56]	; (80003e8 <HAL_MspInit+0x44>)
 80003b0:	f043 0301 	orr.w	r3, r3, #1
 80003b4:	6193      	str	r3, [r2, #24]
 80003b6:	4b0c      	ldr	r3, [pc, #48]	; (80003e8 <HAL_MspInit+0x44>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003c2:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <HAL_MspInit+0x44>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	4a08      	ldr	r2, [pc, #32]	; (80003e8 <HAL_MspInit+0x44>)
 80003c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003cc:	61d3      	str	r3, [r2, #28]
 80003ce:	4b06      	ldr	r3, [pc, #24]	; (80003e8 <HAL_MspInit+0x44>)
 80003d0:	69db      	ldr	r3, [r3, #28]
 80003d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003d6:	603b      	str	r3, [r7, #0]
 80003d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80003da:	2007      	movs	r0, #7
 80003dc:	f000 fa52 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e0:	bf00      	nop
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	40021000 	.word	0x40021000

080003ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003f0:	e7fe      	b.n	80003f0 <NMI_Handler+0x4>

080003f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <HardFault_Handler+0x4>

080003f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <MemManage_Handler+0x4>

080003fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000402:	e7fe      	b.n	8000402 <BusFault_Handler+0x4>

08000404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000408:	e7fe      	b.n	8000408 <UsageFault_Handler+0x4>

0800040a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800040a:	b480      	push	{r7}
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr

08000418 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800041c:	bf00      	nop
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr

08000426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr

08000434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000438:	f000 f952 	bl	80006e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}

08000440 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000444:	4b06      	ldr	r3, [pc, #24]	; (8000460 <SystemInit+0x20>)
 8000446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800044a:	4a05      	ldr	r2, [pc, #20]	; (8000460 <SystemInit+0x20>)
 800044c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000450:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	e000ed00 	.word	0xe000ed00

08000464 <MX_TIM16_Init>:

TIM_HandleTypeDef htim16;

/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8000468:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <MX_TIM16_Init+0x44>)
 800046a:	4a10      	ldr	r2, [pc, #64]	; (80004ac <MX_TIM16_Init+0x48>)
 800046c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 71;
 800046e:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <MX_TIM16_Init+0x44>)
 8000470:	2247      	movs	r2, #71	; 0x47
 8000472:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000474:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <MX_TIM16_Init+0x44>)
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 800047a:	4b0b      	ldr	r3, [pc, #44]	; (80004a8 <MX_TIM16_Init+0x44>)
 800047c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000480:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000482:	4b09      	ldr	r3, [pc, #36]	; (80004a8 <MX_TIM16_Init+0x44>)
 8000484:	2200      	movs	r2, #0
 8000486:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000488:	4b07      	ldr	r3, [pc, #28]	; (80004a8 <MX_TIM16_Init+0x44>)
 800048a:	2200      	movs	r2, #0
 800048c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800048e:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <MX_TIM16_Init+0x44>)
 8000490:	2280      	movs	r2, #128	; 0x80
 8000492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000494:	4804      	ldr	r0, [pc, #16]	; (80004a8 <MX_TIM16_Init+0x44>)
 8000496:	f001 ff4f 	bl	8002338 <HAL_TIM_Base_Init>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80004a0:	f7ff ff7c 	bl	800039c <Error_Handler>
  }

}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	20000028 	.word	0x20000028
 80004ac:	40014400 	.word	0x40014400

080004b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a0a      	ldr	r2, [pc, #40]	; (80004e8 <HAL_TIM_Base_MspInit+0x38>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d10b      	bne.n	80004da <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80004c2:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <HAL_TIM_Base_MspInit+0x3c>)
 80004c4:	699b      	ldr	r3, [r3, #24]
 80004c6:	4a09      	ldr	r2, [pc, #36]	; (80004ec <HAL_TIM_Base_MspInit+0x3c>)
 80004c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004cc:	6193      	str	r3, [r2, #24]
 80004ce:	4b07      	ldr	r3, [pc, #28]	; (80004ec <HAL_TIM_Base_MspInit+0x3c>)
 80004d0:	699b      	ldr	r3, [r3, #24]
 80004d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	40014400 	.word	0x40014400
 80004ec:	40021000 	.word	0x40021000

080004f0 <custom_delay_us>:
 *  Created on: Aug 27, 2021
 *      Author: hp
 */
#include "tim_delay.h"

void custom_delay_us(TIM_HandleTypeDef *htim_delay, uint32_t us){
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
 80004f8:	6039      	str	r1, [r7, #0]
	(htim_delay)->Instance->CNT = 0;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2200      	movs	r2, #0
 8000500:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(htim_delay)<us);
 8000502:	bf00      	nop
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800050a:	683a      	ldr	r2, [r7, #0]
 800050c:	429a      	cmp	r2, r3
 800050e:	d8f9      	bhi.n	8000504 <custom_delay_us+0x14>


}
 8000510:	bf00      	nop
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr

0800051c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000520:	4b14      	ldr	r3, [pc, #80]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000522:	4a15      	ldr	r2, [pc, #84]	; (8000578 <MX_USART2_UART_Init+0x5c>)
 8000524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000526:	4b13      	ldr	r3, [pc, #76]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000528:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800052c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800052e:	4b11      	ldr	r3, [pc, #68]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000534:	4b0f      	ldr	r3, [pc, #60]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000536:	2200      	movs	r2, #0
 8000538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800053a:	4b0e      	ldr	r3, [pc, #56]	; (8000574 <MX_USART2_UART_Init+0x58>)
 800053c:	2200      	movs	r2, #0
 800053e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000540:	4b0c      	ldr	r3, [pc, #48]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000542:	220c      	movs	r2, #12
 8000544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800054c:	4b09      	ldr	r3, [pc, #36]	; (8000574 <MX_USART2_UART_Init+0x58>)
 800054e:	2200      	movs	r2, #0
 8000550:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000552:	4b08      	ldr	r3, [pc, #32]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000554:	2200      	movs	r2, #0
 8000556:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000558:	4b06      	ldr	r3, [pc, #24]	; (8000574 <MX_USART2_UART_Init+0x58>)
 800055a:	2200      	movs	r2, #0
 800055c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800055e:	4805      	ldr	r0, [pc, #20]	; (8000574 <MX_USART2_UART_Init+0x58>)
 8000560:	f002 f848 	bl	80025f4 <HAL_UART_Init>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800056a:	f7ff ff17 	bl	800039c <Error_Handler>
  }

}
 800056e:	bf00      	nop
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	20000074 	.word	0x20000074
 8000578:	40004400 	.word	0x40004400

0800057c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08a      	sub	sp, #40	; 0x28
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000584:	f107 0314 	add.w	r3, r7, #20
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
 8000592:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a17      	ldr	r2, [pc, #92]	; (80005f8 <HAL_UART_MspInit+0x7c>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d128      	bne.n	80005f0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800059e:	4b17      	ldr	r3, [pc, #92]	; (80005fc <HAL_UART_MspInit+0x80>)
 80005a0:	69db      	ldr	r3, [r3, #28]
 80005a2:	4a16      	ldr	r2, [pc, #88]	; (80005fc <HAL_UART_MspInit+0x80>)
 80005a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a8:	61d3      	str	r3, [r2, #28]
 80005aa:	4b14      	ldr	r3, [pc, #80]	; (80005fc <HAL_UART_MspInit+0x80>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b2:	613b      	str	r3, [r7, #16]
 80005b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b11      	ldr	r3, [pc, #68]	; (80005fc <HAL_UART_MspInit+0x80>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	4a10      	ldr	r2, [pc, #64]	; (80005fc <HAL_UART_MspInit+0x80>)
 80005bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c0:	6153      	str	r3, [r2, #20]
 80005c2:	4b0e      	ldr	r3, [pc, #56]	; (80005fc <HAL_UART_MspInit+0x80>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80005ce:	230c      	movs	r3, #12
 80005d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d2:	2302      	movs	r3, #2
 80005d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005da:	2300      	movs	r3, #0
 80005dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005de:	2307      	movs	r3, #7
 80005e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	4619      	mov	r1, r3
 80005e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ec:	f000 f97e 	bl	80008ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80005f0:	bf00      	nop
 80005f2:	3728      	adds	r7, #40	; 0x28
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40004400 	.word	0x40004400
 80005fc:	40021000 	.word	0x40021000

08000600 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000600:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000638 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000604:	480d      	ldr	r0, [pc, #52]	; (800063c <LoopForever+0x6>)
  ldr r1, =_edata
 8000606:	490e      	ldr	r1, [pc, #56]	; (8000640 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000608:	4a0e      	ldr	r2, [pc, #56]	; (8000644 <LoopForever+0xe>)
  movs r3, #0
 800060a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800060c:	e002      	b.n	8000614 <LoopCopyDataInit>

0800060e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800060e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000610:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000612:	3304      	adds	r3, #4

08000614 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000614:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000616:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000618:	d3f9      	bcc.n	800060e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061a:	4a0b      	ldr	r2, [pc, #44]	; (8000648 <LoopForever+0x12>)
  ldr r4, =_ebss
 800061c:	4c0b      	ldr	r4, [pc, #44]	; (800064c <LoopForever+0x16>)
  movs r3, #0
 800061e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000620:	e001      	b.n	8000626 <LoopFillZerobss>

08000622 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000622:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000624:	3204      	adds	r2, #4

08000626 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000626:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000628:	d3fb      	bcc.n	8000622 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800062a:	f7ff ff09 	bl	8000440 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800062e:	f002 fbb3 	bl	8002d98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000632:	f7ff fe35 	bl	80002a0 <main>

08000636 <LoopForever>:

LoopForever:
    b LoopForever
 8000636:	e7fe      	b.n	8000636 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000638:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800063c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000640:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000644:	08002e48 	.word	0x08002e48
  ldr r2, =_sbss
 8000648:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800064c:	200000fc 	.word	0x200000fc

08000650 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000650:	e7fe      	b.n	8000650 <ADC1_2_IRQHandler>
	...

08000654 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <HAL_Init+0x28>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <HAL_Init+0x28>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000664:	2003      	movs	r0, #3
 8000666:	f000 f90d 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800066a:	2000      	movs	r0, #0
 800066c:	f000 f808 	bl	8000680 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000670:	f7ff fe98 	bl	80003a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000674:	2300      	movs	r3, #0
}
 8000676:	4618      	mov	r0, r3
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40022000 	.word	0x40022000

08000680 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x54>)
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_InitTick+0x58>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	4619      	mov	r1, r3
 8000692:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000696:	fbb3 f3f1 	udiv	r3, r3, r1
 800069a:	fbb2 f3f3 	udiv	r3, r2, r3
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 f917 	bl	80008d2 <HAL_SYSTICK_Config>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006aa:	2301      	movs	r3, #1
 80006ac:	e00e      	b.n	80006cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b0f      	cmp	r3, #15
 80006b2:	d80a      	bhi.n	80006ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b4:	2200      	movs	r2, #0
 80006b6:	6879      	ldr	r1, [r7, #4]
 80006b8:	f04f 30ff 	mov.w	r0, #4294967295
 80006bc:	f000 f8ed 	bl	800089a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006c0:	4a06      	ldr	r2, [pc, #24]	; (80006dc <HAL_InitTick+0x5c>)
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006c6:	2300      	movs	r3, #0
 80006c8:	e000      	b.n	80006cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006ca:	2301      	movs	r3, #1
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000000 	.word	0x20000000
 80006d8:	20000008 	.word	0x20000008
 80006dc:	20000004 	.word	0x20000004

080006e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <HAL_IncTick+0x20>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_IncTick+0x24>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4413      	add	r3, r2
 80006f0:	4a04      	ldr	r2, [pc, #16]	; (8000704 <HAL_IncTick+0x24>)
 80006f2:	6013      	str	r3, [r2, #0]
}
 80006f4:	bf00      	nop
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	20000008 	.word	0x20000008
 8000704:	200000f8 	.word	0x200000f8

08000708 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return uwTick;  
 800070c:	4b03      	ldr	r3, [pc, #12]	; (800071c <HAL_GetTick+0x14>)
 800070e:	681b      	ldr	r3, [r3, #0]
}
 8000710:	4618      	mov	r0, r3
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	200000f8 	.word	0x200000f8

08000720 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <__NVIC_SetPriorityGrouping+0x44>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000736:	68ba      	ldr	r2, [r7, #8]
 8000738:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800073c:	4013      	ands	r3, r2
 800073e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000748:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800074c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000750:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000752:	4a04      	ldr	r2, [pc, #16]	; (8000764 <__NVIC_SetPriorityGrouping+0x44>)
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	60d3      	str	r3, [r2, #12]
}
 8000758:	bf00      	nop
 800075a:	3714      	adds	r7, #20
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800076c:	4b04      	ldr	r3, [pc, #16]	; (8000780 <__NVIC_GetPriorityGrouping+0x18>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	0a1b      	lsrs	r3, r3, #8
 8000772:	f003 0307 	and.w	r3, r3, #7
}
 8000776:	4618      	mov	r0, r3
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	6039      	str	r1, [r7, #0]
 800078e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	2b00      	cmp	r3, #0
 8000796:	db0a      	blt.n	80007ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	b2da      	uxtb	r2, r3
 800079c:	490c      	ldr	r1, [pc, #48]	; (80007d0 <__NVIC_SetPriority+0x4c>)
 800079e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a2:	0112      	lsls	r2, r2, #4
 80007a4:	b2d2      	uxtb	r2, r2
 80007a6:	440b      	add	r3, r1
 80007a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007ac:	e00a      	b.n	80007c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4908      	ldr	r1, [pc, #32]	; (80007d4 <__NVIC_SetPriority+0x50>)
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	f003 030f 	and.w	r3, r3, #15
 80007ba:	3b04      	subs	r3, #4
 80007bc:	0112      	lsls	r2, r2, #4
 80007be:	b2d2      	uxtb	r2, r2
 80007c0:	440b      	add	r3, r1
 80007c2:	761a      	strb	r2, [r3, #24]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	e000e100 	.word	0xe000e100
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d8:	b480      	push	{r7}
 80007da:	b089      	sub	sp, #36	; 0x24
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	60b9      	str	r1, [r7, #8]
 80007e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	f003 0307 	and.w	r3, r3, #7
 80007ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ec:	69fb      	ldr	r3, [r7, #28]
 80007ee:	f1c3 0307 	rsb	r3, r3, #7
 80007f2:	2b04      	cmp	r3, #4
 80007f4:	bf28      	it	cs
 80007f6:	2304      	movcs	r3, #4
 80007f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	3304      	adds	r3, #4
 80007fe:	2b06      	cmp	r3, #6
 8000800:	d902      	bls.n	8000808 <NVIC_EncodePriority+0x30>
 8000802:	69fb      	ldr	r3, [r7, #28]
 8000804:	3b03      	subs	r3, #3
 8000806:	e000      	b.n	800080a <NVIC_EncodePriority+0x32>
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	f04f 32ff 	mov.w	r2, #4294967295
 8000810:	69bb      	ldr	r3, [r7, #24]
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	43da      	mvns	r2, r3
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	401a      	ands	r2, r3
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000820:	f04f 31ff 	mov.w	r1, #4294967295
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	fa01 f303 	lsl.w	r3, r1, r3
 800082a:	43d9      	mvns	r1, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	4313      	orrs	r3, r2
         );
}
 8000832:	4618      	mov	r0, r3
 8000834:	3724      	adds	r7, #36	; 0x24
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
	...

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000850:	d301      	bcc.n	8000856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000852:	2301      	movs	r3, #1
 8000854:	e00f      	b.n	8000876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <SysTick_Config+0x40>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	3b01      	subs	r3, #1
 800085c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085e:	210f      	movs	r1, #15
 8000860:	f04f 30ff 	mov.w	r0, #4294967295
 8000864:	f7ff ff8e 	bl	8000784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <SysTick_Config+0x40>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <SysTick_Config+0x40>)
 8000870:	2207      	movs	r2, #7
 8000872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	e000e010 	.word	0xe000e010

08000884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff ff47 	bl	8000720 <__NVIC_SetPriorityGrouping>
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b086      	sub	sp, #24
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	60b9      	str	r1, [r7, #8]
 80008a4:	607a      	str	r2, [r7, #4]
 80008a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008ac:	f7ff ff5c 	bl	8000768 <__NVIC_GetPriorityGrouping>
 80008b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	68b9      	ldr	r1, [r7, #8]
 80008b6:	6978      	ldr	r0, [r7, #20]
 80008b8:	f7ff ff8e 	bl	80007d8 <NVIC_EncodePriority>
 80008bc:	4602      	mov	r2, r0
 80008be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c2:	4611      	mov	r1, r2
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ff5d 	bl	8000784 <__NVIC_SetPriority>
}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f7ff ffb0 	bl	8000840 <SysTick_Config>
 80008e0:	4603      	mov	r3, r0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
	...

080008ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b087      	sub	sp, #28
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008fa:	e160      	b.n	8000bbe <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	2101      	movs	r1, #1
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	fa01 f303 	lsl.w	r3, r1, r3
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	2b00      	cmp	r3, #0
 8000910:	f000 8152 	beq.w	8000bb8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f003 0303 	and.w	r3, r3, #3
 800091c:	2b01      	cmp	r3, #1
 800091e:	d005      	beq.n	800092c <HAL_GPIO_Init+0x40>
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f003 0303 	and.w	r3, r3, #3
 8000928:	2b02      	cmp	r3, #2
 800092a:	d130      	bne.n	800098e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	689b      	ldr	r3, [r3, #8]
 8000930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	2203      	movs	r2, #3
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	43db      	mvns	r3, r3
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4013      	ands	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	68da      	ldr	r2, [r3, #12]
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	4313      	orrs	r3, r2
 8000954:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000962:	2201      	movs	r2, #1
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43db      	mvns	r3, r3
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	4013      	ands	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	091b      	lsrs	r3, r3, #4
 8000978:	f003 0201 	and.w	r2, r3, #1
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4313      	orrs	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	693a      	ldr	r2, [r7, #16]
 800098c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	f003 0303 	and.w	r3, r3, #3
 8000996:	2b03      	cmp	r3, #3
 8000998:	d017      	beq.n	80009ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	2203      	movs	r2, #3
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689a      	ldr	r2, [r3, #8]
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f003 0303 	and.w	r3, r3, #3
 80009d2:	2b02      	cmp	r3, #2
 80009d4:	d123      	bne.n	8000a1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	08da      	lsrs	r2, r3, #3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	3208      	adds	r2, #8
 80009de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	009b      	lsls	r3, r3, #2
 80009ec:	220f      	movs	r2, #15
 80009ee:	fa02 f303 	lsl.w	r3, r2, r3
 80009f2:	43db      	mvns	r3, r3
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	4013      	ands	r3, r2
 80009f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	691a      	ldr	r2, [r3, #16]
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	f003 0307 	and.w	r3, r3, #7
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0a:	693a      	ldr	r2, [r7, #16]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	08da      	lsrs	r2, r3, #3
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	3208      	adds	r2, #8
 8000a18:	6939      	ldr	r1, [r7, #16]
 8000a1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	2203      	movs	r2, #3
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	43db      	mvns	r3, r3
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	4013      	ands	r3, r2
 8000a34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	f003 0203 	and.w	r2, r3, #3
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	f000 80ac 	beq.w	8000bb8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a60:	4b5e      	ldr	r3, [pc, #376]	; (8000bdc <HAL_GPIO_Init+0x2f0>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a5d      	ldr	r2, [pc, #372]	; (8000bdc <HAL_GPIO_Init+0x2f0>)
 8000a66:	f043 0301 	orr.w	r3, r3, #1
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b5b      	ldr	r3, [pc, #364]	; (8000bdc <HAL_GPIO_Init+0x2f0>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0301 	and.w	r3, r3, #1
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a78:	4a59      	ldr	r2, [pc, #356]	; (8000be0 <HAL_GPIO_Init+0x2f4>)
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	089b      	lsrs	r3, r3, #2
 8000a7e:	3302      	adds	r3, #2
 8000a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	f003 0303 	and.w	r3, r3, #3
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	220f      	movs	r2, #15
 8000a90:	fa02 f303 	lsl.w	r3, r2, r3
 8000a94:	43db      	mvns	r3, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4013      	ands	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000aa2:	d025      	beq.n	8000af0 <HAL_GPIO_Init+0x204>
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a4f      	ldr	r2, [pc, #316]	; (8000be4 <HAL_GPIO_Init+0x2f8>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d01f      	beq.n	8000aec <HAL_GPIO_Init+0x200>
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	4a4e      	ldr	r2, [pc, #312]	; (8000be8 <HAL_GPIO_Init+0x2fc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d019      	beq.n	8000ae8 <HAL_GPIO_Init+0x1fc>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	4a4d      	ldr	r2, [pc, #308]	; (8000bec <HAL_GPIO_Init+0x300>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d013      	beq.n	8000ae4 <HAL_GPIO_Init+0x1f8>
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4a4c      	ldr	r2, [pc, #304]	; (8000bf0 <HAL_GPIO_Init+0x304>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d00d      	beq.n	8000ae0 <HAL_GPIO_Init+0x1f4>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	4a4b      	ldr	r2, [pc, #300]	; (8000bf4 <HAL_GPIO_Init+0x308>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d007      	beq.n	8000adc <HAL_GPIO_Init+0x1f0>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a4a      	ldr	r2, [pc, #296]	; (8000bf8 <HAL_GPIO_Init+0x30c>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d101      	bne.n	8000ad8 <HAL_GPIO_Init+0x1ec>
 8000ad4:	2306      	movs	r3, #6
 8000ad6:	e00c      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000ad8:	2307      	movs	r3, #7
 8000ada:	e00a      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000adc:	2305      	movs	r3, #5
 8000ade:	e008      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000ae0:	2304      	movs	r3, #4
 8000ae2:	e006      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e004      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000ae8:	2302      	movs	r3, #2
 8000aea:	e002      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000aec:	2301      	movs	r3, #1
 8000aee:	e000      	b.n	8000af2 <HAL_GPIO_Init+0x206>
 8000af0:	2300      	movs	r3, #0
 8000af2:	697a      	ldr	r2, [r7, #20]
 8000af4:	f002 0203 	and.w	r2, r2, #3
 8000af8:	0092      	lsls	r2, r2, #2
 8000afa:	4093      	lsls	r3, r2
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b02:	4937      	ldr	r1, [pc, #220]	; (8000be0 <HAL_GPIO_Init+0x2f4>)
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	089b      	lsrs	r3, r3, #2
 8000b08:	3302      	adds	r3, #2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b10:	4b3a      	ldr	r3, [pc, #232]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	43db      	mvns	r3, r3
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d003      	beq.n	8000b34 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b34:	4a31      	ldr	r2, [pc, #196]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b3a:	4b30      	ldr	r3, [pc, #192]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	43db      	mvns	r3, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d003      	beq.n	8000b5e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b5e:	4a27      	ldr	r2, [pc, #156]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b64:	4b25      	ldr	r3, [pc, #148]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b66:	689b      	ldr	r3, [r3, #8]
 8000b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	43db      	mvns	r3, r3
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	4013      	ands	r3, r2
 8000b72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d003      	beq.n	8000b88 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b88:	4a1c      	ldr	r2, [pc, #112]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b8e:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000b90:	68db      	ldr	r3, [r3, #12]
 8000b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	43db      	mvns	r3, r3
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	4013      	ands	r3, r2
 8000b9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d003      	beq.n	8000bb2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4313      	orrs	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bb2:	4a12      	ldr	r2, [pc, #72]	; (8000bfc <HAL_GPIO_Init+0x310>)
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	fa22 f303 	lsr.w	r3, r2, r3
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	f47f ae97 	bne.w	80008fc <HAL_GPIO_Init+0x10>
  }
}
 8000bce:	bf00      	nop
 8000bd0:	371c      	adds	r7, #28
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop
 8000bdc:	40021000 	.word	0x40021000
 8000be0:	40010000 	.word	0x40010000
 8000be4:	48000400 	.word	0x48000400
 8000be8:	48000800 	.word	0x48000800
 8000bec:	48000c00 	.word	0x48000c00
 8000bf0:	48001000 	.word	0x48001000
 8000bf4:	48001400 	.word	0x48001400
 8000bf8:	48001800 	.word	0x48001800
 8000bfc:	40010400 	.word	0x40010400

08000c00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	807b      	strh	r3, [r7, #2]
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c10:	787b      	ldrb	r3, [r7, #1]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d003      	beq.n	8000c1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c16:	887a      	ldrh	r2, [r7, #2]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c1c:	e002      	b.n	8000c24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c1e:	887a      	ldrh	r2, [r7, #2]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	695b      	ldr	r3, [r3, #20]
 8000c40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000c42:	887a      	ldrh	r2, [r7, #2]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	4013      	ands	r3, r2
 8000c48:	041a      	lsls	r2, r3, #16
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	43d9      	mvns	r1, r3
 8000c4e:	887b      	ldrh	r3, [r7, #2]
 8000c50:	400b      	ands	r3, r1
 8000c52:	431a      	orrs	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	619a      	str	r2, [r3, #24]
}
 8000c58:	bf00      	nop
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d102      	bne.n	8000c7e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	f000 bf01 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	f000 8160 	beq.w	8000f4e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c8e:	4bae      	ldr	r3, [pc, #696]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f003 030c 	and.w	r3, r3, #12
 8000c96:	2b04      	cmp	r3, #4
 8000c98:	d00c      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c9a:	4bab      	ldr	r3, [pc, #684]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f003 030c 	and.w	r3, r3, #12
 8000ca2:	2b08      	cmp	r3, #8
 8000ca4:	d159      	bne.n	8000d5a <HAL_RCC_OscConfig+0xf6>
 8000ca6:	4ba8      	ldr	r3, [pc, #672]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000cae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb2:	d152      	bne.n	8000d5a <HAL_RCC_OscConfig+0xf6>
 8000cb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cb8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000cc8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ccc:	fab3 f383 	clz	r3, r3
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	095b      	lsrs	r3, r3, #5
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d102      	bne.n	8000ce6 <HAL_RCC_OscConfig+0x82>
 8000ce0:	4b99      	ldr	r3, [pc, #612]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	e015      	b.n	8000d12 <HAL_RCC_OscConfig+0xae>
 8000ce6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cea:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000cf2:	fa93 f3a3 	rbit	r3, r3
 8000cf6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000cfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cfe:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000d02:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000d06:	fa93 f3a3 	rbit	r3, r3
 8000d0a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000d0e:	4b8e      	ldr	r3, [pc, #568]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d16:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000d1a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000d1e:	fa92 f2a2 	rbit	r2, r2
 8000d22:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000d26:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000d2a:	fab2 f282 	clz	r2, r2
 8000d2e:	b2d2      	uxtb	r2, r2
 8000d30:	f042 0220 	orr.w	r2, r2, #32
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	f002 021f 	and.w	r2, r2, #31
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d40:	4013      	ands	r3, r2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f000 8102 	beq.w	8000f4c <HAL_RCC_OscConfig+0x2e8>
 8000d48:	1d3b      	adds	r3, r7, #4
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 80fc 	bne.w	8000f4c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
 8000d56:	f000 be93 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d64:	d106      	bne.n	8000d74 <HAL_RCC_OscConfig+0x110>
 8000d66:	4b78      	ldr	r3, [pc, #480]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a77      	ldr	r2, [pc, #476]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d70:	6013      	str	r3, [r2, #0]
 8000d72:	e030      	b.n	8000dd6 <HAL_RCC_OscConfig+0x172>
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d10c      	bne.n	8000d98 <HAL_RCC_OscConfig+0x134>
 8000d7e:	4b72      	ldr	r3, [pc, #456]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a71      	ldr	r2, [pc, #452]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	4b6f      	ldr	r3, [pc, #444]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a6e      	ldr	r2, [pc, #440]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000d90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d94:	6013      	str	r3, [r2, #0]
 8000d96:	e01e      	b.n	8000dd6 <HAL_RCC_OscConfig+0x172>
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000da2:	d10c      	bne.n	8000dbe <HAL_RCC_OscConfig+0x15a>
 8000da4:	4b68      	ldr	r3, [pc, #416]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a67      	ldr	r2, [pc, #412]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000daa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	4b65      	ldr	r3, [pc, #404]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a64      	ldr	r2, [pc, #400]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000db6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dba:	6013      	str	r3, [r2, #0]
 8000dbc:	e00b      	b.n	8000dd6 <HAL_RCC_OscConfig+0x172>
 8000dbe:	4b62      	ldr	r3, [pc, #392]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a61      	ldr	r2, [pc, #388]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000dc4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dc8:	6013      	str	r3, [r2, #0]
 8000dca:	4b5f      	ldr	r3, [pc, #380]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a5e      	ldr	r2, [pc, #376]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000dd0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d059      	beq.n	8000e94 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de0:	f7ff fc92 	bl	8000708 <HAL_GetTick>
 8000de4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000de8:	e00a      	b.n	8000e00 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dea:	f7ff fc8d 	bl	8000708 <HAL_GetTick>
 8000dee:	4602      	mov	r2, r0
 8000df0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b64      	cmp	r3, #100	; 0x64
 8000df8:	d902      	bls.n	8000e00 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000dfa:	2303      	movs	r3, #3
 8000dfc:	f000 be40 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>
 8000e00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e04:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e08:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000e0c:	fa93 f3a3 	rbit	r3, r3
 8000e10:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000e14:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e18:	fab3 f383 	clz	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	095b      	lsrs	r3, r3, #5
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d102      	bne.n	8000e32 <HAL_RCC_OscConfig+0x1ce>
 8000e2c:	4b46      	ldr	r3, [pc, #280]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	e015      	b.n	8000e5e <HAL_RCC_OscConfig+0x1fa>
 8000e32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e36:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e3a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000e3e:	fa93 f3a3 	rbit	r3, r3
 8000e42:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000e46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e4a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e4e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000e52:	fa93 f3a3 	rbit	r3, r3
 8000e56:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e5a:	4b3b      	ldr	r3, [pc, #236]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e62:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000e66:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000e6a:	fa92 f2a2 	rbit	r2, r2
 8000e6e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000e72:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e76:	fab2 f282 	clz	r2, r2
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	f042 0220 	orr.w	r2, r2, #32
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	f002 021f 	and.w	r2, r2, #31
 8000e86:	2101      	movs	r1, #1
 8000e88:	fa01 f202 	lsl.w	r2, r1, r2
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d0ab      	beq.n	8000dea <HAL_RCC_OscConfig+0x186>
 8000e92:	e05c      	b.n	8000f4e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e94:	f7ff fc38 	bl	8000708 <HAL_GetTick>
 8000e98:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e9c:	e00a      	b.n	8000eb4 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e9e:	f7ff fc33 	bl	8000708 <HAL_GetTick>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	2b64      	cmp	r3, #100	; 0x64
 8000eac:	d902      	bls.n	8000eb4 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	f000 bde6 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>
 8000eb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eb8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ebc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000ec0:	fa93 f3a3 	rbit	r3, r3
 8000ec4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000ec8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ecc:	fab3 f383 	clz	r3, r3
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	095b      	lsrs	r3, r3, #5
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d102      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x282>
 8000ee0:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	e015      	b.n	8000f12 <HAL_RCC_OscConfig+0x2ae>
 8000ee6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eea:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000ef2:	fa93 f3a3 	rbit	r3, r3
 8000ef6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000efa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000efe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000f02:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000f06:	fa93 f3a3 	rbit	r3, r3
 8000f0a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000f0e:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <HAL_RCC_OscConfig+0x2e4>)
 8000f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f16:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000f1a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000f1e:	fa92 f2a2 	rbit	r2, r2
 8000f22:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000f26:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000f2a:	fab2 f282 	clz	r2, r2
 8000f2e:	b2d2      	uxtb	r2, r2
 8000f30:	f042 0220 	orr.w	r2, r2, #32
 8000f34:	b2d2      	uxtb	r2, r2
 8000f36:	f002 021f 	and.w	r2, r2, #31
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f40:	4013      	ands	r3, r2
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1ab      	bne.n	8000e9e <HAL_RCC_OscConfig+0x23a>
 8000f46:	e002      	b.n	8000f4e <HAL_RCC_OscConfig+0x2ea>
 8000f48:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f003 0302 	and.w	r3, r3, #2
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f000 8170 	beq.w	800123e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f5e:	4bd0      	ldr	r3, [pc, #832]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 030c 	and.w	r3, r3, #12
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d00c      	beq.n	8000f84 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f6a:	4bcd      	ldr	r3, [pc, #820]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	f003 030c 	and.w	r3, r3, #12
 8000f72:	2b08      	cmp	r3, #8
 8000f74:	d16d      	bne.n	8001052 <HAL_RCC_OscConfig+0x3ee>
 8000f76:	4bca      	ldr	r3, [pc, #808]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f82:	d166      	bne.n	8001052 <HAL_RCC_OscConfig+0x3ee>
 8000f84:	2302      	movs	r3, #2
 8000f86:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000f8e:	fa93 f3a3 	rbit	r3, r3
 8000f92:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000f96:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f9a:	fab3 f383 	clz	r3, r3
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	095b      	lsrs	r3, r3, #5
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d102      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x350>
 8000fae:	4bbc      	ldr	r3, [pc, #752]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	e013      	b.n	8000fdc <HAL_RCC_OscConfig+0x378>
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fba:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000fbe:	fa93 f3a3 	rbit	r3, r3
 8000fc2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000fcc:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000fd0:	fa93 f3a3 	rbit	r3, r3
 8000fd4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000fd8:	4bb1      	ldr	r3, [pc, #708]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8000fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fdc:	2202      	movs	r2, #2
 8000fde:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000fe2:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000fe6:	fa92 f2a2 	rbit	r2, r2
 8000fea:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000fee:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000ff2:	fab2 f282 	clz	r2, r2
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	f042 0220 	orr.w	r2, r2, #32
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	f002 021f 	and.w	r2, r2, #31
 8001002:	2101      	movs	r1, #1
 8001004:	fa01 f202 	lsl.w	r2, r1, r2
 8001008:	4013      	ands	r3, r2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d007      	beq.n	800101e <HAL_RCC_OscConfig+0x3ba>
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d002      	beq.n	800101e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	f000 bd31 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800101e:	4ba0      	ldr	r3, [pc, #640]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	21f8      	movs	r1, #248	; 0xf8
 800102e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001032:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001036:	fa91 f1a1 	rbit	r1, r1
 800103a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800103e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001042:	fab1 f181 	clz	r1, r1
 8001046:	b2c9      	uxtb	r1, r1
 8001048:	408b      	lsls	r3, r1
 800104a:	4995      	ldr	r1, [pc, #596]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 800104c:	4313      	orrs	r3, r2
 800104e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001050:	e0f5      	b.n	800123e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	2b00      	cmp	r3, #0
 800105a:	f000 8085 	beq.w	8001168 <HAL_RCC_OscConfig+0x504>
 800105e:	2301      	movs	r3, #1
 8001060:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001064:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001068:	fa93 f3a3 	rbit	r3, r3
 800106c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001070:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001074:	fab3 f383 	clz	r3, r3
 8001078:	b2db      	uxtb	r3, r3
 800107a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800107e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	461a      	mov	r2, r3
 8001086:	2301      	movs	r3, #1
 8001088:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108a:	f7ff fb3d 	bl	8000708 <HAL_GetTick>
 800108e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001092:	e00a      	b.n	80010aa <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001094:	f7ff fb38 	bl	8000708 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d902      	bls.n	80010aa <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	f000 bceb 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>
 80010aa:	2302      	movs	r3, #2
 80010ac:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80010b4:	fa93 f3a3 	rbit	r3, r3
 80010b8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80010bc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010c0:	fab3 f383 	clz	r3, r3
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	095b      	lsrs	r3, r3, #5
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	f043 0301 	orr.w	r3, r3, #1
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d102      	bne.n	80010da <HAL_RCC_OscConfig+0x476>
 80010d4:	4b72      	ldr	r3, [pc, #456]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	e013      	b.n	8001102 <HAL_RCC_OscConfig+0x49e>
 80010da:	2302      	movs	r3, #2
 80010dc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80010e4:	fa93 f3a3 	rbit	r3, r3
 80010e8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80010ec:	2302      	movs	r3, #2
 80010ee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010f2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80010f6:	fa93 f3a3 	rbit	r3, r3
 80010fa:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010fe:	4b68      	ldr	r3, [pc, #416]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8001100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001102:	2202      	movs	r2, #2
 8001104:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001108:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800110c:	fa92 f2a2 	rbit	r2, r2
 8001110:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001114:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001118:	fab2 f282 	clz	r2, r2
 800111c:	b2d2      	uxtb	r2, r2
 800111e:	f042 0220 	orr.w	r2, r2, #32
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	f002 021f 	and.w	r2, r2, #31
 8001128:	2101      	movs	r1, #1
 800112a:	fa01 f202 	lsl.w	r2, r1, r2
 800112e:	4013      	ands	r3, r2
 8001130:	2b00      	cmp	r3, #0
 8001132:	d0af      	beq.n	8001094 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001134:	4b5a      	ldr	r3, [pc, #360]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	691b      	ldr	r3, [r3, #16]
 8001142:	21f8      	movs	r1, #248	; 0xf8
 8001144:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001148:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800114c:	fa91 f1a1 	rbit	r1, r1
 8001150:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001154:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001158:	fab1 f181 	clz	r1, r1
 800115c:	b2c9      	uxtb	r1, r1
 800115e:	408b      	lsls	r3, r1
 8001160:	494f      	ldr	r1, [pc, #316]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 8001162:	4313      	orrs	r3, r2
 8001164:	600b      	str	r3, [r1, #0]
 8001166:	e06a      	b.n	800123e <HAL_RCC_OscConfig+0x5da>
 8001168:	2301      	movs	r3, #1
 800116a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001172:	fa93 f3a3 	rbit	r3, r3
 8001176:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800117a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800117e:	fab3 f383 	clz	r3, r3
 8001182:	b2db      	uxtb	r3, r3
 8001184:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001188:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	461a      	mov	r2, r3
 8001190:	2300      	movs	r3, #0
 8001192:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001194:	f7ff fab8 	bl	8000708 <HAL_GetTick>
 8001198:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800119c:	e00a      	b.n	80011b4 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800119e:	f7ff fab3 	bl	8000708 <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d902      	bls.n	80011b4 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	f000 bc66 	b.w	8001a80 <HAL_RCC_OscConfig+0xe1c>
 80011b4:	2302      	movs	r3, #2
 80011b6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80011be:	fa93 f3a3 	rbit	r3, r3
 80011c2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80011c6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011ca:	fab3 f383 	clz	r3, r3
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	095b      	lsrs	r3, r3, #5
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d102      	bne.n	80011e4 <HAL_RCC_OscConfig+0x580>
 80011de:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	e013      	b.n	800120c <HAL_RCC_OscConfig+0x5a8>
 80011e4:	2302      	movs	r3, #2
 80011e6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80011ee:	fa93 f3a3 	rbit	r3, r3
 80011f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80011f6:	2302      	movs	r3, #2
 80011f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80011fc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001200:	fa93 f3a3 	rbit	r3, r3
 8001204:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001208:	4b25      	ldr	r3, [pc, #148]	; (80012a0 <HAL_RCC_OscConfig+0x63c>)
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	2202      	movs	r2, #2
 800120e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001212:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001216:	fa92 f2a2 	rbit	r2, r2
 800121a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800121e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001222:	fab2 f282 	clz	r2, r2
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	f042 0220 	orr.w	r2, r2, #32
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	f002 021f 	and.w	r2, r2, #31
 8001232:	2101      	movs	r1, #1
 8001234:	fa01 f202 	lsl.w	r2, r1, r2
 8001238:	4013      	ands	r3, r2
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1af      	bne.n	800119e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 0308 	and.w	r3, r3, #8
 8001248:	2b00      	cmp	r3, #0
 800124a:	f000 80da 	beq.w	8001402 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800124e:	1d3b      	adds	r3, r7, #4
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d069      	beq.n	800132c <HAL_RCC_OscConfig+0x6c8>
 8001258:	2301      	movs	r3, #1
 800125a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800125e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001262:	fa93 f3a3 	rbit	r3, r3
 8001266:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800126a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800126e:	fab3 f383 	clz	r3, r3
 8001272:	b2db      	uxtb	r3, r3
 8001274:	461a      	mov	r2, r3
 8001276:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <HAL_RCC_OscConfig+0x640>)
 8001278:	4413      	add	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	461a      	mov	r2, r3
 800127e:	2301      	movs	r3, #1
 8001280:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001282:	f7ff fa41 	bl	8000708 <HAL_GetTick>
 8001286:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128a:	e00d      	b.n	80012a8 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800128c:	f7ff fa3c 	bl	8000708 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b02      	cmp	r3, #2
 800129a:	d905      	bls.n	80012a8 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e3ef      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 80012a0:	40021000 	.word	0x40021000
 80012a4:	10908120 	.word	0x10908120
 80012a8:	2302      	movs	r3, #2
 80012aa:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80012b2:	fa93 f2a3 	rbit	r2, r3
 80012b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80012c0:	2202      	movs	r2, #2
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	fa93 f2a3 	rbit	r2, r3
 80012ce:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80012d8:	2202      	movs	r2, #2
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	fa93 f2a3 	rbit	r2, r3
 80012e6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ec:	4ba4      	ldr	r3, [pc, #656]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80012ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012f0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80012f4:	2102      	movs	r1, #2
 80012f6:	6019      	str	r1, [r3, #0]
 80012f8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	fa93 f1a3 	rbit	r1, r3
 8001302:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001306:	6019      	str	r1, [r3, #0]
  return result;
 8001308:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	fab3 f383 	clz	r3, r3
 8001312:	b2db      	uxtb	r3, r3
 8001314:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001318:	b2db      	uxtb	r3, r3
 800131a:	f003 031f 	and.w	r3, r3, #31
 800131e:	2101      	movs	r1, #1
 8001320:	fa01 f303 	lsl.w	r3, r1, r3
 8001324:	4013      	ands	r3, r2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d0b0      	beq.n	800128c <HAL_RCC_OscConfig+0x628>
 800132a:	e06a      	b.n	8001402 <HAL_RCC_OscConfig+0x79e>
 800132c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001330:	2201      	movs	r2, #1
 8001332:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001334:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	fa93 f2a3 	rbit	r2, r3
 800133e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001342:	601a      	str	r2, [r3, #0]
  return result;
 8001344:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001348:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800134a:	fab3 f383 	clz	r3, r3
 800134e:	b2db      	uxtb	r3, r3
 8001350:	461a      	mov	r2, r3
 8001352:	4b8c      	ldr	r3, [pc, #560]	; (8001584 <HAL_RCC_OscConfig+0x920>)
 8001354:	4413      	add	r3, r2
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	461a      	mov	r2, r3
 800135a:	2300      	movs	r3, #0
 800135c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135e:	f7ff f9d3 	bl	8000708 <HAL_GetTick>
 8001362:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001366:	e009      	b.n	800137c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001368:	f7ff f9ce 	bl	8000708 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e381      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 800137c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001380:	2202      	movs	r2, #2
 8001382:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001384:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	fa93 f2a3 	rbit	r2, r3
 800138e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001398:	2202      	movs	r2, #2
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	fa93 f2a3 	rbit	r2, r3
 80013a6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013b0:	2202      	movs	r2, #2
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	fa93 f2a3 	rbit	r2, r3
 80013be:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80013c2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c4:	4b6e      	ldr	r3, [pc, #440]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80013c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013c8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013cc:	2102      	movs	r1, #2
 80013ce:	6019      	str	r1, [r3, #0]
 80013d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	fa93 f1a3 	rbit	r1, r3
 80013da:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013de:	6019      	str	r1, [r3, #0]
  return result;
 80013e0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	f003 031f 	and.w	r3, r3, #31
 80013f6:	2101      	movs	r1, #1
 80013f8:	fa01 f303 	lsl.w	r3, r1, r3
 80013fc:	4013      	ands	r3, r2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1b2      	bne.n	8001368 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 0304 	and.w	r3, r3, #4
 800140c:	2b00      	cmp	r3, #0
 800140e:	f000 8157 	beq.w	80016c0 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001412:	2300      	movs	r3, #0
 8001414:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001418:	4b59      	ldr	r3, [pc, #356]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 800141a:	69db      	ldr	r3, [r3, #28]
 800141c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d112      	bne.n	800144a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001424:	4b56      	ldr	r3, [pc, #344]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	4a55      	ldr	r2, [pc, #340]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 800142a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800142e:	61d3      	str	r3, [r2, #28]
 8001430:	4b53      	ldr	r3, [pc, #332]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 8001432:	69db      	ldr	r3, [r3, #28]
 8001434:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001444:	2301      	movs	r3, #1
 8001446:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800144a:	4b4f      	ldr	r3, [pc, #316]	; (8001588 <HAL_RCC_OscConfig+0x924>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001452:	2b00      	cmp	r3, #0
 8001454:	d11a      	bne.n	800148c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001456:	4b4c      	ldr	r3, [pc, #304]	; (8001588 <HAL_RCC_OscConfig+0x924>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a4b      	ldr	r2, [pc, #300]	; (8001588 <HAL_RCC_OscConfig+0x924>)
 800145c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001460:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001462:	f7ff f951 	bl	8000708 <HAL_GetTick>
 8001466:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146a:	e009      	b.n	8001480 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800146c:	f7ff f94c 	bl	8000708 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b64      	cmp	r3, #100	; 0x64
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e2ff      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001480:	4b41      	ldr	r3, [pc, #260]	; (8001588 <HAL_RCC_OscConfig+0x924>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001488:	2b00      	cmp	r3, #0
 800148a:	d0ef      	beq.n	800146c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800148c:	1d3b      	adds	r3, r7, #4
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d106      	bne.n	80014a4 <HAL_RCC_OscConfig+0x840>
 8001496:	4b3a      	ldr	r3, [pc, #232]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4a39      	ldr	r2, [pc, #228]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 800149c:	f043 0301 	orr.w	r3, r3, #1
 80014a0:	6213      	str	r3, [r2, #32]
 80014a2:	e02f      	b.n	8001504 <HAL_RCC_OscConfig+0x8a0>
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10c      	bne.n	80014c8 <HAL_RCC_OscConfig+0x864>
 80014ae:	4b34      	ldr	r3, [pc, #208]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	4a33      	ldr	r2, [pc, #204]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014b4:	f023 0301 	bic.w	r3, r3, #1
 80014b8:	6213      	str	r3, [r2, #32]
 80014ba:	4b31      	ldr	r3, [pc, #196]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014bc:	6a1b      	ldr	r3, [r3, #32]
 80014be:	4a30      	ldr	r2, [pc, #192]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014c0:	f023 0304 	bic.w	r3, r3, #4
 80014c4:	6213      	str	r3, [r2, #32]
 80014c6:	e01d      	b.n	8001504 <HAL_RCC_OscConfig+0x8a0>
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	2b05      	cmp	r3, #5
 80014d0:	d10c      	bne.n	80014ec <HAL_RCC_OscConfig+0x888>
 80014d2:	4b2b      	ldr	r3, [pc, #172]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014d4:	6a1b      	ldr	r3, [r3, #32]
 80014d6:	4a2a      	ldr	r2, [pc, #168]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	6213      	str	r3, [r2, #32]
 80014de:	4b28      	ldr	r3, [pc, #160]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	4a27      	ldr	r2, [pc, #156]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014e4:	f043 0301 	orr.w	r3, r3, #1
 80014e8:	6213      	str	r3, [r2, #32]
 80014ea:	e00b      	b.n	8001504 <HAL_RCC_OscConfig+0x8a0>
 80014ec:	4b24      	ldr	r3, [pc, #144]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	4a23      	ldr	r2, [pc, #140]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014f2:	f023 0301 	bic.w	r3, r3, #1
 80014f6:	6213      	str	r3, [r2, #32]
 80014f8:	4b21      	ldr	r3, [pc, #132]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	4a20      	ldr	r2, [pc, #128]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 80014fe:	f023 0304 	bic.w	r3, r3, #4
 8001502:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001504:	1d3b      	adds	r3, r7, #4
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	689b      	ldr	r3, [r3, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d06a      	beq.n	80015e4 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800150e:	f7ff f8fb 	bl	8000708 <HAL_GetTick>
 8001512:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001516:	e00b      	b.n	8001530 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001518:	f7ff f8f6 	bl	8000708 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	f241 3288 	movw	r2, #5000	; 0x1388
 8001528:	4293      	cmp	r3, r2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e2a7      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 8001530:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001534:	2202      	movs	r2, #2
 8001536:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001538:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	fa93 f2a3 	rbit	r2, r3
 8001542:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800154c:	2202      	movs	r2, #2
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	fa93 f2a3 	rbit	r2, r3
 800155a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800155e:	601a      	str	r2, [r3, #0]
  return result;
 8001560:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001564:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001566:	fab3 f383 	clz	r3, r3
 800156a:	b2db      	uxtb	r3, r3
 800156c:	095b      	lsrs	r3, r3, #5
 800156e:	b2db      	uxtb	r3, r3
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d108      	bne.n	800158c <HAL_RCC_OscConfig+0x928>
 800157a:	4b01      	ldr	r3, [pc, #4]	; (8001580 <HAL_RCC_OscConfig+0x91c>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	e013      	b.n	80015a8 <HAL_RCC_OscConfig+0x944>
 8001580:	40021000 	.word	0x40021000
 8001584:	10908120 	.word	0x10908120
 8001588:	40007000 	.word	0x40007000
 800158c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001590:	2202      	movs	r2, #2
 8001592:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001594:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	fa93 f2a3 	rbit	r2, r3
 800159e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	4bc0      	ldr	r3, [pc, #768]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80015a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80015ac:	2102      	movs	r1, #2
 80015ae:	6011      	str	r1, [r2, #0]
 80015b0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80015b4:	6812      	ldr	r2, [r2, #0]
 80015b6:	fa92 f1a2 	rbit	r1, r2
 80015ba:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80015be:	6011      	str	r1, [r2, #0]
  return result;
 80015c0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80015c4:	6812      	ldr	r2, [r2, #0]
 80015c6:	fab2 f282 	clz	r2, r2
 80015ca:	b2d2      	uxtb	r2, r2
 80015cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015d0:	b2d2      	uxtb	r2, r2
 80015d2:	f002 021f 	and.w	r2, r2, #31
 80015d6:	2101      	movs	r1, #1
 80015d8:	fa01 f202 	lsl.w	r2, r1, r2
 80015dc:	4013      	ands	r3, r2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d09a      	beq.n	8001518 <HAL_RCC_OscConfig+0x8b4>
 80015e2:	e063      	b.n	80016ac <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e4:	f7ff f890 	bl	8000708 <HAL_GetTick>
 80015e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ec:	e00b      	b.n	8001606 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ee:	f7ff f88b 	bl	8000708 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80015fe:	4293      	cmp	r3, r2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e23c      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 8001606:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800160a:	2202      	movs	r2, #2
 800160c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	fa93 f2a3 	rbit	r2, r3
 8001618:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001622:	2202      	movs	r2, #2
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	fa93 f2a3 	rbit	r2, r3
 8001630:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001634:	601a      	str	r2, [r3, #0]
  return result;
 8001636:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800163a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800163c:	fab3 f383 	clz	r3, r3
 8001640:	b2db      	uxtb	r3, r3
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	b2db      	uxtb	r3, r3
 8001646:	f043 0302 	orr.w	r3, r3, #2
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b02      	cmp	r3, #2
 800164e:	d102      	bne.n	8001656 <HAL_RCC_OscConfig+0x9f2>
 8001650:	4b95      	ldr	r3, [pc, #596]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 8001652:	6a1b      	ldr	r3, [r3, #32]
 8001654:	e00d      	b.n	8001672 <HAL_RCC_OscConfig+0xa0e>
 8001656:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800165a:	2202      	movs	r2, #2
 800165c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800165e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	fa93 f2a3 	rbit	r2, r3
 8001668:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	4b8e      	ldr	r3, [pc, #568]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 8001670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001672:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001676:	2102      	movs	r1, #2
 8001678:	6011      	str	r1, [r2, #0]
 800167a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800167e:	6812      	ldr	r2, [r2, #0]
 8001680:	fa92 f1a2 	rbit	r1, r2
 8001684:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001688:	6011      	str	r1, [r2, #0]
  return result;
 800168a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	fab2 f282 	clz	r2, r2
 8001694:	b2d2      	uxtb	r2, r2
 8001696:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	f002 021f 	and.w	r2, r2, #31
 80016a0:	2101      	movs	r1, #1
 80016a2:	fa01 f202 	lsl.w	r2, r1, r2
 80016a6:	4013      	ands	r3, r2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1a0      	bne.n	80015ee <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016ac:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d105      	bne.n	80016c0 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016b4:	4b7c      	ldr	r3, [pc, #496]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80016b6:	69db      	ldr	r3, [r3, #28]
 80016b8:	4a7b      	ldr	r2, [pc, #492]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80016ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016c0:	1d3b      	adds	r3, r7, #4
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	f000 81d9 	beq.w	8001a7e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016cc:	4b76      	ldr	r3, [pc, #472]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f003 030c 	and.w	r3, r3, #12
 80016d4:	2b08      	cmp	r3, #8
 80016d6:	f000 81a6 	beq.w	8001a26 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016da:	1d3b      	adds	r3, r7, #4
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	f040 811e 	bne.w	8001922 <HAL_RCC_OscConfig+0xcbe>
 80016e6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80016ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016f0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	fa93 f2a3 	rbit	r2, r3
 80016fa:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016fe:	601a      	str	r2, [r3, #0]
  return result;
 8001700:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001704:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001706:	fab3 f383 	clz	r3, r3
 800170a:	b2db      	uxtb	r3, r3
 800170c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001710:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	461a      	mov	r2, r3
 8001718:	2300      	movs	r3, #0
 800171a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171c:	f7fe fff4 	bl	8000708 <HAL_GetTick>
 8001720:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001724:	e009      	b.n	800173a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001726:	f7fe ffef 	bl	8000708 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e1a2      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 800173a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800173e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	fa93 f2a3 	rbit	r2, r3
 800174e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001752:	601a      	str	r2, [r3, #0]
  return result;
 8001754:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001758:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800175a:	fab3 f383 	clz	r3, r3
 800175e:	b2db      	uxtb	r3, r3
 8001760:	095b      	lsrs	r3, r3, #5
 8001762:	b2db      	uxtb	r3, r3
 8001764:	f043 0301 	orr.w	r3, r3, #1
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b01      	cmp	r3, #1
 800176c:	d102      	bne.n	8001774 <HAL_RCC_OscConfig+0xb10>
 800176e:	4b4e      	ldr	r3, [pc, #312]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	e01b      	b.n	80017ac <HAL_RCC_OscConfig+0xb48>
 8001774:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001778:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800177c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	fa93 f2a3 	rbit	r2, r3
 8001788:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001792:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	fa93 f2a3 	rbit	r2, r3
 80017a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	4b3f      	ldr	r3, [pc, #252]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80017aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ac:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80017b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80017b4:	6011      	str	r1, [r2, #0]
 80017b6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	fa92 f1a2 	rbit	r1, r2
 80017c0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017c4:	6011      	str	r1, [r2, #0]
  return result;
 80017c6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	fab2 f282 	clz	r2, r2
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	f042 0220 	orr.w	r2, r2, #32
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	f002 021f 	and.w	r2, r2, #31
 80017dc:	2101      	movs	r1, #1
 80017de:	fa01 f202 	lsl.w	r2, r1, r2
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d19e      	bne.n	8001726 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017e8:	4b2f      	ldr	r3, [pc, #188]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80017ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ec:	f023 020f 	bic.w	r2, r3, #15
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f6:	492c      	ldr	r1, [pc, #176]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80017f8:	4313      	orrs	r3, r2
 80017fa:	62cb      	str	r3, [r1, #44]	; 0x2c
 80017fc:	4b2a      	ldr	r3, [pc, #168]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	6a19      	ldr	r1, [r3, #32]
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	69db      	ldr	r3, [r3, #28]
 8001810:	430b      	orrs	r3, r1
 8001812:	4925      	ldr	r1, [pc, #148]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 8001814:	4313      	orrs	r3, r2
 8001816:	604b      	str	r3, [r1, #4]
 8001818:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800181c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001820:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001822:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	fa93 f2a3 	rbit	r2, r3
 800182c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001830:	601a      	str	r2, [r3, #0]
  return result;
 8001832:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001836:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001838:	fab3 f383 	clz	r3, r3
 800183c:	b2db      	uxtb	r3, r3
 800183e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001842:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	461a      	mov	r2, r3
 800184a:	2301      	movs	r3, #1
 800184c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7fe ff5b 	bl	8000708 <HAL_GetTick>
 8001852:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001856:	e009      	b.n	800186c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001858:	f7fe ff56 	bl	8000708 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e109      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 800186c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001870:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001874:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001876:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	fa93 f2a3 	rbit	r2, r3
 8001880:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001884:	601a      	str	r2, [r3, #0]
  return result;
 8001886:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800188a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800188c:	fab3 f383 	clz	r3, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	095b      	lsrs	r3, r3, #5
 8001894:	b2db      	uxtb	r3, r3
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b01      	cmp	r3, #1
 800189e:	d105      	bne.n	80018ac <HAL_RCC_OscConfig+0xc48>
 80018a0:	4b01      	ldr	r3, [pc, #4]	; (80018a8 <HAL_RCC_OscConfig+0xc44>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	e01e      	b.n	80018e4 <HAL_RCC_OscConfig+0xc80>
 80018a6:	bf00      	nop
 80018a8:	40021000 	.word	0x40021000
 80018ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	fa93 f2a3 	rbit	r2, r3
 80018c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	fa93 f2a3 	rbit	r2, r3
 80018da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	4b6a      	ldr	r3, [pc, #424]	; (8001a8c <HAL_RCC_OscConfig+0xe28>)
 80018e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80018e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018ec:	6011      	str	r1, [r2, #0]
 80018ee:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80018f2:	6812      	ldr	r2, [r2, #0]
 80018f4:	fa92 f1a2 	rbit	r1, r2
 80018f8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018fc:	6011      	str	r1, [r2, #0]
  return result;
 80018fe:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001902:	6812      	ldr	r2, [r2, #0]
 8001904:	fab2 f282 	clz	r2, r2
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	f042 0220 	orr.w	r2, r2, #32
 800190e:	b2d2      	uxtb	r2, r2
 8001910:	f002 021f 	and.w	r2, r2, #31
 8001914:	2101      	movs	r1, #1
 8001916:	fa01 f202 	lsl.w	r2, r1, r2
 800191a:	4013      	ands	r3, r2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d09b      	beq.n	8001858 <HAL_RCC_OscConfig+0xbf4>
 8001920:	e0ad      	b.n	8001a7e <HAL_RCC_OscConfig+0xe1a>
 8001922:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001926:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800192a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	fa93 f2a3 	rbit	r2, r3
 8001936:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800193a:	601a      	str	r2, [r3, #0]
  return result;
 800193c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001940:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001942:	fab3 f383 	clz	r3, r3
 8001946:	b2db      	uxtb	r3, r3
 8001948:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800194c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	461a      	mov	r2, r3
 8001954:	2300      	movs	r3, #0
 8001956:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7fe fed6 	bl	8000708 <HAL_GetTick>
 800195c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001960:	e009      	b.n	8001976 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001962:	f7fe fed1 	bl	8000708 <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e084      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
 8001976:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800197a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800197e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	fa93 f2a3 	rbit	r2, r3
 800198a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800198e:	601a      	str	r2, [r3, #0]
  return result;
 8001990:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001994:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001996:	fab3 f383 	clz	r3, r3
 800199a:	b2db      	uxtb	r3, r3
 800199c:	095b      	lsrs	r3, r3, #5
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d102      	bne.n	80019b0 <HAL_RCC_OscConfig+0xd4c>
 80019aa:	4b38      	ldr	r3, [pc, #224]	; (8001a8c <HAL_RCC_OscConfig+0xe28>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	e01b      	b.n	80019e8 <HAL_RCC_OscConfig+0xd84>
 80019b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	fa93 f2a3 	rbit	r2, r3
 80019c4:	f107 0320 	add.w	r3, r7, #32
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	f107 031c 	add.w	r3, r7, #28
 80019ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	f107 031c 	add.w	r3, r7, #28
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	fa93 f2a3 	rbit	r2, r3
 80019de:	f107 0318 	add.w	r3, r7, #24
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <HAL_RCC_OscConfig+0xe28>)
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	f107 0214 	add.w	r2, r7, #20
 80019ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019f0:	6011      	str	r1, [r2, #0]
 80019f2:	f107 0214 	add.w	r2, r7, #20
 80019f6:	6812      	ldr	r2, [r2, #0]
 80019f8:	fa92 f1a2 	rbit	r1, r2
 80019fc:	f107 0210 	add.w	r2, r7, #16
 8001a00:	6011      	str	r1, [r2, #0]
  return result;
 8001a02:	f107 0210 	add.w	r2, r7, #16
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	fab2 f282 	clz	r2, r2
 8001a0c:	b2d2      	uxtb	r2, r2
 8001a0e:	f042 0220 	orr.w	r2, r2, #32
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	f002 021f 	and.w	r2, r2, #31
 8001a18:	2101      	movs	r1, #1
 8001a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1e:	4013      	ands	r3, r2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d19e      	bne.n	8001962 <HAL_RCC_OscConfig+0xcfe>
 8001a24:	e02b      	b.n	8001a7e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a26:	1d3b      	adds	r3, r7, #4
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e025      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a34:	4b15      	ldr	r3, [pc, #84]	; (8001a8c <HAL_RCC_OscConfig+0xe28>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001a3c:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <HAL_RCC_OscConfig+0xe28>)
 8001a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a40:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a48:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d111      	bne.n	8001a7a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001a56:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a5e:	1d3b      	adds	r3, r7, #4
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d108      	bne.n	8001a7a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001a68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a6c:	f003 020f 	and.w	r2, r3, #15
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d001      	beq.n	8001a7e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e000      	b.n	8001a80 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000

08001a90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b09e      	sub	sp, #120	; 0x78
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e162      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001aa8:	4b90      	ldr	r3, [pc, #576]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d910      	bls.n	8001ad8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab6:	4b8d      	ldr	r3, [pc, #564]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 0207 	bic.w	r2, r3, #7
 8001abe:	498b      	ldr	r1, [pc, #556]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ac6:	4b89      	ldr	r3, [pc, #548]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	683a      	ldr	r2, [r7, #0]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d001      	beq.n	8001ad8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e14a      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d008      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae4:	4b82      	ldr	r3, [pc, #520]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	497f      	ldr	r1, [pc, #508]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 80dc 	beq.w	8001cbc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d13c      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xf6>
 8001b0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b10:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b14:	fa93 f3a3 	rbit	r3, r3
 8001b18:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b1c:	fab3 f383 	clz	r3, r3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	f043 0301 	orr.w	r3, r3, #1
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d102      	bne.n	8001b36 <HAL_RCC_ClockConfig+0xa6>
 8001b30:	4b6f      	ldr	r3, [pc, #444]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	e00f      	b.n	8001b56 <HAL_RCC_ClockConfig+0xc6>
 8001b36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b3a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b3e:	fa93 f3a3 	rbit	r3, r3
 8001b42:	667b      	str	r3, [r7, #100]	; 0x64
 8001b44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b48:	663b      	str	r3, [r7, #96]	; 0x60
 8001b4a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b4c:	fa93 f3a3 	rbit	r3, r3
 8001b50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b52:	4b67      	ldr	r3, [pc, #412]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b5e:	fa92 f2a2 	rbit	r2, r2
 8001b62:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001b64:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b66:	fab2 f282 	clz	r2, r2
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	f042 0220 	orr.w	r2, r2, #32
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	f002 021f 	and.w	r2, r2, #31
 8001b76:	2101      	movs	r1, #1
 8001b78:	fa01 f202 	lsl.w	r2, r1, r2
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d17b      	bne.n	8001c7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e0f3      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d13c      	bne.n	8001c08 <HAL_RCC_ClockConfig+0x178>
 8001b8e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b92:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b9e:	fab3 f383 	clz	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	095b      	lsrs	r3, r3, #5
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d102      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x128>
 8001bb2:	4b4f      	ldr	r3, [pc, #316]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	e00f      	b.n	8001bd8 <HAL_RCC_ClockConfig+0x148>
 8001bb8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bbc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bc0:	fa93 f3a3 	rbit	r3, r3
 8001bc4:	647b      	str	r3, [r7, #68]	; 0x44
 8001bc6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bca:	643b      	str	r3, [r7, #64]	; 0x40
 8001bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bce:	fa93 f3a3 	rbit	r3, r3
 8001bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bd4:	4b46      	ldr	r3, [pc, #280]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bdc:	63ba      	str	r2, [r7, #56]	; 0x38
 8001bde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001be0:	fa92 f2a2 	rbit	r2, r2
 8001be4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001be6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001be8:	fab2 f282 	clz	r2, r2
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	f042 0220 	orr.w	r2, r2, #32
 8001bf2:	b2d2      	uxtb	r2, r2
 8001bf4:	f002 021f 	and.w	r2, r2, #31
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	fa01 f202 	lsl.w	r2, r1, r2
 8001bfe:	4013      	ands	r3, r2
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d13a      	bne.n	8001c7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e0b2      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
 8001c08:	2302      	movs	r3, #2
 8001c0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c0e:	fa93 f3a3 	rbit	r3, r3
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	095b      	lsrs	r3, r3, #5
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d102      	bne.n	8001c30 <HAL_RCC_ClockConfig+0x1a0>
 8001c2a:	4b31      	ldr	r3, [pc, #196]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	e00d      	b.n	8001c4c <HAL_RCC_ClockConfig+0x1bc>
 8001c30:	2302      	movs	r3, #2
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c36:	fa93 f3a3 	rbit	r3, r3
 8001c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	623b      	str	r3, [r7, #32]
 8001c40:	6a3b      	ldr	r3, [r7, #32]
 8001c42:	fa93 f3a3 	rbit	r3, r3
 8001c46:	61fb      	str	r3, [r7, #28]
 8001c48:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c4c:	2202      	movs	r2, #2
 8001c4e:	61ba      	str	r2, [r7, #24]
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	fa92 f2a2 	rbit	r2, r2
 8001c56:	617a      	str	r2, [r7, #20]
  return result;
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	fab2 f282 	clz	r2, r2
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	f042 0220 	orr.w	r2, r2, #32
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	f002 021f 	and.w	r2, r2, #31
 8001c6a:	2101      	movs	r1, #1
 8001c6c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c70:	4013      	ands	r3, r2
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d101      	bne.n	8001c7a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e079      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c7a:	4b1d      	ldr	r3, [pc, #116]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f023 0203 	bic.w	r2, r3, #3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	491a      	ldr	r1, [pc, #104]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c8c:	f7fe fd3c 	bl	8000708 <HAL_GetTick>
 8001c90:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c92:	e00a      	b.n	8001caa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c94:	f7fe fd38 	bl	8000708 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e061      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001caa:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <HAL_RCC_ClockConfig+0x260>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f003 020c 	and.w	r2, r3, #12
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d1eb      	bne.n	8001c94 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	683a      	ldr	r2, [r7, #0]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d214      	bcs.n	8001cf4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cca:	4b08      	ldr	r3, [pc, #32]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 0207 	bic.w	r2, r3, #7
 8001cd2:	4906      	ldr	r1, [pc, #24]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cda:	4b04      	ldr	r3, [pc, #16]	; (8001cec <HAL_RCC_ClockConfig+0x25c>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d005      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e040      	b.n	8001d6e <HAL_RCC_ClockConfig+0x2de>
 8001cec:	40022000 	.word	0x40022000
 8001cf0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d008      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d00:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <HAL_RCC_ClockConfig+0x2e8>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	491a      	ldr	r1, [pc, #104]	; (8001d78 <HAL_RCC_ClockConfig+0x2e8>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d009      	beq.n	8001d32 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d1e:	4b16      	ldr	r3, [pc, #88]	; (8001d78 <HAL_RCC_ClockConfig+0x2e8>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	4912      	ldr	r1, [pc, #72]	; (8001d78 <HAL_RCC_ClockConfig+0x2e8>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d32:	f000 f829 	bl	8001d88 <HAL_RCC_GetSysClockFreq>
 8001d36:	4601      	mov	r1, r0
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <HAL_RCC_ClockConfig+0x2e8>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d40:	22f0      	movs	r2, #240	; 0xf0
 8001d42:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	fa92 f2a2 	rbit	r2, r2
 8001d4a:	60fa      	str	r2, [r7, #12]
  return result;
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	fab2 f282 	clz	r2, r2
 8001d52:	b2d2      	uxtb	r2, r2
 8001d54:	40d3      	lsrs	r3, r2
 8001d56:	4a09      	ldr	r2, [pc, #36]	; (8001d7c <HAL_RCC_ClockConfig+0x2ec>)
 8001d58:	5cd3      	ldrb	r3, [r2, r3]
 8001d5a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d5e:	4a08      	ldr	r2, [pc, #32]	; (8001d80 <HAL_RCC_ClockConfig+0x2f0>)
 8001d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <HAL_RCC_ClockConfig+0x2f4>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fc8a 	bl	8000680 <HAL_InitTick>
  
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3778      	adds	r7, #120	; 0x78
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	08002e08 	.word	0x08002e08
 8001d80:	20000000 	.word	0x20000000
 8001d84:	20000004 	.word	0x20000004

08001d88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b08b      	sub	sp, #44	; 0x2c
 8001d8c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	2300      	movs	r3, #0
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001da2:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f003 030c 	and.w	r3, r3, #12
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	d002      	beq.n	8001db8 <HAL_RCC_GetSysClockFreq+0x30>
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d003      	beq.n	8001dbe <HAL_RCC_GetSysClockFreq+0x36>
 8001db6:	e03f      	b.n	8001e38 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001db8:	4b25      	ldr	r3, [pc, #148]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001dba:	623b      	str	r3, [r7, #32]
      break;
 8001dbc:	e03f      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001dc4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001dc8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	fa92 f2a2 	rbit	r2, r2
 8001dd0:	607a      	str	r2, [r7, #4]
  return result;
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	fab2 f282 	clz	r2, r2
 8001dd8:	b2d2      	uxtb	r2, r2
 8001dda:	40d3      	lsrs	r3, r2
 8001ddc:	4a1d      	ldr	r2, [pc, #116]	; (8001e54 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001dde:	5cd3      	ldrb	r3, [r2, r3]
 8001de0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	220f      	movs	r2, #15
 8001dec:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	fa92 f2a2 	rbit	r2, r2
 8001df4:	60fa      	str	r2, [r7, #12]
  return result;
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	fab2 f282 	clz	r2, r2
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	40d3      	lsrs	r3, r2
 8001e00:	4a15      	ldr	r2, [pc, #84]	; (8001e58 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001e02:	5cd3      	ldrb	r3, [r2, r3]
 8001e04:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d008      	beq.n	8001e22 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e10:	4a0f      	ldr	r2, [pc, #60]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fb02 f303 	mul.w	r3, r2, r3
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e20:	e007      	b.n	8001e32 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e22:	4a0b      	ldr	r2, [pc, #44]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	fb02 f303 	mul.w	r3, r2, r3
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	623b      	str	r3, [r7, #32]
      break;
 8001e36:	e002      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e38:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e3a:	623b      	str	r3, [r7, #32]
      break;
 8001e3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e3e:	6a3b      	ldr	r3, [r7, #32]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	372c      	adds	r7, #44	; 0x2c
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	007a1200 	.word	0x007a1200
 8001e54:	08002e20 	.word	0x08002e20
 8001e58:	08002e30 	.word	0x08002e30

08001e5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000000 	.word	0x20000000

08001e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001e7a:	f7ff ffef 	bl	8001e5c <HAL_RCC_GetHCLKFreq>
 8001e7e:	4601      	mov	r1, r0
 8001e80:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001e88:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	fa92 f2a2 	rbit	r2, r2
 8001e94:	603a      	str	r2, [r7, #0]
  return result;
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	fab2 f282 	clz	r2, r2
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	40d3      	lsrs	r3, r2
 8001ea0:	4a04      	ldr	r2, [pc, #16]	; (8001eb4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001ea2:	5cd3      	ldrb	r3, [r2, r3]
 8001ea4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	08002e18 	.word	0x08002e18

08001eb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001ebe:	f7ff ffcd 	bl	8001e5c <HAL_RCC_GetHCLKFreq>
 8001ec2:	4601      	mov	r1, r0
 8001ec4:	4b0b      	ldr	r3, [pc, #44]	; (8001ef4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001ecc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ed0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	fa92 f2a2 	rbit	r2, r2
 8001ed8:	603a      	str	r2, [r7, #0]
  return result;
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	fab2 f282 	clz	r2, r2
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	40d3      	lsrs	r3, r2
 8001ee4:	4a04      	ldr	r2, [pc, #16]	; (8001ef8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001ee6:	5cd3      	ldrb	r3, [r2, r3]
 8001ee8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001eec:	4618      	mov	r0, r3
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	08002e18 	.word	0x08002e18

08001efc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b092      	sub	sp, #72	; 0x48
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 80d4 	beq.w	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f20:	4b4e      	ldr	r3, [pc, #312]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d10e      	bne.n	8001f4a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f2c:	4b4b      	ldr	r3, [pc, #300]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f2e:	69db      	ldr	r3, [r3, #28]
 8001f30:	4a4a      	ldr	r2, [pc, #296]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f36:	61d3      	str	r3, [r2, #28]
 8001f38:	4b48      	ldr	r3, [pc, #288]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f44:	2301      	movs	r3, #1
 8001f46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4a:	4b45      	ldr	r3, [pc, #276]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d118      	bne.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f56:	4b42      	ldr	r3, [pc, #264]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a41      	ldr	r2, [pc, #260]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f60:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f62:	f7fe fbd1 	bl	8000708 <HAL_GetTick>
 8001f66:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f68:	e008      	b.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f6a:	f7fe fbcd 	bl	8000708 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	2b64      	cmp	r3, #100	; 0x64
 8001f76:	d901      	bls.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e1d6      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f7c:	4b38      	ldr	r3, [pc, #224]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0f0      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f88:	4b34      	ldr	r3, [pc, #208]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f90:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 8084 	beq.w	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fa2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d07c      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fa8:	4b2c      	ldr	r3, [pc, #176]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001fb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fb6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fba:	fa93 f3a3 	rbit	r3, r3
 8001fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fc2:	fab3 f383 	clz	r3, r3
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b26      	ldr	r3, [pc, #152]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001fcc:	4413      	add	r3, r2
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	6013      	str	r3, [r2, #0]
 8001fd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001fda:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fde:	fa93 f3a3 	rbit	r3, r3
 8001fe2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001fe4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe6:	fab3 f383 	clz	r3, r3
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	461a      	mov	r2, r3
 8001fee:	4b1d      	ldr	r3, [pc, #116]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001ffa:	4a18      	ldr	r2, [pc, #96]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ffe:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d04b      	beq.n	80020a2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200a:	f7fe fb7d 	bl	8000708 <HAL_GetTick>
 800200e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002010:	e00a      	b.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002012:	f7fe fb79 	bl	8000708 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002020:	4293      	cmp	r3, r2
 8002022:	d901      	bls.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e180      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002028:	2302      	movs	r3, #2
 800202a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800202e:	fa93 f3a3 	rbit	r3, r3
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
 8002034:	2302      	movs	r3, #2
 8002036:	623b      	str	r3, [r7, #32]
 8002038:	6a3b      	ldr	r3, [r7, #32]
 800203a:	fa93 f3a3 	rbit	r3, r3
 800203e:	61fb      	str	r3, [r7, #28]
  return result;
 8002040:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002042:	fab3 f383 	clz	r3, r3
 8002046:	b2db      	uxtb	r3, r3
 8002048:	095b      	lsrs	r3, r3, #5
 800204a:	b2db      	uxtb	r3, r3
 800204c:	f043 0302 	orr.w	r3, r3, #2
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d108      	bne.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002056:	4b01      	ldr	r3, [pc, #4]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	e00d      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800205c:	40021000 	.word	0x40021000
 8002060:	40007000 	.word	0x40007000
 8002064:	10908100 	.word	0x10908100
 8002068:	2302      	movs	r3, #2
 800206a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	fa93 f3a3 	rbit	r3, r3
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	4ba0      	ldr	r3, [pc, #640]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002078:	2202      	movs	r2, #2
 800207a:	613a      	str	r2, [r7, #16]
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	fa92 f2a2 	rbit	r2, r2
 8002082:	60fa      	str	r2, [r7, #12]
  return result;
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	fab2 f282 	clz	r2, r2
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	f002 021f 	and.w	r2, r2, #31
 8002096:	2101      	movs	r1, #1
 8002098:	fa01 f202 	lsl.w	r2, r1, r2
 800209c:	4013      	ands	r3, r2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d0b7      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80020a2:	4b95      	ldr	r3, [pc, #596]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020a4:	6a1b      	ldr	r3, [r3, #32]
 80020a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	4992      	ldr	r1, [pc, #584]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d105      	bne.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020bc:	4b8e      	ldr	r3, [pc, #568]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020be:	69db      	ldr	r3, [r3, #28]
 80020c0:	4a8d      	ldr	r2, [pc, #564]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d008      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80020d4:	4b88      	ldr	r3, [pc, #544]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d8:	f023 0203 	bic.w	r2, r3, #3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4985      	ldr	r1, [pc, #532]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d008      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020f2:	4b81      	ldr	r3, [pc, #516]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	497e      	ldr	r1, [pc, #504]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002100:	4313      	orrs	r3, r2
 8002102:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0304 	and.w	r3, r3, #4
 800210c:	2b00      	cmp	r3, #0
 800210e:	d008      	beq.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002110:	4b79      	ldr	r3, [pc, #484]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002114:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	4976      	ldr	r1, [pc, #472]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800211e:	4313      	orrs	r3, r2
 8002120:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0320 	and.w	r3, r3, #32
 800212a:	2b00      	cmp	r3, #0
 800212c:	d008      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800212e:	4b72      	ldr	r3, [pc, #456]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	f023 0210 	bic.w	r2, r3, #16
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	496f      	ldr	r1, [pc, #444]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800213c:	4313      	orrs	r3, r2
 800213e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d008      	beq.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800214c:	4b6a      	ldr	r3, [pc, #424]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002158:	4967      	ldr	r1, [pc, #412]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800215a:	4313      	orrs	r3, r2
 800215c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002166:	2b00      	cmp	r3, #0
 8002168:	d008      	beq.n	800217c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800216a:	4b63      	ldr	r3, [pc, #396]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f023 0220 	bic.w	r2, r3, #32
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4960      	ldr	r1, [pc, #384]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002178:	4313      	orrs	r3, r2
 800217a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d008      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002188:	4b5b      	ldr	r3, [pc, #364]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002194:	4958      	ldr	r1, [pc, #352]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002196:	4313      	orrs	r3, r2
 8002198:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d008      	beq.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021a6:	4b54      	ldr	r3, [pc, #336]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	4951      	ldr	r1, [pc, #324]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021c4:	4b4c      	ldr	r3, [pc, #304]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	4949      	ldr	r1, [pc, #292]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d008      	beq.n	80021f4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80021e2:	4b45      	ldr	r3, [pc, #276]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ee:	4942      	ldr	r1, [pc, #264]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d008      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002200:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220c:	493a      	ldr	r1, [pc, #232]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800220e:	4313      	orrs	r3, r2
 8002210:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800221a:	2b00      	cmp	r3, #0
 800221c:	d008      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800221e:	4b36      	ldr	r3, [pc, #216]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002222:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222a:	4933      	ldr	r1, [pc, #204]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800222c:	4313      	orrs	r3, r2
 800222e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002238:	2b00      	cmp	r3, #0
 800223a:	d008      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800223c:	4b2e      	ldr	r3, [pc, #184]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002248:	492b      	ldr	r1, [pc, #172]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800224a:	4313      	orrs	r3, r2
 800224c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d008      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800225a:	4b27      	ldr	r3, [pc, #156]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	4924      	ldr	r1, [pc, #144]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002268:	4313      	orrs	r3, r2
 800226a:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d008      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002278:	4b1f      	ldr	r3, [pc, #124]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002284:	491c      	ldr	r1, [pc, #112]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002286:	4313      	orrs	r3, r2
 8002288:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d008      	beq.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002296:	4b18      	ldr	r3, [pc, #96]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a2:	4915      	ldr	r1, [pc, #84]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d008      	beq.n	80022c6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80022b4:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c0:	490d      	ldr	r1, [pc, #52]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d008      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80022d2:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022de:	4906      	ldr	r1, [pc, #24]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00c      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80022f0:	4b01      	ldr	r3, [pc, #4]	; (80022f8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f4:	e002      	b.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x400>
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000
 80022fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002304:	490b      	ldr	r1, [pc, #44]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002306:	4313      	orrs	r3, r2
 8002308:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d008      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002316:	4b07      	ldr	r3, [pc, #28]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002322:	4904      	ldr	r1, [pc, #16]	; (8002334 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002324:	4313      	orrs	r3, r2
 8002326:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3748      	adds	r7, #72	; 0x48
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	40021000 	.word	0x40021000

08002338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e049      	b.n	80023de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d106      	bne.n	8002364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7fe f8a6 	bl	80004b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2202      	movs	r2, #2
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3304      	adds	r3, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f000 f89e 	bl	80024b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d001      	beq.n	8002400 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e047      	b.n	8002490 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a23      	ldr	r2, [pc, #140]	; (800249c <HAL_TIM_Base_Start+0xb4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d01d      	beq.n	800244e <HAL_TIM_Base_Start+0x66>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800241a:	d018      	beq.n	800244e <HAL_TIM_Base_Start+0x66>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a1f      	ldr	r2, [pc, #124]	; (80024a0 <HAL_TIM_Base_Start+0xb8>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d013      	beq.n	800244e <HAL_TIM_Base_Start+0x66>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a1e      	ldr	r2, [pc, #120]	; (80024a4 <HAL_TIM_Base_Start+0xbc>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d00e      	beq.n	800244e <HAL_TIM_Base_Start+0x66>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a1c      	ldr	r2, [pc, #112]	; (80024a8 <HAL_TIM_Base_Start+0xc0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d009      	beq.n	800244e <HAL_TIM_Base_Start+0x66>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a1b      	ldr	r2, [pc, #108]	; (80024ac <HAL_TIM_Base_Start+0xc4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d004      	beq.n	800244e <HAL_TIM_Base_Start+0x66>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a19      	ldr	r2, [pc, #100]	; (80024b0 <HAL_TIM_Base_Start+0xc8>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d115      	bne.n	800247a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	4b17      	ldr	r3, [pc, #92]	; (80024b4 <HAL_TIM_Base_Start+0xcc>)
 8002456:	4013      	ands	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2b06      	cmp	r3, #6
 800245e:	d015      	beq.n	800248c <HAL_TIM_Base_Start+0xa4>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002466:	d011      	beq.n	800248c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f042 0201 	orr.w	r2, r2, #1
 8002476:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002478:	e008      	b.n	800248c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f042 0201 	orr.w	r2, r2, #1
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	e000      	b.n	800248e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800248c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
}
 8002490:	4618      	mov	r0, r3
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	40012c00 	.word	0x40012c00
 80024a0:	40000400 	.word	0x40000400
 80024a4:	40000800 	.word	0x40000800
 80024a8:	40013400 	.word	0x40013400
 80024ac:	40014000 	.word	0x40014000
 80024b0:	40015000 	.word	0x40015000
 80024b4:	00010007 	.word	0x00010007

080024b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a42      	ldr	r2, [pc, #264]	; (80025d4 <TIM_Base_SetConfig+0x11c>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d013      	beq.n	80024f8 <TIM_Base_SetConfig+0x40>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024d6:	d00f      	beq.n	80024f8 <TIM_Base_SetConfig+0x40>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a3f      	ldr	r2, [pc, #252]	; (80025d8 <TIM_Base_SetConfig+0x120>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d00b      	beq.n	80024f8 <TIM_Base_SetConfig+0x40>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a3e      	ldr	r2, [pc, #248]	; (80025dc <TIM_Base_SetConfig+0x124>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d007      	beq.n	80024f8 <TIM_Base_SetConfig+0x40>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a3d      	ldr	r2, [pc, #244]	; (80025e0 <TIM_Base_SetConfig+0x128>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d003      	beq.n	80024f8 <TIM_Base_SetConfig+0x40>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a3c      	ldr	r2, [pc, #240]	; (80025e4 <TIM_Base_SetConfig+0x12c>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d108      	bne.n	800250a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	4313      	orrs	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a31      	ldr	r2, [pc, #196]	; (80025d4 <TIM_Base_SetConfig+0x11c>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d01f      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002518:	d01b      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a2e      	ldr	r2, [pc, #184]	; (80025d8 <TIM_Base_SetConfig+0x120>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d017      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a2d      	ldr	r2, [pc, #180]	; (80025dc <TIM_Base_SetConfig+0x124>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a2c      	ldr	r2, [pc, #176]	; (80025e0 <TIM_Base_SetConfig+0x128>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00f      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a2c      	ldr	r2, [pc, #176]	; (80025e8 <TIM_Base_SetConfig+0x130>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d00b      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a2b      	ldr	r2, [pc, #172]	; (80025ec <TIM_Base_SetConfig+0x134>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d007      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a2a      	ldr	r2, [pc, #168]	; (80025f0 <TIM_Base_SetConfig+0x138>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d003      	beq.n	8002552 <TIM_Base_SetConfig+0x9a>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a25      	ldr	r2, [pc, #148]	; (80025e4 <TIM_Base_SetConfig+0x12c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d108      	bne.n	8002564 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	4313      	orrs	r3, r2
 8002570:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	689a      	ldr	r2, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a12      	ldr	r2, [pc, #72]	; (80025d4 <TIM_Base_SetConfig+0x11c>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d013      	beq.n	80025b8 <TIM_Base_SetConfig+0x100>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a13      	ldr	r2, [pc, #76]	; (80025e0 <TIM_Base_SetConfig+0x128>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d00f      	beq.n	80025b8 <TIM_Base_SetConfig+0x100>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a13      	ldr	r2, [pc, #76]	; (80025e8 <TIM_Base_SetConfig+0x130>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d00b      	beq.n	80025b8 <TIM_Base_SetConfig+0x100>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a12      	ldr	r2, [pc, #72]	; (80025ec <TIM_Base_SetConfig+0x134>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d007      	beq.n	80025b8 <TIM_Base_SetConfig+0x100>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a11      	ldr	r2, [pc, #68]	; (80025f0 <TIM_Base_SetConfig+0x138>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d003      	beq.n	80025b8 <TIM_Base_SetConfig+0x100>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a0c      	ldr	r2, [pc, #48]	; (80025e4 <TIM_Base_SetConfig+0x12c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d103      	bne.n	80025c0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	615a      	str	r2, [r3, #20]
}
 80025c6:	bf00      	nop
 80025c8:	3714      	adds	r7, #20
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40012c00 	.word	0x40012c00
 80025d8:	40000400 	.word	0x40000400
 80025dc:	40000800 	.word	0x40000800
 80025e0:	40013400 	.word	0x40013400
 80025e4:	40015000 	.word	0x40015000
 80025e8:	40014000 	.word	0x40014000
 80025ec:	40014400 	.word	0x40014400
 80025f0:	40014800 	.word	0x40014800

080025f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d101      	bne.n	8002606 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e040      	b.n	8002688 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800260a:	2b00      	cmp	r3, #0
 800260c:	d106      	bne.n	800261c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f7fd ffb0 	bl	800057c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2224      	movs	r2, #36	; 0x24
 8002620:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 0201 	bic.w	r2, r2, #1
 8002630:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f000 f82c 	bl	8002690 <UART_SetConfig>
 8002638:	4603      	mov	r3, r0
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e022      	b.n	8002688 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f000 f9f4 	bl	8002a38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800265e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800266e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0201 	orr.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f000 fa7b 	bl	8002b7c <UART_CheckIdleState>
 8002686:	4603      	mov	r3, r0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002698:	2300      	movs	r3, #0
 800269a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	431a      	orrs	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	69db      	ldr	r3, [r3, #28]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	4baa      	ldr	r3, [pc, #680]	; (8002964 <UART_SetConfig+0x2d4>)
 80026bc:	4013      	ands	r3, r2
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	6979      	ldr	r1, [r7, #20]
 80026c4:	430b      	orrs	r3, r1
 80026c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a1b      	ldr	r3, [r3, #32]
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	430a      	orrs	r2, r1
 8002700:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a98      	ldr	r2, [pc, #608]	; (8002968 <UART_SetConfig+0x2d8>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d121      	bne.n	8002750 <UART_SetConfig+0xc0>
 800270c:	4b97      	ldr	r3, [pc, #604]	; (800296c <UART_SetConfig+0x2dc>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	f003 0303 	and.w	r3, r3, #3
 8002714:	2b03      	cmp	r3, #3
 8002716:	d817      	bhi.n	8002748 <UART_SetConfig+0xb8>
 8002718:	a201      	add	r2, pc, #4	; (adr r2, 8002720 <UART_SetConfig+0x90>)
 800271a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800271e:	bf00      	nop
 8002720:	08002731 	.word	0x08002731
 8002724:	0800273d 	.word	0x0800273d
 8002728:	08002743 	.word	0x08002743
 800272c:	08002737 	.word	0x08002737
 8002730:	2301      	movs	r3, #1
 8002732:	77fb      	strb	r3, [r7, #31]
 8002734:	e0b2      	b.n	800289c <UART_SetConfig+0x20c>
 8002736:	2302      	movs	r3, #2
 8002738:	77fb      	strb	r3, [r7, #31]
 800273a:	e0af      	b.n	800289c <UART_SetConfig+0x20c>
 800273c:	2304      	movs	r3, #4
 800273e:	77fb      	strb	r3, [r7, #31]
 8002740:	e0ac      	b.n	800289c <UART_SetConfig+0x20c>
 8002742:	2308      	movs	r3, #8
 8002744:	77fb      	strb	r3, [r7, #31]
 8002746:	e0a9      	b.n	800289c <UART_SetConfig+0x20c>
 8002748:	2310      	movs	r3, #16
 800274a:	77fb      	strb	r3, [r7, #31]
 800274c:	bf00      	nop
 800274e:	e0a5      	b.n	800289c <UART_SetConfig+0x20c>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a86      	ldr	r2, [pc, #536]	; (8002970 <UART_SetConfig+0x2e0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d123      	bne.n	80027a2 <UART_SetConfig+0x112>
 800275a:	4b84      	ldr	r3, [pc, #528]	; (800296c <UART_SetConfig+0x2dc>)
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002762:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002766:	d012      	beq.n	800278e <UART_SetConfig+0xfe>
 8002768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800276c:	d802      	bhi.n	8002774 <UART_SetConfig+0xe4>
 800276e:	2b00      	cmp	r3, #0
 8002770:	d007      	beq.n	8002782 <UART_SetConfig+0xf2>
 8002772:	e012      	b.n	800279a <UART_SetConfig+0x10a>
 8002774:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002778:	d00c      	beq.n	8002794 <UART_SetConfig+0x104>
 800277a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800277e:	d003      	beq.n	8002788 <UART_SetConfig+0xf8>
 8002780:	e00b      	b.n	800279a <UART_SetConfig+0x10a>
 8002782:	2300      	movs	r3, #0
 8002784:	77fb      	strb	r3, [r7, #31]
 8002786:	e089      	b.n	800289c <UART_SetConfig+0x20c>
 8002788:	2302      	movs	r3, #2
 800278a:	77fb      	strb	r3, [r7, #31]
 800278c:	e086      	b.n	800289c <UART_SetConfig+0x20c>
 800278e:	2304      	movs	r3, #4
 8002790:	77fb      	strb	r3, [r7, #31]
 8002792:	e083      	b.n	800289c <UART_SetConfig+0x20c>
 8002794:	2308      	movs	r3, #8
 8002796:	77fb      	strb	r3, [r7, #31]
 8002798:	e080      	b.n	800289c <UART_SetConfig+0x20c>
 800279a:	2310      	movs	r3, #16
 800279c:	77fb      	strb	r3, [r7, #31]
 800279e:	bf00      	nop
 80027a0:	e07c      	b.n	800289c <UART_SetConfig+0x20c>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a73      	ldr	r2, [pc, #460]	; (8002974 <UART_SetConfig+0x2e4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d123      	bne.n	80027f4 <UART_SetConfig+0x164>
 80027ac:	4b6f      	ldr	r3, [pc, #444]	; (800296c <UART_SetConfig+0x2dc>)
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80027b4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80027b8:	d012      	beq.n	80027e0 <UART_SetConfig+0x150>
 80027ba:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80027be:	d802      	bhi.n	80027c6 <UART_SetConfig+0x136>
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <UART_SetConfig+0x144>
 80027c4:	e012      	b.n	80027ec <UART_SetConfig+0x15c>
 80027c6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80027ca:	d00c      	beq.n	80027e6 <UART_SetConfig+0x156>
 80027cc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80027d0:	d003      	beq.n	80027da <UART_SetConfig+0x14a>
 80027d2:	e00b      	b.n	80027ec <UART_SetConfig+0x15c>
 80027d4:	2300      	movs	r3, #0
 80027d6:	77fb      	strb	r3, [r7, #31]
 80027d8:	e060      	b.n	800289c <UART_SetConfig+0x20c>
 80027da:	2302      	movs	r3, #2
 80027dc:	77fb      	strb	r3, [r7, #31]
 80027de:	e05d      	b.n	800289c <UART_SetConfig+0x20c>
 80027e0:	2304      	movs	r3, #4
 80027e2:	77fb      	strb	r3, [r7, #31]
 80027e4:	e05a      	b.n	800289c <UART_SetConfig+0x20c>
 80027e6:	2308      	movs	r3, #8
 80027e8:	77fb      	strb	r3, [r7, #31]
 80027ea:	e057      	b.n	800289c <UART_SetConfig+0x20c>
 80027ec:	2310      	movs	r3, #16
 80027ee:	77fb      	strb	r3, [r7, #31]
 80027f0:	bf00      	nop
 80027f2:	e053      	b.n	800289c <UART_SetConfig+0x20c>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a5f      	ldr	r2, [pc, #380]	; (8002978 <UART_SetConfig+0x2e8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d123      	bne.n	8002846 <UART_SetConfig+0x1b6>
 80027fe:	4b5b      	ldr	r3, [pc, #364]	; (800296c <UART_SetConfig+0x2dc>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002806:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800280a:	d012      	beq.n	8002832 <UART_SetConfig+0x1a2>
 800280c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002810:	d802      	bhi.n	8002818 <UART_SetConfig+0x188>
 8002812:	2b00      	cmp	r3, #0
 8002814:	d007      	beq.n	8002826 <UART_SetConfig+0x196>
 8002816:	e012      	b.n	800283e <UART_SetConfig+0x1ae>
 8002818:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800281c:	d00c      	beq.n	8002838 <UART_SetConfig+0x1a8>
 800281e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002822:	d003      	beq.n	800282c <UART_SetConfig+0x19c>
 8002824:	e00b      	b.n	800283e <UART_SetConfig+0x1ae>
 8002826:	2300      	movs	r3, #0
 8002828:	77fb      	strb	r3, [r7, #31]
 800282a:	e037      	b.n	800289c <UART_SetConfig+0x20c>
 800282c:	2302      	movs	r3, #2
 800282e:	77fb      	strb	r3, [r7, #31]
 8002830:	e034      	b.n	800289c <UART_SetConfig+0x20c>
 8002832:	2304      	movs	r3, #4
 8002834:	77fb      	strb	r3, [r7, #31]
 8002836:	e031      	b.n	800289c <UART_SetConfig+0x20c>
 8002838:	2308      	movs	r3, #8
 800283a:	77fb      	strb	r3, [r7, #31]
 800283c:	e02e      	b.n	800289c <UART_SetConfig+0x20c>
 800283e:	2310      	movs	r3, #16
 8002840:	77fb      	strb	r3, [r7, #31]
 8002842:	bf00      	nop
 8002844:	e02a      	b.n	800289c <UART_SetConfig+0x20c>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a4c      	ldr	r2, [pc, #304]	; (800297c <UART_SetConfig+0x2ec>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d123      	bne.n	8002898 <UART_SetConfig+0x208>
 8002850:	4b46      	ldr	r3, [pc, #280]	; (800296c <UART_SetConfig+0x2dc>)
 8002852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002854:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800285c:	d012      	beq.n	8002884 <UART_SetConfig+0x1f4>
 800285e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002862:	d802      	bhi.n	800286a <UART_SetConfig+0x1da>
 8002864:	2b00      	cmp	r3, #0
 8002866:	d007      	beq.n	8002878 <UART_SetConfig+0x1e8>
 8002868:	e012      	b.n	8002890 <UART_SetConfig+0x200>
 800286a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800286e:	d00c      	beq.n	800288a <UART_SetConfig+0x1fa>
 8002870:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002874:	d003      	beq.n	800287e <UART_SetConfig+0x1ee>
 8002876:	e00b      	b.n	8002890 <UART_SetConfig+0x200>
 8002878:	2300      	movs	r3, #0
 800287a:	77fb      	strb	r3, [r7, #31]
 800287c:	e00e      	b.n	800289c <UART_SetConfig+0x20c>
 800287e:	2302      	movs	r3, #2
 8002880:	77fb      	strb	r3, [r7, #31]
 8002882:	e00b      	b.n	800289c <UART_SetConfig+0x20c>
 8002884:	2304      	movs	r3, #4
 8002886:	77fb      	strb	r3, [r7, #31]
 8002888:	e008      	b.n	800289c <UART_SetConfig+0x20c>
 800288a:	2308      	movs	r3, #8
 800288c:	77fb      	strb	r3, [r7, #31]
 800288e:	e005      	b.n	800289c <UART_SetConfig+0x20c>
 8002890:	2310      	movs	r3, #16
 8002892:	77fb      	strb	r3, [r7, #31]
 8002894:	bf00      	nop
 8002896:	e001      	b.n	800289c <UART_SetConfig+0x20c>
 8002898:	2310      	movs	r3, #16
 800289a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	69db      	ldr	r3, [r3, #28]
 80028a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028a4:	d16e      	bne.n	8002984 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80028a6:	7ffb      	ldrb	r3, [r7, #31]
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	d828      	bhi.n	80028fe <UART_SetConfig+0x26e>
 80028ac:	a201      	add	r2, pc, #4	; (adr r2, 80028b4 <UART_SetConfig+0x224>)
 80028ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b2:	bf00      	nop
 80028b4:	080028d9 	.word	0x080028d9
 80028b8:	080028e1 	.word	0x080028e1
 80028bc:	080028e9 	.word	0x080028e9
 80028c0:	080028ff 	.word	0x080028ff
 80028c4:	080028ef 	.word	0x080028ef
 80028c8:	080028ff 	.word	0x080028ff
 80028cc:	080028ff 	.word	0x080028ff
 80028d0:	080028ff 	.word	0x080028ff
 80028d4:	080028f7 	.word	0x080028f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028d8:	f7ff facc 	bl	8001e74 <HAL_RCC_GetPCLK1Freq>
 80028dc:	61b8      	str	r0, [r7, #24]
        break;
 80028de:	e013      	b.n	8002908 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80028e0:	f7ff faea 	bl	8001eb8 <HAL_RCC_GetPCLK2Freq>
 80028e4:	61b8      	str	r0, [r7, #24]
        break;
 80028e6:	e00f      	b.n	8002908 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80028e8:	4b25      	ldr	r3, [pc, #148]	; (8002980 <UART_SetConfig+0x2f0>)
 80028ea:	61bb      	str	r3, [r7, #24]
        break;
 80028ec:	e00c      	b.n	8002908 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80028ee:	f7ff fa4b 	bl	8001d88 <HAL_RCC_GetSysClockFreq>
 80028f2:	61b8      	str	r0, [r7, #24]
        break;
 80028f4:	e008      	b.n	8002908 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80028f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028fa:	61bb      	str	r3, [r7, #24]
        break;
 80028fc:	e004      	b.n	8002908 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 80028fe:	2300      	movs	r3, #0
 8002900:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	77bb      	strb	r3, [r7, #30]
        break;
 8002906:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	2b00      	cmp	r3, #0
 800290c:	f000 8086 	beq.w	8002a1c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	005a      	lsls	r2, r3, #1
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	085b      	lsrs	r3, r3, #1
 800291a:	441a      	add	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	fbb2 f3f3 	udiv	r3, r2, r3
 8002924:	b29b      	uxth	r3, r3
 8002926:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	2b0f      	cmp	r3, #15
 800292c:	d916      	bls.n	800295c <UART_SetConfig+0x2cc>
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002934:	d212      	bcs.n	800295c <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	b29b      	uxth	r3, r3
 800293a:	f023 030f 	bic.w	r3, r3, #15
 800293e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	085b      	lsrs	r3, r3, #1
 8002944:	b29b      	uxth	r3, r3
 8002946:	f003 0307 	and.w	r3, r3, #7
 800294a:	b29a      	uxth	r2, r3
 800294c:	89fb      	ldrh	r3, [r7, #14]
 800294e:	4313      	orrs	r3, r2
 8002950:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	89fa      	ldrh	r2, [r7, #14]
 8002958:	60da      	str	r2, [r3, #12]
 800295a:	e05f      	b.n	8002a1c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	77bb      	strb	r3, [r7, #30]
 8002960:	e05c      	b.n	8002a1c <UART_SetConfig+0x38c>
 8002962:	bf00      	nop
 8002964:	efff69f3 	.word	0xefff69f3
 8002968:	40013800 	.word	0x40013800
 800296c:	40021000 	.word	0x40021000
 8002970:	40004400 	.word	0x40004400
 8002974:	40004800 	.word	0x40004800
 8002978:	40004c00 	.word	0x40004c00
 800297c:	40005000 	.word	0x40005000
 8002980:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002984:	7ffb      	ldrb	r3, [r7, #31]
 8002986:	2b08      	cmp	r3, #8
 8002988:	d827      	bhi.n	80029da <UART_SetConfig+0x34a>
 800298a:	a201      	add	r2, pc, #4	; (adr r2, 8002990 <UART_SetConfig+0x300>)
 800298c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002990:	080029b5 	.word	0x080029b5
 8002994:	080029bd 	.word	0x080029bd
 8002998:	080029c5 	.word	0x080029c5
 800299c:	080029db 	.word	0x080029db
 80029a0:	080029cb 	.word	0x080029cb
 80029a4:	080029db 	.word	0x080029db
 80029a8:	080029db 	.word	0x080029db
 80029ac:	080029db 	.word	0x080029db
 80029b0:	080029d3 	.word	0x080029d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029b4:	f7ff fa5e 	bl	8001e74 <HAL_RCC_GetPCLK1Freq>
 80029b8:	61b8      	str	r0, [r7, #24]
        break;
 80029ba:	e013      	b.n	80029e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029bc:	f7ff fa7c 	bl	8001eb8 <HAL_RCC_GetPCLK2Freq>
 80029c0:	61b8      	str	r0, [r7, #24]
        break;
 80029c2:	e00f      	b.n	80029e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029c4:	4b1b      	ldr	r3, [pc, #108]	; (8002a34 <UART_SetConfig+0x3a4>)
 80029c6:	61bb      	str	r3, [r7, #24]
        break;
 80029c8:	e00c      	b.n	80029e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029ca:	f7ff f9dd 	bl	8001d88 <HAL_RCC_GetSysClockFreq>
 80029ce:	61b8      	str	r0, [r7, #24]
        break;
 80029d0:	e008      	b.n	80029e4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029d6:	61bb      	str	r3, [r7, #24]
        break;
 80029d8:	e004      	b.n	80029e4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80029da:	2300      	movs	r3, #0
 80029dc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	77bb      	strb	r3, [r7, #30]
        break;
 80029e2:	bf00      	nop
    }

    if (pclk != 0U)
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d018      	beq.n	8002a1c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	085a      	lsrs	r2, r3, #1
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	441a      	add	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	2b0f      	cmp	r3, #15
 8002a04:	d908      	bls.n	8002a18 <UART_SetConfig+0x388>
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a0c:	d204      	bcs.n	8002a18 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	60da      	str	r2, [r3, #12]
 8002a16:	e001      	b.n	8002a1c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002a28:	7fbb      	ldrb	r3, [r7, #30]
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3720      	adds	r7, #32
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	007a1200 	.word	0x007a1200

08002a38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d00a      	beq.n	8002a62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00a      	beq.n	8002a84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	430a      	orrs	r2, r1
 8002a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00a      	beq.n	8002aa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00a      	beq.n	8002ac8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002acc:	f003 0310 	and.w	r3, r3, #16
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d00a      	beq.n	8002aea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aee:	f003 0320 	and.w	r3, r3, #32
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d00a      	beq.n	8002b0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01a      	beq.n	8002b4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b36:	d10a      	bne.n	8002b4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	605a      	str	r2, [r3, #4]
  }
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af02      	add	r7, sp, #8
 8002b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b8c:	f7fd fdbc 	bl	8000708 <HAL_GetTick>
 8002b90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0308 	and.w	r3, r3, #8
 8002b9c:	2b08      	cmp	r3, #8
 8002b9e:	d10e      	bne.n	8002bbe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ba0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f000 f82d 	bl	8002c0e <UART_WaitOnFlagUntilTimeout>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e023      	b.n	8002c06 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0304 	and.w	r3, r3, #4
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d10e      	bne.n	8002bea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002bcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 f817 	bl	8002c0e <UART_WaitOnFlagUntilTimeout>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e00d      	b.n	8002c06 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2220      	movs	r2, #32
 8002bee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2220      	movs	r2, #32
 8002bf4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3710      	adds	r7, #16
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b09c      	sub	sp, #112	; 0x70
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	60f8      	str	r0, [r7, #12]
 8002c16:	60b9      	str	r1, [r7, #8]
 8002c18:	603b      	str	r3, [r7, #0]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c1e:	e0a5      	b.n	8002d6c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c26:	f000 80a1 	beq.w	8002d6c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c2a:	f7fd fd6d 	bl	8000708 <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d302      	bcc.n	8002c40 <UART_WaitOnFlagUntilTimeout+0x32>
 8002c3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d13e      	bne.n	8002cbe <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c48:	e853 3f00 	ldrex	r3, [r3]
 8002c4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002c4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c54:	667b      	str	r3, [r7, #100]	; 0x64
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c60:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c62:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002c64:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002c66:	e841 2300 	strex	r3, r2, [r1]
 8002c6a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002c6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1e6      	bne.n	8002c40 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	3308      	adds	r3, #8
 8002c78:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c7c:	e853 3f00 	ldrex	r3, [r3]
 8002c80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c84:	f023 0301 	bic.w	r3, r3, #1
 8002c88:	663b      	str	r3, [r7, #96]	; 0x60
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	3308      	adds	r3, #8
 8002c90:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c92:	64ba      	str	r2, [r7, #72]	; 0x48
 8002c94:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c96:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002c98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c9a:	e841 2300 	strex	r3, r2, [r1]
 8002c9e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002ca0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1e5      	bne.n	8002c72 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2220      	movs	r2, #32
 8002caa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e067      	b.n	8002d8e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d04f      	beq.n	8002d6c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	69db      	ldr	r3, [r3, #28]
 8002cd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cda:	d147      	bne.n	8002d6c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ce4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cee:	e853 3f00 	ldrex	r3, [r3]
 8002cf2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002cfa:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	461a      	mov	r2, r3
 8002d02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d04:	637b      	str	r3, [r7, #52]	; 0x34
 8002d06:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d0c:	e841 2300 	strex	r3, r2, [r1]
 8002d10:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1e6      	bne.n	8002ce6 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	3308      	adds	r3, #8
 8002d1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	e853 3f00 	ldrex	r3, [r3]
 8002d26:	613b      	str	r3, [r7, #16]
   return(result);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f023 0301 	bic.w	r3, r3, #1
 8002d2e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	3308      	adds	r3, #8
 8002d36:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002d38:	623a      	str	r2, [r7, #32]
 8002d3a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d3c:	69f9      	ldr	r1, [r7, #28]
 8002d3e:	6a3a      	ldr	r2, [r7, #32]
 8002d40:	e841 2300 	strex	r3, r2, [r1]
 8002d44:	61bb      	str	r3, [r7, #24]
   return(result);
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d1e5      	bne.n	8002d18 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2220      	movs	r2, #32
 8002d56:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2220      	movs	r2, #32
 8002d5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e010      	b.n	8002d8e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	69da      	ldr	r2, [r3, #28]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	4013      	ands	r3, r2
 8002d76:	68ba      	ldr	r2, [r7, #8]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	bf0c      	ite	eq
 8002d7c:	2301      	moveq	r3, #1
 8002d7e:	2300      	movne	r3, #0
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	461a      	mov	r2, r3
 8002d84:	79fb      	ldrb	r3, [r7, #7]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	f43f af4a 	beq.w	8002c20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3770      	adds	r7, #112	; 0x70
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
	...

08002d98 <__libc_init_array>:
 8002d98:	b570      	push	{r4, r5, r6, lr}
 8002d9a:	4e0d      	ldr	r6, [pc, #52]	; (8002dd0 <__libc_init_array+0x38>)
 8002d9c:	4c0d      	ldr	r4, [pc, #52]	; (8002dd4 <__libc_init_array+0x3c>)
 8002d9e:	1ba4      	subs	r4, r4, r6
 8002da0:	10a4      	asrs	r4, r4, #2
 8002da2:	2500      	movs	r5, #0
 8002da4:	42a5      	cmp	r5, r4
 8002da6:	d109      	bne.n	8002dbc <__libc_init_array+0x24>
 8002da8:	4e0b      	ldr	r6, [pc, #44]	; (8002dd8 <__libc_init_array+0x40>)
 8002daa:	4c0c      	ldr	r4, [pc, #48]	; (8002ddc <__libc_init_array+0x44>)
 8002dac:	f000 f820 	bl	8002df0 <_init>
 8002db0:	1ba4      	subs	r4, r4, r6
 8002db2:	10a4      	asrs	r4, r4, #2
 8002db4:	2500      	movs	r5, #0
 8002db6:	42a5      	cmp	r5, r4
 8002db8:	d105      	bne.n	8002dc6 <__libc_init_array+0x2e>
 8002dba:	bd70      	pop	{r4, r5, r6, pc}
 8002dbc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dc0:	4798      	blx	r3
 8002dc2:	3501      	adds	r5, #1
 8002dc4:	e7ee      	b.n	8002da4 <__libc_init_array+0xc>
 8002dc6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dca:	4798      	blx	r3
 8002dcc:	3501      	adds	r5, #1
 8002dce:	e7f2      	b.n	8002db6 <__libc_init_array+0x1e>
 8002dd0:	08002e40 	.word	0x08002e40
 8002dd4:	08002e40 	.word	0x08002e40
 8002dd8:	08002e40 	.word	0x08002e40
 8002ddc:	08002e44 	.word	0x08002e44

08002de0 <memset>:
 8002de0:	4402      	add	r2, r0
 8002de2:	4603      	mov	r3, r0
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d100      	bne.n	8002dea <memset+0xa>
 8002de8:	4770      	bx	lr
 8002dea:	f803 1b01 	strb.w	r1, [r3], #1
 8002dee:	e7f9      	b.n	8002de4 <memset+0x4>

08002df0 <_init>:
 8002df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df2:	bf00      	nop
 8002df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002df6:	bc08      	pop	{r3}
 8002df8:	469e      	mov	lr, r3
 8002dfa:	4770      	bx	lr

08002dfc <_fini>:
 8002dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dfe:	bf00      	nop
 8002e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e02:	bc08      	pop	{r3}
 8002e04:	469e      	mov	lr, r3
 8002e06:	4770      	bx	lr
