<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:3s</data>
            <data>0h:0m:3s</data>
            <data>0h:0m:5s</data>
            <data>259</data>
            <data>WINDOWS 10 x86_64</data>
            <data>11th Gen Intel(R) Core(TM) i7-11370H @ 3.30GHz</data>
            <data>16</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">Timing-4003: Pin 'hdmi_rx_pix_clk' is not found.</data>
        </row>
        <row>
            <data message="7">CommandTiming-0057: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1143)] Nothing matched for 'source_list', command 'create_generated_clock' is aborted.</data>
        </row>
        <row>
            <data message="7">ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1143)] Failed to import constraint &quot;create_generated_clock -name hdmi_tx_pix_clk -source [get_ports hdmi_rx_pix_clk] [get_pins hdmi_rx_pix_clk] -master_clock [get_clocks hdmi_rx_pix_clk] -multiply_by 1 -divide_by 1&quot;.</data>
        </row>
        <row>
            <data message="6">SDC-2017: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1164)] Nothing implicitly matched 'hdmi_tx_pix_clk'.</data>
        </row>
        <row>
            <data message="6">SDC-2027: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1164)] One or more clocks can not find in the group '[get_clocks hdmi_tx_pix_clk]', command 'set_clock_groups' is ignored.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 249)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 270)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 284)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 513)] | Port key[0] has been placed at location K18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 542)] | Port hdmi_tx_data[23] has been placed at location H19, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 549)] | Port hdmi_tx_data[22] has been placed at location H22, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 556)] | Port hdmi_tx_data[21] has been placed at location H21, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 591)] | Port hdmi_tx_data[16] has been placed at location K17, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 598)] | Port hdmi_tx_data[15] has been placed at location L17, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 605)] | Port hdmi_tx_data[14] has been placed at location K20, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 612)] | Port hdmi_tx_data[13] has been placed at location L19, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 647)] | Port hdmi_tx_data[8] has been placed at location M21, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 668)] | Port hdmi_tx_data[5] has been placed at location R22, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 675)] | Port hdmi_tx_data[4] has been placed at location R20, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 689)] | Port hdmi_tx_data[2] has been placed at location T21, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 738)] | Port hdmi_tx_pix_clk has been placed at location M22, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 804)] | Port hdmi_rx_data[13] has been placed at location AB18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 809)] | Port hdmi_rx_data[12] has been placed at location AA18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 814)] | Port hdmi_rx_data[11] has been placed at location AB19, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 819)] | Port hdmi_rx_data[10] has been placed at location W18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 824)] | Port hdmi_rx_data[9] has been placed at location V17, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 874)] | Port hdmi_rx_sda has been placed at location V20, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 881)] | Port hdmi_rx_scl has been placed at location V19, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 898)] | Port hdmi_rx_pix_clk has been placed at location AA12, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1029)] | Port cam_vsync has been placed at location Y5, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1034)] | Port cam_href has been placed at location AB5, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1046)] | Port eth_rst_n has been placed at location B20, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1092)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1099)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1106)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.</data>
        </row>
        <row>
            <data message="6">ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1113)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL50H-6FBG484</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>video_stitching_scaling</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>50</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>