<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clk_1
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element qsys_master_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element qsys_master_1
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element qsys_master_2
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element qsys_master_3
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element qsys_master_4
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element qsys_slave_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5SGSED8K1F40C2" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="2_H1" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="4" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="qsys_slave_0_done"
   internal="qsys_slave_0.done"
   type="conduit"
   dir="end" />
 <interface
   name="qsys_slave_0_readdatavalid"
   internal="qsys_slave_0.readdatavalid"
   type="conduit"
   dir="end" />
 <interface
   name="qsys_master_0_done"
   internal="qsys_master_0.done"
   type="conduit"
   dir="end" />
 <interface
   name="qsys_master_1_done"
   internal="qsys_master_1.done"
   type="conduit"
   dir="end" />
 <interface
   name="qsys_master_2_done"
   internal="qsys_master_2.done"
   type="conduit"
   dir="end" />
 <interface
   name="qsys_master_3_done"
   internal="qsys_master_3.done"
   type="conduit"
   dir="end" />
 <interface
   name="qsys_master_4_done"
   internal="qsys_master_4.done"
   type="conduit"
   dir="end" />
 <interface name="clk_0" internal="clk_1.clk_in" type="clock" dir="end" />
 <interface name="reset_0" internal="clk_1.clk_in_reset" type="reset" dir="end" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="qsys_slave" version="1.0" enabled="1" name="qsys_slave_0">
  <parameter name="WIDTH" value="32" />
  <parameter name="SRC_ID" value="0" />
  <parameter name="SNK_ID" value="1" />
  <parameter name="ADDR_WIDTH" value="30" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000001" />
 </module>
 <module kind="qsys_master" version="1.0" enabled="1" name="qsys_master_0">
  <parameter name="WIDTH" value="32" />
  <parameter name="SRC_ID" value="2" />
  <parameter name="SNK_ID" value="3" />
  <parameter name="DST_ID" value="0" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="qsys_master" version="1.0" enabled="1" name="qsys_master_1">
  <parameter name="WIDTH" value="32" />
  <parameter name="SRC_ID" value="4" />
  <parameter name="SNK_ID" value="5" />
  <parameter name="DST_ID" value="0" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="qsys_master" version="1.0" enabled="1" name="qsys_master_2">
  <parameter name="WIDTH" value="32" />
  <parameter name="SRC_ID" value="6" />
  <parameter name="SNK_ID" value="7" />
  <parameter name="DST_ID" value="0" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="qsys_master" version="1.0" enabled="1" name="qsys_master_3">
  <parameter name="WIDTH" value="32" />
  <parameter name="SRC_ID" value="8" />
  <parameter name="SNK_ID" value="9" />
  <parameter name="DST_ID" value="0" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="qsys_master" version="1.0" enabled="1" name="qsys_master_4">
  <parameter name="WIDTH" value="32" />
  <parameter name="SRC_ID" value="10" />
  <parameter name="SNK_ID" value="11" />
  <parameter name="DST_ID" value="0" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
 </module>
 <module kind="clock_source" version="14.0" enabled="1" name="clk_1">
  <parameter name="clockFrequency" value="50000001" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="qsys_master_0.rst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="qsys_master_1.rst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="qsys_master_2.rst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="qsys_master_3.rst" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="qsys_master_4.rst" />
 <connection kind="clock" version="14.0" start="clk_0.clk" end="qsys_master_0.clk" />
 <connection kind="clock" version="14.0" start="clk_0.clk" end="qsys_master_1.clk" />
 <connection kind="clock" version="14.0" start="clk_0.clk" end="qsys_master_2.clk" />
 <connection kind="clock" version="14.0" start="clk_0.clk" end="qsys_master_3.clk" />
 <connection kind="clock" version="14.0" start="clk_0.clk" end="qsys_master_4.clk" />
 <connection
   kind="avalon"
   version="14.0"
   start="qsys_master_0.avl"
   end="qsys_slave_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="qsys_master_1.avl"
   end="qsys_slave_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="qsys_master_2.avl"
   end="qsys_slave_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="qsys_master_3.avl"
   end="qsys_slave_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="qsys_master_4.avl"
   end="qsys_slave_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="14.0"
   start="clk_1.clk_reset"
   end="qsys_slave_0.rst" />
 <connection kind="clock" version="14.0" start="clk_1.clk" end="qsys_slave_0.clk" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="4" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
</system>
