

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3'
================================================================
* Date:           Tue Feb 24 22:01:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.681 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_163_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.90>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_2 = alloca i32 1" [gp.cpp:163->gp.cpp:202]   --->   Operation 7 'alloca' 'c_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln162_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln162"   --->   Operation 12 'read' 'mul_ln162_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul_ln161_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln161"   --->   Operation 13 'read' 'mul_ln161_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln165_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln165"   --->   Operation 14 'read' 'mul_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%colt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %colt"   --->   Operation 15 'read' 'colt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%move_type_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %move_type_2"   --->   Operation 16 'read' 'move_type_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%cmp80_i = icmp_eq  i2 %move_type_2_read, i2 1"   --->   Operation 17 'icmp' 'cmp80_i' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln163 = store i31 0, i31 %c_2" [gp.cpp:163->gp.cpp:202]   --->   Operation 18 'store' 'store_ln163' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body59.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = load i31 %c_2" [gp.cpp:163->gp.cpp:202]   --->   Operation 20 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i31 %c" [gp.cpp:163->gp.cpp:202]   --->   Operation 21 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.70ns)   --->   "%icmp_ln163 = icmp_slt  i32 %zext_ln163, i32 %colt_read" [gp.cpp:163->gp.cpp:202]   --->   Operation 22 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.66ns)   --->   "%add_ln163 = add i31 %c, i31 1" [gp.cpp:163->gp.cpp:202]   --->   Operation 23 'add' 'add_ln163' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %_ZL19reduction_move_undoR6Matrix.exit.loopexit.exitStub, void %for.body59.i.split" [gp.cpp:163->gp.cpp:202]   --->   Operation 24 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i31 %c" [gp.cpp:163->gp.cpp:202]   --->   Operation 25 'trunc' 'trunc_ln163' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %c, i32 2, i32 16" [gp.cpp:163->gp.cpp:202]   --->   Operation 26 'partselect' 'lshr_ln5' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.14ns)   --->   "%add_ln165 = add i15 %mul_ln165_read, i15 %lshr_ln5" [gp.cpp:165->gp.cpp:202]   --->   Operation 27 'add' 'add_ln165' <Predicate = (icmp_ln163)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i15 %add_ln165" [gp.cpp:165->gp.cpp:202]   --->   Operation 28 'zext' 'zext_ln165' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln165" [gp.cpp:165->gp.cpp:202]   --->   Operation 29 'getelementptr' 'M_e_0_addr' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.14ns)   --->   "%add_ln168 = add i15 %mul_ln161_read, i15 %lshr_ln5" [gp.cpp:168->gp.cpp:202]   --->   Operation 30 'add' 'add_ln168' <Predicate = (icmp_ln163)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.14ns)   --->   "%add_ln170 = add i15 %mul_ln162_read, i15 %lshr_ln5" [gp.cpp:170->gp.cpp:202]   --->   Operation 31 'add' 'add_ln170' <Predicate = (icmp_ln163)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln165" [gp.cpp:165->gp.cpp:202]   --->   Operation 32 'getelementptr' 'M_e_1_addr' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln165" [gp.cpp:165->gp.cpp:202]   --->   Operation 33 'getelementptr' 'M_e_2_addr' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln165" [gp.cpp:165->gp.cpp:202]   --->   Operation 34 'getelementptr' 'M_e_3_addr' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 35 'load' 'M_e_0_load' <Predicate = (icmp_ln163)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 36 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 36 'load' 'M_e_1_load' <Predicate = (icmp_ln163)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 37 'load' 'M_e_2_load' <Predicate = (icmp_ln163)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 38 'load' 'M_e_3_load' <Predicate = (icmp_ln163)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 80 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (!icmp_ln163)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:163->gp.cpp:202]   --->   Operation 39 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [gp.cpp:163->gp.cpp:202]   --->   Operation 40 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i15 %add_ln168" [gp.cpp:168->gp.cpp:202]   --->   Operation 41 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%M_e_0_addr_4 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln168" [gp.cpp:168->gp.cpp:202]   --->   Operation 42 'getelementptr' 'M_e_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i15 %add_ln170" [gp.cpp:170->gp.cpp:202]   --->   Operation 43 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%M_e_0_addr_5 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln170" [gp.cpp:170->gp.cpp:202]   --->   Operation 44 'getelementptr' 'M_e_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_1_addr_4 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln168" [gp.cpp:168->gp.cpp:202]   --->   Operation 45 'getelementptr' 'M_e_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_1_addr_5 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln170" [gp.cpp:170->gp.cpp:202]   --->   Operation 46 'getelementptr' 'M_e_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_2_addr_4 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln168" [gp.cpp:168->gp.cpp:202]   --->   Operation 47 'getelementptr' 'M_e_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%M_e_2_addr_5 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln170" [gp.cpp:170->gp.cpp:202]   --->   Operation 48 'getelementptr' 'M_e_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%M_e_3_addr_4 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln168" [gp.cpp:168->gp.cpp:202]   --->   Operation 49 'getelementptr' 'M_e_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%M_e_3_addr_5 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln170" [gp.cpp:170->gp.cpp:202]   --->   Operation 50 'getelementptr' 'M_e_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 51 'load' 'M_e_0_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 52 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 52 'load' 'M_e_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 53 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 53 'load' 'M_e_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 54 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:165->gp.cpp:202]   --->   Operation 54 'load' 'M_e_3_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 55 [1/1] (1.67ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln163" [gp.cpp:165->gp.cpp:202]   --->   Operation 55 'sparsemux' 'v' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.70ns)   --->   "%icmp_ln166 = icmp_eq  i32 %v, i32 0" [gp.cpp:166->gp.cpp:202]   --->   Operation 56 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %if.end68.i, void %cleanup87.i" [gp.cpp:166->gp.cpp:202]   --->   Operation 57 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.70ns)   --->   "%v2 = sub i32 0, i32 %v" [gp.cpp:169->gp.cpp:202]   --->   Operation 58 'sub' 'v2' <Predicate = (!icmp_ln166 & !cmp80_i)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%v2_1 = select i1 %cmp80_i, i32 %v, i32 %v2" [gp.cpp:169->gp.cpp:202]   --->   Operation 59 'select' 'v2_1' <Predicate = (!icmp_ln166)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%switch_ln167 = switch i2 %trunc_ln163, void %arrayidx8612.i.case.3, i2 0, void %arrayidx8612.i.case.0, i2 1, void %arrayidx8612.i.case.1, i2 2, void %arrayidx8612.i.case.2" [gp.cpp:167->gp.cpp:202]   --->   Operation 60 'switch' 'switch_ln167' <Predicate = (!icmp_ln166)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln167 = store i32 0, i15 %M_e_2_addr" [gp.cpp:167->gp.cpp:202]   --->   Operation 61 'store' 'store_ln167' <Predicate = (!icmp_ln166 & trunc_ln163 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 62 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln167 = store i32 0, i15 %M_e_1_addr" [gp.cpp:167->gp.cpp:202]   --->   Operation 62 'store' 'store_ln167' <Predicate = (!icmp_ln166 & trunc_ln163 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 63 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln167 = store i32 0, i15 %M_e_0_addr" [gp.cpp:167->gp.cpp:202]   --->   Operation 63 'store' 'store_ln167' <Predicate = (!icmp_ln166 & trunc_ln163 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 64 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln167 = store i32 0, i15 %M_e_3_addr" [gp.cpp:167->gp.cpp:202]   --->   Operation 64 'store' 'store_ln167' <Predicate = (!icmp_ln166 & trunc_ln163 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 65 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln168 = store i32 %v, i15 %M_e_2_addr_4" [gp.cpp:168->gp.cpp:202]   --->   Operation 65 'store' 'store_ln168' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 66 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln168 = store i32 %v, i15 %M_e_1_addr_4" [gp.cpp:168->gp.cpp:202]   --->   Operation 66 'store' 'store_ln168' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 67 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln168 = store i32 %v, i15 %M_e_0_addr_4" [gp.cpp:168->gp.cpp:202]   --->   Operation 67 'store' 'store_ln168' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_3 : Operation 68 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln168 = store i32 %v, i15 %M_e_3_addr_4" [gp.cpp:168->gp.cpp:202]   --->   Operation 68 'store' 'store_ln168' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 69 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln170 = store i32 %v2_1, i15 %M_e_2_addr_5" [gp.cpp:170->gp.cpp:202]   --->   Operation 69 'store' 'store_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx8612.i.exit" [gp.cpp:170->gp.cpp:202]   --->   Operation 70 'br' 'br_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln170 = store i32 %v2_1, i15 %M_e_1_addr_5" [gp.cpp:170->gp.cpp:202]   --->   Operation 71 'store' 'store_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx8612.i.exit" [gp.cpp:170->gp.cpp:202]   --->   Operation 72 'br' 'br_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln170 = store i32 %v2_1, i15 %M_e_0_addr_5" [gp.cpp:170->gp.cpp:202]   --->   Operation 73 'store' 'store_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx8612.i.exit" [gp.cpp:170->gp.cpp:202]   --->   Operation 74 'br' 'br_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 0)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln170 = store i32 %v2_1, i15 %M_e_3_addr_5" [gp.cpp:170->gp.cpp:202]   --->   Operation 75 'store' 'store_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx8612.i.exit" [gp.cpp:170->gp.cpp:202]   --->   Operation 76 'br' 'br_ln170' <Predicate = (icmp_ln163 & !icmp_ln166 & trunc_ln163 == 3)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln171 = br void %cleanup87.i" [gp.cpp:171->gp.cpp:202]   --->   Operation 77 'br' 'br_ln171' <Predicate = (icmp_ln163 & !icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.61ns)   --->   "%store_ln163 = store i31 %add_ln163, i31 %c_2" [gp.cpp:163->gp.cpp:202]   --->   Operation 78 'store' 'store_ln163' <Predicate = (icmp_ln163)> <Delay = 1.61>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.body59.i" [gp.cpp:163->gp.cpp:202]   --->   Operation 79 'br' 'br_ln163' <Predicate = (icmp_ln163)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 5.904ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln163', gp.cpp:163->gp.cpp:202) of constant 0 on local variable 'c', gp.cpp:163->gp.cpp:202 [21]  (1.610 ns)
	'load' operation 31 bit ('c', gp.cpp:163->gp.cpp:202) on local variable 'c', gp.cpp:163->gp.cpp:202 [24]  (0.000 ns)
	'add' operation 15 bit ('add_ln165', gp.cpp:165->gp.cpp:202) [34]  (2.142 ns)
	'getelementptr' operation 15 bit ('M_e_0_addr', gp.cpp:165->gp.cpp:202) [36]  (0.000 ns)
	'load' operation 32 bit ('M_e_0_load', gp.cpp:165->gp.cpp:202) on array 'M_e_0' [52]  (2.152 ns)

 <State 2>: 8.681ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load', gp.cpp:165->gp.cpp:202) on array 'M_e_0' [52]  (2.152 ns)
	'sparsemux' operation 32 bit ('v', gp.cpp:165->gp.cpp:202) [56]  (1.675 ns)
	'sub' operation 32 bit ('v2', gp.cpp:169->gp.cpp:202) [60]  (2.702 ns)
	'select' operation 32 bit ('v2', gp.cpp:169->gp.cpp:202) [61]  (0.796 ns)
	blocking operation 1.356 ns on control path)

 <State 3>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln168', gp.cpp:168->gp.cpp:202) of variable 'v', gp.cpp:165->gp.cpp:202 on array 'M_e_0' [75]  (2.152 ns)

 <State 4>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln170', gp.cpp:170->gp.cpp:202) of variable 'v2', gp.cpp:169->gp.cpp:202 on array 'M_e_0' [76]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
