arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	avg_routed_wirelength	routed_wiresegment	avg_routed_wiresegment	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	num_rr_graph_nodes	num_rr_graph_edges	collapsed_nodes	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	create_rr_graph_time	create_intra_cluster_rr_graph_time	adding_internal_edges	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	tile_lookahead_computation_time	router_lookahead_computation_time	num_fpu	
hard_fpu_arch_timing.xml	bfly.v	common	-1	-1	-1		-1	-1	0.16	18224	1	0.05	-1	-1	31068	-1	-1	12	193	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	63432	193	64	833	649	1	555	273	30	30	900	block_FPU	auto	23.1 MiB	12.87	6972	77268	29980	43623	3665	61.9 MiB	0.64	0.01	2.985	-1452.65	-2.985	2.985	0.00	0.00345903	0.00320898	0.310157	0.288034	9758	17.6137	2596	4.68592	934	1040	481302	105916	1.6779e+06	165039	2.03108e+06	2256.75	7	48532	406344	-1	2.985	2.985	-1496.45	-2.985	-23.8163	-0.0851	0.54	-1	-1	61.9 MiB	0.16	0.388266	0.362244	61.9 MiB	-1	0.74	4	
hard_fpu_arch_timing.xml	bgm.v	common	-1	-1	-1		-1	-1	0.29	19040	1	0.06	-1	-1	31632	-1	-1	0	257	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	67800	257	32	1281	693	1	1054	299	38	38	1444	block_FPU	auto	26.9 MiB	1.08	18110	101198	46140	54513	545	66.2 MiB	1.42	0.01	2.985	-3229.01	-2.985	2.985	0.00	0.00654702	0.00610351	0.685687	0.639812	25207	23.9383	6546	6.21652	1846	2287	1380850	300883	2.90196e+06	343832	3.35777e+06	2325.33	6	79768	674274	-1	2.985	2.985	-3437.76	-2.985	-32.8428	-0.0851	0.80	-1	-1	66.2 MiB	0.40	0.828712	0.776824	66.2 MiB	-1	1.59	10	
hard_fpu_arch_timing.xml	dscg.v	common	-1	-1	-1		-1	-1	0.18	17724	1	0.05	-1	-1	31092	-1	-1	0	129	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	63392	129	64	769	585	1	513	197	30	30	900	block_FPU	auto	22.9 MiB	12.31	6958	48902	21245	27359	298	61.9 MiB	0.54	0.01	2.985	-1455.98	-2.985	2.985	0.00	0.00319221	0.00294586	0.282301	0.261055	10003	19.5371	2642	5.16016	779	897	439553	99390	1.6779e+06	137533	2.03108e+06	2256.75	4	48532	406344	-1	2.985	2.985	-1548.45	-2.985	-21.7856	-0.0851	0.51	-1	-1	61.9 MiB	0.13	0.339114	0.31525	61.9 MiB	-1	0.74	4	
hard_fpu_arch_timing.xml	fir.v	common	-1	-1	-1		-1	-1	0.23	18448	1	0.06	-1	-1	31448	-1	-1	0	161	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	63824	161	32	993	808	1	589	198	32	32	1024	block_FPU	auto	23.5 MiB	19.33	8696	52614	20036	29788	2790	62.3 MiB	0.52	0.00	2.985	-1388.15	-2.985	2.985	0.00	0.00236183	0.0021016	0.238946	0.215583	12400	21.0884	3199	5.44048	931	1030	627581	134171	2.063e+06	171916	2.37490e+06	2319.23	4	57140	479124	-1	2.985	2.985	-1481.02	-2.985	-38.21	-0.0851	0.58	-1	-1	62.3 MiB	0.17	0.292004	0.266051	62.3 MiB	-1	1.10	5	
hard_fpu_arch_timing.xml	mm3.v	common	-1	-1	-1		-1	-1	0.13	17448	1	0.04	-1	-1	30584	-1	-1	0	193	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	61708	193	32	545	422	1	406	228	22	22	484	block_FPU	auto	21.7 MiB	5.89	4776	55212	23773	31167	272	60.3 MiB	0.43	0.00	2.985	-859.622	-2.985	2.985	0.00	0.00227966	0.00213157	0.192562	0.180241	6302	15.5605	1716	4.23704	575	575	247743	57500	882498	103149	1.07647e+06	2224.11	4	26490	217099	-1	2.985	2.985	-879.413	-2.985	-11.8289	-0.0851	0.31	-1	-1	60.3 MiB	0.08	0.230754	0.216735	60.3 MiB	-1	0.40	3	
hard_fpu_arch_timing.xml	ode.v	common	-1	-1	-1		-1	-1	0.27	18856	1	0.10	-1	-1	34124	-1	-1	139	130	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	65828	130	72	1194	1103	1	572	343	19	19	361	io	auto	25.3 MiB	63.68	4565	96343	31862	60407	4074	64.3 MiB	0.65	0.02	2.985	-1406.8	-2.985	2.985	0.00	0.00310122	0.00280178	0.267549	0.240869	6648	11.6427	1747	3.05954	1275	1369	363986	74305	653279	387384	795482.	2203.55	9	19802	160939	-1	2.985	2.985	-1405.3	-2.985	-52.6773	-0.0851	0.23	-1	-1	64.3 MiB	0.15	0.350981	0.317977	64.3 MiB	-1	0.27	2	
hard_fpu_arch_timing.xml	syn2.v	common	-1	-1	-1		-1	-1	0.18	17704	1	0.03	-1	-1	30688	-1	-1	0	161	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	63032	161	128	641	490	1	475	293	30	30	900	block_FPU	auto	22.9 MiB	2.22	7841	79997	33960	45061	976	61.6 MiB	0.67	0.01	2.985	-1572.64	-2.985	2.985	0.00	0.00371321	0.00348406	0.319763	0.300473	10437	22.0190	2753	5.80802	792	997	433379	92547	1.6779e+06	137533	2.03108e+06	2256.75	5	48532	406344	-1	2.985	2.985	-1589.34	-2.985	-16.4581	-0.0851	0.53	-1	-1	61.6 MiB	0.15	0.385642	0.363691	61.6 MiB	-1	0.84	4	
hard_fpu_arch_timing.xml	syn7.v	common	-1	-1	-1		-1	-1	0.42	20548	1	0.08	-1	-1	32460	-1	-1	0	161	-1	-1	success	v8.0.0-10677-gf2af7ebf0	release IPO VTR_ASSERT_LEVEL=3	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-07-11T11:34:37	betzgrp-wintermute.eecg.utoronto.ca	/home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	114764	161	128	1921	499	1	1761	309	54	54	2916	block_FPU	auto	36.7 MiB	0.90	51330	112017	54453	57290	274	112.1 MiB	3.15	0.04	2.985	-8362.4	-2.985	2.985	0.00	0.0141291	0.0132401	1.6054	1.50698	67889	38.5733	17189	9.76648	4622	7614	5369001	1071099	6.08571e+06	687663	6.89978e+06	2366.18	7	161598	1383069	-1	2.985	2.985	-8813.08	-2.985	-46.2947	-0.0851	1.66	-1	-1	112.1 MiB	1.35	1.95104	1.84046	112.1 MiB	-1	3.28	20	
 hard_fpu_arch_timing.xml	  bfly.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.16	  18224	  1	  0.05	  -1	  -1	  31068	  -1	  -1	  12	  193	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  63432	  193	  64	  833	  649	  1	  555	  273	  30	  30	  900	  block_FPU	  auto	  23.1 MiB	  12.87	  6972	  77268	  29980	  43623	  3665	  61.9 MiB	  0.64	  0.01	  2.985	  -1452.65	  -2.985	  2.985	  0.00	  0.00345903	  0.00320898	  0.310157	  0.288034	  9758	  17.6137	  2596	  4.68592	  934	  1040	  481302	  105916	  1.6779e+06	  165039	  2.03108e+06	  2256.75	  7	  48532	  406344	  -1	  2.985	  2.985	  -1496.45	  -2.985	  -23.8163	  -0.0851	  0.54	  -1	  -1	  61.9 MiB	  0.16	  0.388266	  0.362244	  61.9 MiB	  -1	  0.74	  4	 
 hard_fpu_arch_timing.xml	  bgm.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.29	  19040	  1	  0.06	  -1	  -1	  31632	  -1	  -1	  0	  257	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  67800	  257	  32	  1281	  693	  1	  1054	  299	  38	  38	  1444	  block_FPU	  auto	  26.9 MiB	  1.08	  18110	  101198	  46140	  54513	  545	  66.2 MiB	  1.42	  0.01	  2.985	  -3229.01	  -2.985	  2.985	  0.00	  0.00654702	  0.00610351	  0.685687	  0.639812	  25207	  23.9383	  6546	  6.21652	  1846	  2287	  1380850	  300883	  2.90196e+06	  343832	  3.35777e+06	  2325.33	  6	  79768	  674274	  -1	  2.985	  2.985	  -3437.76	  -2.985	  -32.8428	  -0.0851	  0.80	  -1	  -1	  66.2 MiB	  0.40	  0.828712	  0.776824	  66.2 MiB	  -1	  1.59	  10	 
 hard_fpu_arch_timing.xml	  dscg.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.18	  17724	  1	  0.05	  -1	  -1	  31092	  -1	  -1	  0	  129	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  63392	  129	  64	  769	  585	  1	  513	  197	  30	  30	  900	  block_FPU	  auto	  22.9 MiB	  12.31	  6958	  48902	  21245	  27359	  298	  61.9 MiB	  0.54	  0.01	  2.985	  -1455.98	  -2.985	  2.985	  0.00	  0.00319221	  0.00294586	  0.282301	  0.261055	  10003	  19.5371	  2642	  5.16016	  779	  897	  439553	  99390	  1.6779e+06	  137533	  2.03108e+06	  2256.75	  4	  48532	  406344	  -1	  2.985	  2.985	  -1548.45	  -2.985	  -21.7856	  -0.0851	  0.51	  -1	  -1	  61.9 MiB	  0.13	  0.339114	  0.31525	  61.9 MiB	  -1	  0.74	  4	 
 hard_fpu_arch_timing.xml	  fir.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.23	  18448	  1	  0.06	  -1	  -1	  31448	  -1	  -1	  0	  161	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  63824	  161	  32	  993	  808	  1	  589	  198	  32	  32	  1024	  block_FPU	  auto	  23.5 MiB	  19.33	  8696	  52614	  20036	  29788	  2790	  62.3 MiB	  0.52	  0.00	  2.985	  -1388.15	  -2.985	  2.985	  0.00	  0.00236183	  0.0021016	  0.238946	  0.215583	  12400	  21.0884	  3199	  5.44048	  931	  1030	  627581	  134171	  2.063e+06	  171916	  2.37490e+06	  2319.23	  4	  57140	  479124	  -1	  2.985	  2.985	  -1481.02	  -2.985	  -38.21	  -0.0851	  0.58	  -1	  -1	  62.3 MiB	  0.17	  0.292004	  0.266051	  62.3 MiB	  -1	  1.10	  5	 
 hard_fpu_arch_timing.xml	  mm3.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.13	  17448	  1	  0.04	  -1	  -1	  30584	  -1	  -1	  0	  193	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  61708	  193	  32	  545	  422	  1	  406	  228	  22	  22	  484	  block_FPU	  auto	  21.7 MiB	  5.89	  4776	  55212	  23773	  31167	  272	  60.3 MiB	  0.43	  0.00	  2.985	  -859.622	  -2.985	  2.985	  0.00	  0.00227966	  0.00213157	  0.192562	  0.180241	  6302	  15.5605	  1716	  4.23704	  575	  575	  247743	  57500	  882498	  103149	  1.07647e+06	  2224.11	  4	  26490	  217099	  -1	  2.985	  2.985	  -879.413	  -2.985	  -11.8289	  -0.0851	  0.31	  -1	  -1	  60.3 MiB	  0.08	  0.230754	  0.216735	  60.3 MiB	  -1	  0.40	  3	 
 hard_fpu_arch_timing.xml	  ode.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.27	  18856	  1	  0.10	  -1	  -1	  34124	  -1	  -1	  139	  130	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  65828	  130	  72	  1194	  1103	  1	  572	  343	  19	  19	  361	  io	  auto	  25.3 MiB	  63.68	  4565	  96343	  31862	  60407	  4074	  64.3 MiB	  0.65	  0.02	  2.985	  -1406.8	  -2.985	  2.985	  0.00	  0.00310122	  0.00280178	  0.267549	  0.240869	  6648	  11.6427	  1747	  3.05954	  1275	  1369	  363986	  74305	  653279	  387384	  795482.	  2203.55	  9	  19802	  160939	  -1	  2.985	  2.985	  -1405.3	  -2.985	  -52.6773	  -0.0851	  0.23	  -1	  -1	  64.3 MiB	  0.15	  0.350981	  0.317977	  64.3 MiB	  -1	  0.27	  2	 
 hard_fpu_arch_timing.xml	  syn2.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.18	  17704	  1	  0.03	  -1	  -1	  30688	  -1	  -1	  0	  161	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  63032	  161	  128	  641	  490	  1	  475	  293	  30	  30	  900	  block_FPU	  auto	  22.9 MiB	  2.22	  7841	  79997	  33960	  45061	  976	  61.6 MiB	  0.67	  0.01	  2.985	  -1572.64	  -2.985	  2.985	  0.00	  0.00371321	  0.00348406	  0.319763	  0.300473	  10437	  22.0190	  2753	  5.80802	  792	  997	  433379	  92547	  1.6779e+06	  137533	  2.03108e+06	  2256.75	  5	  48532	  406344	  -1	  2.985	  2.985	  -1589.34	  -2.985	  -16.4581	  -0.0851	  0.53	  -1	  -1	  61.6 MiB	  0.15	  0.385642	  0.363691	  61.6 MiB	  -1	  0.84	  4	 
 hard_fpu_arch_timing.xml	  syn7.v	  common	  -1	  -1	  -1	  	  -1	  -1	  0.42	  20548	  1	  0.08	  -1	  -1	  32460	  -1	  -1	  0	  161	  -1	  -1	  success	  v8.0.0-10677-gf2af7ebf0	  release IPO VTR_ASSERT_LEVEL=3	  GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	  2024-07-11T11:34:37	  betzgrp-wintermute.eecg.utoronto.ca	  /home/shrevena/Documents/vtr/vtr-verilog-to-routing/vtr_flow/tasks	  114764	  161	  128	  1921	  499	  1	  1761	  309	  54	  54	  2916	  block_FPU	  auto	  36.7 MiB	  0.90	  51330	  112017	  54453	  57290	  274	  112.1 MiB	  3.15	  0.04	  2.985	  -8362.4	  -2.985	  2.985	  0.00	  0.0141291	  0.0132401	  1.6054	  1.50698	  67889	  38.5733	  17189	  9.76648	  4622	  7614	  5369001	  1071099	  6.08571e+06	  687663	  6.89978e+06	  2366.18	  7	  161598	  1383069	  -1	  2.985	  2.985	  -8813.08	  -2.985	  -46.2947	  -0.0851	  1.66	  -1	  -1	  112.1 MiB	  1.35	  1.95104	  1.84046	  112.1 MiB	  -1	  3.28	  20	 
