

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24'
================================================================
* Date:           Fri Nov 18 15:03:28 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262149|   262149|  2.621 ms|  2.621 ms|  262149|  262149|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24  |   262147|   262147|         5|          1|          1|  262144|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten93 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten93"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten50"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body244"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j"   --->   Operation 25 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i14 %indvar_flatten50" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 26 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_8 = load i7 %i"   --->   Operation 27 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten93_load = load i19 %indvar_flatten93" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 28 'load' 'indvar_flatten93_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_8"   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.81ns)   --->   "%cmp250 = icmp_eq  i7 %j_7, i7 0"   --->   Operation 30 'icmp' 'cmp250' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvars_iv99_udiv = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5"   --->   Operation 31 'partselect' 'indvars_iv99_udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_92 = trunc i7 %i_8"   --->   Operation 32 'trunc' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_92, i5 %indvars_iv99_udiv"   --->   Operation 33 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_93 = trunc i7 %j_7"   --->   Operation 34 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.08ns)   --->   "%icmp_ln274 = icmp_eq  i19 %indvar_flatten93_load, i19 262144" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 35 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln274 = add i19 %indvar_flatten93_load, i19 1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 36 'add' 'add_ln274' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln274 = br i1 %icmp_ln274, void %fpga_resource_limit_hint.for.body244.4_begin, void %for.inc281.preheader.exitStub" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 37 'br' 'br_ln274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 38 'load' 'k_load' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.03ns)   --->   "%icmp_ln275 = icmp_eq  i14 %indvar_flatten50_load, i14 4096" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 39 'icmp' 'icmp_ln275' <Predicate = (!icmp_ln274)> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.36ns)   --->   "%select_ln274 = select i1 %icmp_ln275, i7 0, i7 %j_7" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 40 'select' 'select_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln274_1 = add i7 %i_8, i7 1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 41 'add' 'add_ln274_1' <Predicate = (!icmp_ln274)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_95 = trunc i7 %add_ln274_1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 42 'trunc' 'empty_95' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%empty_96 = trunc i7 %add_ln274_1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 43 'trunc' 'empty_96' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%tmp_13_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_96, i5 0" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 44 'bitconcatenate' 'tmp_13_mid' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.28ns)   --->   "%xor_ln274 = xor i1 %icmp_ln275, i1 1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 45 'xor' 'xor_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_2)   --->   "%and_ln274 = and i1 %empty_93, i1 %xor_ln274" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 46 'and' 'and_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%select_ln274_1 = select i1 %icmp_ln275, i11 %tmp_13_mid, i11 %tmp_13" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 47 'select' 'select_ln274_1' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.81ns)   --->   "%icmp_ln276 = icmp_eq  i7 %k_load, i7 64" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 48 'icmp' 'icmp_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%and_ln274_1 = and i1 %icmp_ln276, i1 %xor_ln274" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 49 'and' 'and_ln274_1' <Predicate = (!icmp_ln274)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln274_2 = select i1 %icmp_ln275, i7 %add_ln274_1, i7 %i_8" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 50 'select' 'select_ln274_2' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln275 = add i7 %select_ln274, i7 1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 51 'add' 'add_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_12_dup = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln274_2, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 52 'partselect' 'tmp_12_dup' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln275)   --->   "%or_ln275 = or i1 %and_ln274_1, i1 %icmp_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 53 'or' 'or_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln275 = select i1 %or_ln275, i7 0, i7 %k_load" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 54 'select' 'select_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.81ns)   --->   "%cmp250_mid1 = icmp_eq  i7 %add_ln275, i7 0" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 55 'icmp' 'cmp250_mid1' <Predicate = (!icmp_ln274)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%indvars_iv99_udiv_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln275, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 56 'partselect' 'indvars_iv99_udiv_mid1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.17ns)   --->   "%select_ln274_3 = select i1 %icmp_ln275, i1 %empty_95, i1 %empty" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 57 'select' 'select_ln274_3' <Predicate = (!icmp_ln274)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_3)   --->   "%tmp_13_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_12_dup, i1 %select_ln274_3, i5 %indvars_iv99_udiv_mid1" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 58 'bitconcatenate' 'tmp_13_mid1' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_97 = trunc i7 %add_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 59 'trunc' 'empty_97' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln275_2 = select i1 %and_ln274_1, i1 %empty_97, i1 %and_ln274" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 60 'select' 'select_ln275_2' <Predicate = (!icmp_ln274)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln275_3 = select i1 %and_ln274_1, i11 %tmp_13_mid1, i11 %select_ln274_1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 61 'select' 'select_ln275_3' <Predicate = (!icmp_ln274)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i11 %select_ln275_3" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 62 'zext' 'zext_ln275' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 63 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 64 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln275" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 65 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 66 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 67 [1/1] (0.36ns)   --->   "%select_ln275_4 = select i1 %and_ln274_1, i7 %add_ln275, i7 %select_ln274" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 67 'select' 'select_ln275_4' <Predicate = (!icmp_ln274)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 68 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 69 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 70 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln275, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i7 %select_ln275" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 72 'trunc' 'trunc_ln282' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln275_5)   --->   "%select_ln274_4 = select i1 %icmp_ln275, i1 0, i1 %empty_93" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 73 'select' 'select_ln274_4' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln275_5 = select i1 %and_ln274_1, i1 %empty_97, i1 %select_ln274_4" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 74 'select' 'select_ln275_5' <Predicate = (!icmp_ln274)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln275_4, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 75 'partselect' 'tmp_15' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%add_ln9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_15, i1 %select_ln275_5, i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 76 'bitconcatenate' 'add_ln9' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i11 %add_ln9" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 77 'zext' 'zext_ln288' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln288" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 78 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln288" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 79 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 80 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 81 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln274)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %trunc_ln282, void %arrayidx249225.case.0, void %arrayidx249225.case.1" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 82 'br' 'br_ln289' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specresourcelimit_ln290 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 83 'specresourcelimit' 'specresourcelimit_ln290' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin9" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 84 'specregionend' 'rend10' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specresourcelimit_ln290 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 85 'specresourcelimit' 'specresourcelimit_ln290' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin7" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 86 'specregionend' 'rend8' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specresourcelimit_ln290 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 87 'specresourcelimit' 'specresourcelimit_ln290' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin5" [correlation-max-sharing/src/correlation.cpp:290]   --->   Operation 88 'specregionend' 'rend6' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.77ns)   --->   "%add_ln276 = add i7 %select_ln275, i7 1" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 89 'add' 'add_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.83ns)   --->   "%add_ln275_1 = add i14 %indvar_flatten50_load, i14 1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 90 'add' 'add_ln275_1' <Predicate = (!icmp_ln274)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.23ns)   --->   "%select_ln275_6 = select i1 %icmp_ln275, i14 1, i14 %add_ln275_1" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 91 'select' 'select_ln275_6' <Predicate = (!icmp_ln274)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln276 = store i19 %add_ln274, i19 %indvar_flatten93" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 92 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln276 = store i7 %select_ln274_2, i7 %i" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 93 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln276 = store i14 %select_ln275_6, i14 %indvar_flatten50" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 94 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln276 = store i7 %select_ln275_4, i7 %j" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 95 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln276 = store i7 %add_ln276, i7 %k" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 96 'store' 'store_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.42>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln276 = br void %for.body244" [correlation-max-sharing/src/correlation.cpp:276]   --->   Operation 97 'br' 'br_ln276' <Predicate = (!icmp_ln274)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 98 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 99 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%add_ln8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i1.i5, i5 %tmp_12_dup, i1 %select_ln274_3, i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 100 'bitconcatenate' 'add_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i11 %add_ln8" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 101 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln282" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 102 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln282" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 103 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 104 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 105 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 105 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 106 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %select_ln275_2" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 106 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 107 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 108 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%tmp_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln282" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 109 'mux' 'tmp_67' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [2/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_s, i16 %tmp_67" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 110 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%or_ln274 = or i1 %icmp_ln275, i1 %cmp250" [correlation-max-sharing/src/correlation.cpp:274]   --->   Operation 111 'or' 'or_ln274' <Predicate = (!and_ln274_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ret)   --->   "%select_ln275_1 = select i1 %and_ln274_1, i1 %cmp250_mid1, i1 %or_ln274" [correlation-max-sharing/src/correlation.cpp:275]   --->   Operation 112 'select' 'select_ln275_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 113 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 114 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 114 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 115 [1/1] (0.42ns)   --->   "%val = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln282" [correlation-max-sharing/src/correlation.cpp:282]   --->   Operation 115 'mux' 'val' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%ret = select i1 %select_ln275_1, i16 0, i16 %val" [correlation-max-sharing/src/correlation.cpp:284]   --->   Operation 116 'select' 'ret' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_s, i16 %tmp_67" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 117 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 118 [2/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret, i16 %mul2" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 118 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln274)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_274_22_VITIS_LOOP_275_23_VITIS_LOOP_276_24_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 120 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_275_23_VITIS_LOOP_276_24_str"   --->   Operation 121 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln281 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [correlation-max-sharing/src/correlation.cpp:281]   --->   Operation 122 'specpipeline' 'specpipeline_ln281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 123 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret, i16 %mul2" [correlation-max-sharing/src/correlation.cpp:288]   --->   Operation 124 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln289 = store i16 %ret_1, i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 125 'store' 'store_ln289' <Predicate = (!trunc_ln282)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln289 = br void %fpga_resource_limit_hint.for.body244.6_end" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 126 'br' 'br_ln289' <Predicate = (!trunc_ln282)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln289 = store i16 %ret_1, i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 127 'store' 'store_ln289' <Predicate = (trunc_ln282)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln289 = br void %fpga_resource_limit_hint.for.body244.6_end" [correlation-max-sharing/src/correlation.cpp:289]   --->   Operation 128 'br' 'br_ln289' <Predicate = (trunc_ln282)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten93') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten93' [18]  (0.427 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'load' operation ('indvar_flatten50_load', correlation-max-sharing/src/correlation.cpp:275) on local variable 'indvar_flatten50' [26]  (0 ns)
	'icmp' operation ('icmp_ln275', correlation-max-sharing/src/correlation.cpp:275) [42]  (1.04 ns)
	'select' operation ('select_ln274', correlation-max-sharing/src/correlation.cpp:274) [43]  (0.36 ns)
	'add' operation ('add_ln275', correlation-max-sharing/src/correlation.cpp:275) [55]  (0.773 ns)
	'select' operation ('select_ln275_3', correlation-max-sharing/src/correlation.cpp:275) [67]  (0.389 ns)
	'getelementptr' operation ('reg_file_6_0_addr', correlation-max-sharing/src/correlation.cpp:275) [69]  (0 ns)
	'load' operation ('reg_file_6_0_load', correlation-max-sharing/src/correlation.cpp:275) on array 'reg_file_6_0' [70]  (1.24 ns)

 <State 3>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_6_0_load', correlation-max-sharing/src/correlation.cpp:275) on array 'reg_file_6_0' [70]  (1.24 ns)
	'mux' operation ('tmp_s', correlation-max-sharing/src/correlation.cpp:288) [89]  (0.427 ns)
	'hmul' operation ('mul2', correlation-max-sharing/src/correlation.cpp:288) [100]  (4.72 ns)

 <State 4>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('mul2', correlation-max-sharing/src/correlation.cpp:288) [100]  (4.72 ns)

 <State 5>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('ret', correlation-max-sharing/src/correlation.cpp:288) [101]  (5.9 ns)

 <State 6>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('ret', correlation-max-sharing/src/correlation.cpp:288) [101]  (5.9 ns)
	'store' operation ('store_ln289', correlation-max-sharing/src/correlation.cpp:289) of variable 'ret', correlation-max-sharing/src/correlation.cpp:288 on array 'reg_file_3_1' [107]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
