{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710694845892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710694845897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 22:30:45 2024 " "Processing started: Sun Mar 17 22:30:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710694845897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710694845897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FirstSoC -c TopLevel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FirstSoC -c TopLevel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710694845897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710694846423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/soc_new.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/soc_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new " "Found entity 1: SoC_new" {  } { { "SoC_new/synthesis/SoC_new.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC_new/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC_new/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_irq_mapper " "Found entity 1: SoC_new_irq_mapper" {  } { { "SoC_new/synthesis/submodules/SoC_new_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0 " "Found entity 1: SoC_new_mm_interconnect_0" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_new/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846512 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: SoC_new_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_new_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: SoC_new_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: SoC_new_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_new_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: SoC_new_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_new_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_new_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_new_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: SoC_new_mm_interconnect_0_id_router_002_default_decode" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846528 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_new_mm_interconnect_0_id_router_002 " "Found entity 2: SoC_new_mm_interconnect_0_id_router_002" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_new_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_new_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_new_mm_interconnect_0_id_router_default_decode" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846530 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_new_mm_interconnect_0_id_router " "Found entity 2: SoC_new_mm_interconnect_0_id_router" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_new_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_new_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: SoC_new_mm_interconnect_0_addr_router_001_default_decode" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846532 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_new_mm_interconnect_0_addr_router_001 " "Found entity 2: SoC_new_mm_interconnect_0_addr_router_001" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_new_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_new_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_new_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1710694846534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_new/synthesis/submodules/soc_new_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_new_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846534 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_new_mm_interconnect_0_addr_router " "Found entity 2: SoC_new_mm_interconnect_0_addr_router" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC_new/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC_new/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC_new/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC_new/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC_new/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_led_out " "Found entity 1: SoC_new_led_out" {  } { { "SoC_new/synthesis/submodules/SoC_new_led_out.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_sysid " "Found entity 1: SoC_new_sysid" {  } { { "SoC_new/synthesis/submodules/SoC_new_sysid.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_timer " "Found entity 1: SoC_new_timer" {  } { { "SoC_new/synthesis/submodules/SoC_new_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_new/synthesis/submodules/soc_new_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_jtag_uart_sim_scfifo_w " "Found entity 1: SoC_new_jtag_uart_sim_scfifo_w" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846558 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_new_jtag_uart_scfifo_w " "Found entity 2: SoC_new_jtag_uart_scfifo_w" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846558 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_new_jtag_uart_sim_scfifo_r " "Found entity 3: SoC_new_jtag_uart_sim_scfifo_r" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846558 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_new_jtag_uart_scfifo_r " "Found entity 4: SoC_new_jtag_uart_scfifo_r" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846558 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_new_jtag_uart " "Found entity 5: SoC_new_jtag_uart" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc_new/synthesis/submodules/soc_new_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_cpu_register_bank_a_module " "Found entity 1: SoC_new_cpu_register_bank_a_module" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_new_cpu_register_bank_b_module " "Found entity 2: SoC_new_cpu_register_bank_b_module" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_new_cpu_nios2_oci_debug " "Found entity 3: SoC_new_cpu_nios2_oci_debug" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_new_cpu_ociram_sp_ram_module " "Found entity 4: SoC_new_cpu_ociram_sp_ram_module" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_new_cpu_nios2_ocimem " "Found entity 5: SoC_new_cpu_nios2_ocimem" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_new_cpu_nios2_avalon_reg " "Found entity 6: SoC_new_cpu_nios2_avalon_reg" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_new_cpu_nios2_oci_break " "Found entity 7: SoC_new_cpu_nios2_oci_break" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_new_cpu_nios2_oci_xbrk " "Found entity 8: SoC_new_cpu_nios2_oci_xbrk" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_new_cpu_nios2_oci_dbrk " "Found entity 9: SoC_new_cpu_nios2_oci_dbrk" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_new_cpu_nios2_oci_itrace " "Found entity 10: SoC_new_cpu_nios2_oci_itrace" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_new_cpu_nios2_oci_td_mode " "Found entity 11: SoC_new_cpu_nios2_oci_td_mode" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_new_cpu_nios2_oci_dtrace " "Found entity 12: SoC_new_cpu_nios2_oci_dtrace" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_new_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_new_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_new_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_new_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_new_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_new_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_new_cpu_nios2_oci_fifo " "Found entity 16: SoC_new_cpu_nios2_oci_fifo" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_new_cpu_nios2_oci_pib " "Found entity 17: SoC_new_cpu_nios2_oci_pib" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_new_cpu_nios2_oci_im " "Found entity 18: SoC_new_cpu_nios2_oci_im" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_new_cpu_nios2_performance_monitors " "Found entity 19: SoC_new_cpu_nios2_performance_monitors" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_new_cpu_nios2_oci " "Found entity 20: SoC_new_cpu_nios2_oci" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_new_cpu " "Found entity 21: SoC_new_cpu" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_new_cpu_jtag_debug_module_sysclk" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_cpu_jtag_debug_module_tck " "Found entity 1: SoC_new_cpu_jtag_debug_module_tck" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_new_cpu_jtag_debug_module_wrapper" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_cpu_oci_test_bench " "Found entity 1: SoC_new_cpu_oci_test_bench" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_cpu_test_bench " "Found entity 1: SoC_new_cpu_test_bench" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_test_bench.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_new/synthesis/submodules/soc_new_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_new/synthesis/submodules/soc_new_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_new_onchip_mem " "Found entity 1: SoC_new_onchip_mem" {  } { { "SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab01/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694846588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694846588 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_new_cpu.v(1605) " "Verilog HDL or VHDL warning at SoC_new_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1710694846592 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_new_cpu.v(1607) " "Verilog HDL or VHDL warning at SoC_new_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1710694846592 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_new_cpu.v(1763) " "Verilog HDL or VHDL warning at SoC_new_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1710694846592 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_new_cpu.v(2587) " "Verilog HDL or VHDL warning at SoC_new_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1710694846600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710694846659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new SoC_new:inst1 " "Elaborating entity \"SoC_new\" for hierarchy \"SoC_new:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab01/TopLevel.bdf" { { 208 696 1208 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_onchip_mem SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem " "Elaborating entity \"SoC_new_onchip_mem\" for hierarchy \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\"" {  } { { "SoC_new/synthesis/SoC_new.v" "onchip_mem" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694846894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_new_onchip_mem.hex " "Parameter \"init_file\" = \"SoC_new_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694846895 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694846895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlc1 " "Found entity 1: altsyncram_tlc1" {  } { { "db/altsyncram_tlc1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_tlc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694847039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694847039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlc1 SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tlc1:auto_generated " "Elaborating entity \"altsyncram_tlc1\" for hierarchy \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694847039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694849197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694849197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tlc1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tlc1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_tlc1.tdf" "decode3" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_tlc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694849405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694849405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tlc1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"SoC_new:inst1\|SoC_new_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tlc1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_tlc1.tdf" "mux2" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_tlc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu SoC_new:inst1\|SoC_new_cpu:cpu " "Elaborating entity \"SoC_new_cpu\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\"" {  } { { "SoC_new/synthesis/SoC_new.v" "cpu" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_test_bench SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_test_bench:the_SoC_new_cpu_test_bench " "Elaborating entity \"SoC_new_cpu_test_bench\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_test_bench:the_SoC_new_cpu_test_bench\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_register_bank_a_module SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a " "Elaborating entity \"SoC_new_cpu_register_bank_a_module\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "SoC_new_cpu_register_bank_a" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_new_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_new_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849755 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694849755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f5g1 " "Found entity 1: altsyncram_f5g1" {  } { { "db/altsyncram_f5g1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_f5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694849819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694849819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f5g1 SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f5g1:auto_generated " "Elaborating entity \"altsyncram_f5g1\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_a_module:SoC_new_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_register_bank_b_module SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b " "Elaborating entity \"SoC_new_cpu_register_bank_b_module\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "SoC_new_cpu_register_bank_b" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_new_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_new_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849923 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694849923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5g1 " "Found entity 1: altsyncram_g5g1" {  } { { "db/altsyncram_g5g1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_g5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694849994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694849994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5g1 SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_g5g1:auto_generated " "Elaborating entity \"altsyncram_g5g1\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_register_bank_b_module:SoC_new_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_g5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694849994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci " "Elaborating entity \"SoC_new_cpu_nios2_oci\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_debug SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug " "Elaborating entity \"SoC_new_cpu_nios2_oci_debug\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_altera_std_synchronizer" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694850141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_debug:the_SoC_new_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850142 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694850142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_ocimem SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem " "Elaborating entity \"SoC_new_cpu_nios2_ocimem\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_ocimem" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_ociram_sp_ram_module SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram " "Elaborating entity \"SoC_new_cpu_ociram_sp_ram_module\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "SoC_new_cpu_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_new_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_new_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850209 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694850209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c81 " "Found entity 1: altsyncram_2c81" {  } { { "db/altsyncram_2c81.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_2c81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694850337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694850337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2c81 SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2c81:auto_generated " "Elaborating entity \"altsyncram_2c81\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_ocimem:the_SoC_new_cpu_nios2_ocimem\|SoC_new_cpu_ociram_sp_ram_module:SoC_new_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2c81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_avalon_reg SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_avalon_reg:the_SoC_new_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_new_cpu_nios2_avalon_reg\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_avalon_reg:the_SoC_new_cpu_nios2_avalon_reg\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_break SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_break:the_SoC_new_cpu_nios2_oci_break " "Elaborating entity \"SoC_new_cpu_nios2_oci_break\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_break:the_SoC_new_cpu_nios2_oci_break\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_break" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_xbrk SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_xbrk:the_SoC_new_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_new_cpu_nios2_oci_xbrk\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_xbrk:the_SoC_new_cpu_nios2_oci_xbrk\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_dbrk SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_dbrk:the_SoC_new_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_new_cpu_nios2_oci_dbrk\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_dbrk:the_SoC_new_cpu_nios2_oci_dbrk\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_itrace SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_itrace:the_SoC_new_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_new_cpu_nios2_oci_itrace\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_itrace:the_SoC_new_cpu_nios2_oci_itrace\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_dtrace SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_dtrace:the_SoC_new_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_new_cpu_nios2_oci_dtrace\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_dtrace:the_SoC_new_cpu_nios2_oci_dtrace\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_td_mode SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_dtrace:the_SoC_new_cpu_nios2_oci_dtrace\|SoC_new_cpu_nios2_oci_td_mode:SoC_new_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_new_cpu_nios2_oci_td_mode\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_dtrace:the_SoC_new_cpu_nios2_oci_dtrace\|SoC_new_cpu_nios2_oci_td_mode:SoC_new_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "SoC_new_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_fifo SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_new_cpu_nios2_oci_fifo\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_compute_input_tm_cnt SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_new_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_new_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_new_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_fifo_wrptr_inc SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_new_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_new_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_new_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_fifo_cnt_inc SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_nios2_oci_fifo_cnt_inc:the_SoC_new_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_new_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_nios2_oci_fifo_cnt_inc:the_SoC_new_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_oci_test_bench SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_oci_test_bench:the_SoC_new_cpu_oci_test_bench " "Elaborating entity \"SoC_new_cpu_oci_test_bench\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_fifo:the_SoC_new_cpu_nios2_oci_fifo\|SoC_new_cpu_oci_test_bench:the_SoC_new_cpu_oci_test_bench\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850690 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_new_cpu_oci_test_bench " "Entity \"SoC_new_cpu_oci_test_bench\" contains only dangling pins" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1710694850694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_pib SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_pib:the_SoC_new_cpu_nios2_oci_pib " "Elaborating entity \"SoC_new_cpu_nios2_oci_pib\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_pib:the_SoC_new_cpu_nios2_oci_pib\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_nios2_oci_im SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_im:the_SoC_new_cpu_nios2_oci_im " "Elaborating entity \"SoC_new_cpu_nios2_oci_im\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_nios2_oci_im:the_SoC_new_cpu_nios2_oci_im\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_nios2_oci_im" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_jtag_debug_module_wrapper SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_new_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu.v" "the_SoC_new_cpu_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_jtag_debug_module_tck SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|SoC_new_cpu_jtag_debug_module_tck:the_SoC_new_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_new_cpu_jtag_debug_module_tck\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|SoC_new_cpu_jtag_debug_module_tck:the_SoC_new_cpu_jtag_debug_module_tck\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "the_SoC_new_cpu_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_cpu_jtag_debug_module_sysclk SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|SoC_new_cpu_jtag_debug_module_sysclk:the_SoC_new_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_new_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|SoC_new_cpu_jtag_debug_module_sysclk:the_SoC_new_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "the_SoC_new_cpu_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "SoC_new_cpu_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850875 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694850875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC_new:inst1\|SoC_new_cpu:cpu\|SoC_new_cpu_nios2_oci:the_SoC_new_cpu_nios2_oci\|SoC_new_cpu_jtag_debug_module_wrapper:the_SoC_new_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_new_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_jtag_uart SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart " "Elaborating entity \"SoC_new_jtag_uart\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\"" {  } { { "SoC_new/synthesis/SoC_new.v" "jtag_uart" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_jtag_uart_scfifo_w SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w " "Elaborating entity \"SoC_new_jtag_uart_scfifo_w\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "the_SoC_new_jtag_uart_scfifo_w" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694850923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "wfifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694851049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851050 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694851050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710694851597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710694851597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_w:the_SoC_new_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_jtag_uart_scfifo_r SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_r:the_SoC_new_jtag_uart_scfifo_r " "Elaborating entity \"SoC_new_jtag_uart_scfifo_r\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|SoC_new_jtag_uart_scfifo_r:the_SoC_new_jtag_uart_scfifo_r\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "the_SoC_new_jtag_uart_scfifo_r" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_new_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_new_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "SoC_new_jtag_uart_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_new_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_new_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710694851776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_new_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC_new:inst1\|SoC_new_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_new_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851776 ""}  } { { "SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710694851776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_timer SoC_new:inst1\|SoC_new_timer:timer " "Elaborating entity \"SoC_new_timer\" for hierarchy \"SoC_new:inst1\|SoC_new_timer:timer\"" {  } { { "SoC_new/synthesis/SoC_new.v" "timer" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_sysid SoC_new:inst1\|SoC_new_sysid:sysid " "Elaborating entity \"SoC_new_sysid\" for hierarchy \"SoC_new:inst1\|SoC_new_sysid:sysid\"" {  } { { "SoC_new/synthesis/SoC_new.v" "sysid" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_led_out SoC_new:inst1\|SoC_new_led_out:led_out " "Elaborating entity \"SoC_new_led_out\" for hierarchy \"SoC_new:inst1\|SoC_new_led_out:led_out\"" {  } { { "SoC_new/synthesis/SoC_new.v" "led_out" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_new_mm_interconnect_0\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC_new/synthesis/SoC_new.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694851821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_data_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "led_out_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC_new/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_addr_router SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_new_mm_interconnect_0_addr_router\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_addr_router_default_decode SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router:addr_router\|SoC_new_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_new_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router:addr_router\|SoC_new_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_addr_router_001 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_new_mm_interconnect_0_addr_router_001\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_addr_router_001_default_decode SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_new_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_new_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_addr_router_001:addr_router_001\|SoC_new_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_id_router SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_new_mm_interconnect_0_id_router\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694852996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_id_router_default_decode SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router:id_router\|SoC_new_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_new_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router:id_router\|SoC_new_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_id_router_002 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"SoC_new_mm_interconnect_0_id_router_002\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "id_router_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_id_router_002_default_decode SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router_002:id_router_002\|SoC_new_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_new_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_id_router_002:id_router_002\|SoC_new_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_cmd_xbar_demux SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_new_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_cmd_xbar_demux_001 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_new_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_cmd_xbar_mux SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_new_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_cmd_xbar_mux_002 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_new_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_rsp_xbar_demux_002 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_new_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_rsp_xbar_mux SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_new_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_mm_interconnect_0_rsp_xbar_mux_001 SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_new_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC_new:inst1\|SoC_new_mm_interconnect_0:mm_interconnect_0\|SoC_new_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/SoC_new_mm_interconnect_0_rsp_xbar_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_new_irq_mapper SoC_new:inst1\|SoC_new_irq_mapper:irq_mapper " "Elaborating entity \"SoC_new_irq_mapper\" for hierarchy \"SoC_new:inst1\|SoC_new_irq_mapper:irq_mapper\"" {  } { { "SoC_new/synthesis/SoC_new.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC_new:inst1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC_new:inst1\|altera_reset_controller:rst_controller\"" {  } { { "SoC_new/synthesis/SoC_new.v" "rst_controller" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC_new:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC_new:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC_new/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC_new:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC_new:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC_new/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC_new:inst1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC_new:inst1\|altera_reset_controller:rst_controller_001\"" {  } { { "SoC_new/synthesis/SoC_new.v" "rst_controller_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab01/SoC_new/synthesis/SoC_new.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710694853403 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1710694855931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/co503_labs/lab01/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/co503_labs/lab01/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1710694856148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710694856199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:30:56 2024 " "Processing ended: Sun Mar 17 22:30:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710694856199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710694856199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710694856199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710694856199 ""}
