m255
K3
13
cModel Technology
Z0 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Eadc_manager
Z1 w1675342543
Z2 DPx4 work 12 corr_package 0 22 ?ban?PMXL_?Q[aWmL504X1
Z3 DPx4 ieee 16 std_logic_textio 0 22 ?Il0a149GV276[?[UMDWh2
Z4 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z5 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z6 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z7 dC:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\simulation\modelsim
Z8 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
Z9 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd
l0
L8
VLVJhHQz<Gc<Z``HNF_QaT1
Z10 OV;C;10.1d;51
32
Z11 !s108 1675342548.624000
Z12 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z13 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_Manager.vhd|
Z14 o-work work -O0
Z15 tExplicit 1
!s100 g;KJcO^bSbZ8[]KdR1[Wj1
!i10b 1
Aarc
R2
R3
R4
R5
R6
DEx4 work 11 adc_manager 0 22 LVJhHQz<Gc<Z``HNF_QaT1
l76
L42
VOTnjcQ7`e5Lh4j<[:aV3g1
R10
32
R11
R12
R13
R14
R15
!s100 V10MH;6[1mQj^3VWSR_jk1
!i10b 1
Eadc_ram_shifter
Z16 w1675281909
R3
R4
R5
R6
R7
Z17 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
Z18 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd
l0
L7
VLUN<P0GhAE03OKRdI5?Ag2
R10
31
Z19 !s108 1675342067.353000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
Z21 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/ADC_ram_shifter.vhd|
Z22 o-93 -work work -O0
R15
!s100 JAg<az3Mk=APSnYU8i0lh0
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 15 adc_ram_shifter 0 22 LUN<P0GhAE03OKRdI5?Ag2
l30
L23
VNQ7:mR]4ER_`=Mn9l_R@c3
R10
31
R19
R20
R21
R22
R15
!s100 58^a]E=V:o6h=d?>f]`HY1
!i10b 1
Ebig_ram_wizard
Z23 w1675274095
R5
R6
R7
Z24 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
Z25 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd
l0
L42
VYB0RIH@9bL6FFWLn;ebB41
R10
31
Z26 !s108 1675342067.284000
Z27 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
Z28 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/big_ram_wizard.vhd|
R22
R15
!s100 CCWAgQ85>F`fKeBO9e6jY1
!i10b 1
Asyn
R5
R6
DEx4 work 14 big_ram_wizard 0 22 YB0RIH@9bL6FFWLn;ebB41
l105
L58
VPSho4EG<YFJX]1;;=h:ZZ2
R10
31
R26
R27
R28
R22
R15
!s100 @UI^2oBj:b7kVcSNkYX7@1
!i10b 1
Eclock_divider
R23
R3
R4
R5
R6
R7
Z29 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
Z30 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
l0
L7
V<afa>64UjEQH]]^OXYBGD1
R10
31
Z31 !s108 1675342067.213000
Z32 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
Z33 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd|
R22
R15
!s100 kkJkzg`S9>Uh:d>`IL6c[2
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 13 clock_divider 0 22 <afa>64UjEQH]]^OXYBGD1
l20
L16
VP46Z5ngcMi1E`[U56KMS22
R10
31
R31
R32
R33
R22
R15
!s100 eg>ZV3=k;9E@8k4mm6<>S2
!i10b 1
Ecorr_func_rom_1
Z34 w1675327304
R5
R6
R7
Z35 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
Z36 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd
l0
L42
VM=Q=O[VfO?5=BMa`z7dW@1
R10
31
Z37 !s108 1675342067.620000
Z38 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
Z39 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_func_rom_1.vhd|
R22
R15
!s100 @]:c>iRUTeDOQGPaLW0z^1
!i10b 1
Asyn
R5
R6
DEx4 work 15 corr_func_rom_1 0 22 M=Q=O[VfO?5=BMa`z7dW@1
l104
L54
V;[H7I1`BMBNhbkI1Z3hkW3
R10
31
R37
R38
R39
R22
R15
!s100 P]mE>E;X7b<Toe^D984of0
!i10b 1
Pcorr_package
R4
R5
R6
w1674467538
R7
8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd
FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd
l0
L5
V?ban?PMXL_?Q[aWmL504X1
R10
31
R22
R15
!s100 aG?Mn:adR0ZS0i:XP:2Ob1
!i10b 1
!s108 1675342067.090000
!s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd|
!s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/corr_package.vhd|
Ecorrelation_function
Z40 w1675342592
R2
R4
R5
R6
R7
Z41 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
Z42 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd
l0
L6
V<fO0jij0U_[@[Yc]GC_8M3
!s100 @DeRPFME@keOC3@6FibW@1
R10
32
!i10b 1
Z43 !s108 1675342604.876000
Z44 !s90 -reportprogress|300|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
Z45 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_function.vhd|
R14
R15
Aarc1
R2
R4
R5
R6
DEx4 work 20 correlation_function 0 22 <fO0jij0U_[@[Yc]GC_8M3
l50
L20
VoQYJlDiQYE30ja6jXZ21=1
!s100 ?Z=z8Gllc;KULR[Y[TA:73
R10
32
!i10b 1
R43
R44
R45
R14
R15
Ecorrelation_gate
R23
R2
R4
R5
R6
R7
Z46 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
Z47 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd
l0
L6
V2555TRMDY4cb30A5?`FIN1
R10
31
Z48 !s108 1675342067.890000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
Z50 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Correlation_gate.vhd|
R22
R15
!s100 kQl`I8j:M4mn>zD9<MIBR2
!i10b 1
Aarc
R2
R4
R5
R6
DEx4 work 16 correlation_gate 0 22 2555TRMDY4cb30A5?`FIN1
l20
L18
VTA=]e9XQ3HgTTEgfNBNG<3
R10
31
R48
R49
R50
R22
R15
!s100 iW6[ZhTm_Ji7oz2PAQ3I01
!i10b 1
Etestbenchas
Z51 w1675276087
R3
R4
R5
R6
R7
Z52 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
Z53 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
l0
L7
V0a@5KG6gLY6NLcg=RO7@L1
R10
31
Z54 !s108 1675342067.956000
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
Z56 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd|
R22
R15
!s100 JCbIaeN<CK:SzhCj;_n0g3
!i10b 1
Auni_projektas_arch
R3
R4
R5
R6
DEx4 work 11 testbenchas 0 22 0a@5KG6gLY6NLcg=RO7@L1
l55
L14
V2IFXOz[4=bhL2Yb=dX?3=2
R10
31
R54
R55
R56
R22
R15
!s100 YBXZa^DOj;HgH[X<VaOJ]1
!i10b 1
Euart_controller
R23
R3
R4
R5
R6
R7
Z57 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
Z58 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
l0
L7
V^PVahDVaoR[Eao1dob3>P3
R10
31
Z59 !s108 1675342067.424000
Z60 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
Z61 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd|
R22
R15
!s100 i[X:l38@EHz;U0H>@iYQn3
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 15 uart_controller 0 22 ^PVahDVaoR[Eao1dob3>P3
l68
L19
V:iBOYUHccHfi:Nl:_8nIH0
R10
31
R59
R60
R61
R22
R15
!s100 oUo@JRFk5O0=0^nam7HBJ0
!i10b 1
Euart_fifo_wizard
R23
R5
R6
R7
Z62 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
Z63 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
l0
L42
VkPMA?<I:3BohhMEPM36VC3
R10
31
Z64 !s108 1675342067.559000
Z65 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
Z66 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd|
R22
R15
!s100 =<Ofg0c3hRkJnDCZUK5Qk1
!i10b 1
Asyn
R5
R6
DEx4 work 16 uart_fifo_wizard 0 22 kPMA?<I:3BohhMEPM36VC3
l85
L55
V4FfC4F]KUU]l1H2I82jQj2
R10
31
R64
R65
R66
R22
R15
!s100 M>Q<kV1^YeQ8jO9V;ZRFa2
!i10b 1
Euart_tx
R23
R3
R4
R5
R6
R7
Z67 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
Z68 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
l0
L10
VB1[jgUGUUn5fhRWWWgT0]1
R10
31
Z69 !s108 1675342067.493000
Z70 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
Z71 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd|
R22
R15
!s100 aC5jh4o1^0CiBkF56hGUU3
!i10b 1
Aarc
R3
R4
R5
R6
DEx4 work 7 uart_tx 0 22 B1[jgUGUUn5fhRWWWgT0]1
l31
L24
VM0]cf:PiX_GXNH_]hEE2^1
R10
31
R69
R70
R71
R22
R15
!s100 RIm6SX3ALkM>LJPT8hDDg3
!i10b 1
Euni_projektas
Z72 w1675333554
R2
R3
R4
R5
R6
R7
Z73 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
Z74 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
l0
L8
V_AWnlJ[@I4M`Eh;;egRH:1
R10
31
Z75 !s108 1675342067.823000
Z76 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
Z77 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd|
R22
R15
!s100 YE4;PJ9YNGXJ`YT;F>zmC1
!i10b 1
Aarc
R2
R3
R4
R5
R6
DEx4 work 13 uni_projektas 0 22 _AWnlJ[@I4M`Eh;;egRH:1
l205
L22
Vl=bCYn^ndi5AF`NnFb_2W2
R10
31
R75
R76
R77
R22
R15
!s100 7jmZ1Gejk^zl_HbgCYEhz2
!i10b 1
Ewizard_ram
Z78 w1673001187
R5
R6
R7
Z79 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
Z80 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd
l0
L42
V>>XX;EfR8>j6zAbg9j=l_3
R10
31
Z81 !s108 1675342067.148000
Z82 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
Z83 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_ram.vhd|
R22
R15
!s100 h;DloUO]JX0M`@BW98iVc3
!i10b 1
Asyn
R5
R6
DEx4 work 10 wizard_ram 0 22 >>XX;EfR8>j6zAbg9j=l_3
l86
L54
VJ0nGH>aQV^nk45iG5IYnM3
R10
31
R81
R82
R83
R22
R15
!s100 8J4fj76In6l8Um5;Wfl;70
!i10b 1
