{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574806642276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574806642279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 17:17:22 2019 " "Processing started: Tue Nov 26 17:17:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574806642279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806642279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806642279 ""}
{ "Info" "IQEXE_INI_FILE" "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/quartus.ini " "Using INI file /users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806642279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574806645327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660314 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_counter_30 " "Found entity 2: async_counter_30" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_3 " "Found entity 1: system_mm_interconnect_3" {  } { { "system/synthesis/submodules/system_mm_interconnect_3.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mat_cl.v 11 11 " "Found 11 design units, including 11 entities, in source file system/synthesis/submodules/mat_cl.v" { { "Info" "ISGN_ENTITY_NAME" "1 kernel_add_basic_block_0 " "Found entity 1: kernel_add_basic_block_0" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_add_function " "Found entity 2: kernel_add_function" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_add_function_wrapper " "Found entity 3: kernel_add_function_wrapper" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "4 kernel_add_sys_cycle_time " "Found entity 4: kernel_add_sys_cycle_time" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "5 kernel_mul_basic_block_0 " "Found entity 5: kernel_mul_basic_block_0" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1664 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "6 kernel_mul_basic_block_1 " "Found entity 6: kernel_mul_basic_block_1" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "7 kernel_mul_basic_block_2 " "Found entity 7: kernel_mul_basic_block_2" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 2618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "8 kernel_mul_basic_block_3 " "Found entity 8: kernel_mul_basic_block_3" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "9 kernel_mul_function " "Found entity 9: kernel_mul_function" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "10 kernel_mul_function_wrapper " "Found entity 10: kernel_mul_function_wrapper" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""} { "Info" "ISGN_ENTITY_NAME" "11 kernel_mul_sys_cycle_time " "Found entity 11: kernel_mul_sys_cycle_time" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mat_cl_system.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/mat_cl_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 mat_cl_system " "Found entity 1: mat_cl_system" {  } { { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660421 ""} { "Info" "ISGN_ENTITY_NAME" "2 kernel_add_top_wrapper " "Found entity 2: kernel_add_top_wrapper" {  } { { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660421 ""} { "Info" "ISGN_ENTITY_NAME" "3 kernel_mul_top_wrapper " "Found entity 3: kernel_mul_top_wrapper" {  } { { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "system/synthesis/submodules/acl_ll_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ll_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "system/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ll_ram_fifo.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "system/synthesis/submodules/acl_staging_reg.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_staging_reg.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(756) " "Verilog HDL warning at lsu_top.v(756): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 756 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574806660471 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(823) " "Verilog HDL warning at lsu_top.v(823): extended using \"x\" or \"z\"" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 823 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574806660471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_pipelined.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660482 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "system/synthesis/submodules/lsu_pipelined.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_pipelined.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "system/synthesis/submodules/lsu_enabled.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_enabled.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660489 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "system/synthesis/submodules/lsu_enabled.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_enabled.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(542) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(542): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_basic_coalescer.v" 542 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file system/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_basic_coalescer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660497 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_basic_coalescer.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660497 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_basic_coalescer.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660497 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "system/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_basic_coalescer.v" 535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_simple.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660504 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "system/synthesis/submodules/lsu_simple.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_simple.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660504 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(155) " "Verilog HDL information at lsu_streaming.v(155): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 155 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574806660510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(703) " "Verilog HDL information at lsu_streaming.v(703): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 703 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574806660511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660512 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_burst_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_burst_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_master " "Found entity 1: lsu_burst_read_master" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_bursting_load_stores.v(559) " "Verilog HDL information at lsu_bursting_load_stores.v(559): always construct contains both blocking and non-blocking assignments" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 559 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574806660526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(950) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(950): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 950 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(951) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(951): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 951 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1652) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1652): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1652 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file system/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1076 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_non_aligned_write.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660536 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "system/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_non_aligned_write.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_read_cache.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "system/synthesis/submodules/lsu_atomic.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_atomic.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_prefetch_block.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "system/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_wide_wrapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming_prefetch.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660573 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming_prefetch.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660573 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_bust_master " "Found entity 3: lsu_streaming_prefetch_avalon_bust_master" {  } { { "system/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming_prefetch.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660581 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660581 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660581 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660581 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660581 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 1182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_loop_limiter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_limiter " "Found entity 1: acl_work_group_limiter" {  } { { "system/synthesis/submodules/acl_work_group_limiter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_work_group_limiter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multistage_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multistage_accumulator " "Found entity 1: acl_multistage_accumulator" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_multistage_accumulator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_item_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_item_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_item_iterator " "Found entity 1: acl_work_item_iterator" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_work_item_iterator.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STAGES stages acl_shift_register.v(19) " "Verilog HDL Declaration information at acl_shift_register.v(19): object \"STAGES\" differs only in case from object \"stages\" in the same scope" {  } { { "system/synthesis/submodules/acl_shift_register.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_shift_register.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register " "Found entity 1: acl_shift_register" {  } { { "system/synthesis/submodules/acl_shift_register.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_shift_register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_multistage_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_multistage_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_multistage_adder " "Found entity 1: acl_multistage_adder" {  } { { "system/synthesis/submodules/acl_multistage_adder.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_multistage_adder.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_id_iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_id_iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_id_iterator " "Found entity 1: acl_id_iterator" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_kernel_finish_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_kernel_finish_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_kernel_finish_detector " "Found entity 1: acl_kernel_finish_detector" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_kernel_finish_detector.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_work_group_dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_work_group_dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_work_group_dispatcher " "Found entity 1: acl_work_group_dispatcher" {  } { { "system/synthesis/submodules/acl_work_group_dispatcher.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_work_group_dispatcher.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "system/synthesis/submodules/acl_toggle_detect.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_toggle_detect.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "system/synthesis/submodules/acl_debug_mem.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_debug_mem.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_int_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_int_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_int_mult " "Found entity 1: acl_int_mult" {  } { { "system/synthesis/submodules/acl_int_mult.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_int_mult.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sv_mult27.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/sv_mult27.v" { { "Info" "ISGN_ENTITY_NAME" "1 sv_mult27_mult_add_cfq3 " "Found entity 1: sv_mult27_mult_add_cfq3" {  } { { "system/synthesis/submodules/sv_mult27.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/sv_mult27.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660710 ""} { "Info" "ISGN_ENTITY_NAME" "2 sv_mult27 " "Found entity 2: sv_mult27" {  } { { "system/synthesis/submodules/sv_mult27.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/sv_mult27.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_arb2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660717 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_arb2.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660717 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "system/synthesis/submodules/acl_arb2.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_arb2.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_arb_intf.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660724 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "system/synthesis/submodules/acl_arb_intf.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_arb_intf.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "system/synthesis/submodules/acl_avm_to_ic.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_avm_to_ic.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file system/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_intf.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660738 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_intf.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660738 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_master_intf " "Found entity 3: acl_ic_master_intf" {  } { { "system/synthesis/submodules/acl_ic_intf.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_intf.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_master_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_master_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_master_endpoint " "Found entity 1: acl_ic_master_endpoint" {  } { { "system/synthesis/submodules/acl_ic_master_endpoint.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_master_endpoint.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_endpoint " "Found entity 1: acl_ic_slave_endpoint" {  } { { "system/synthesis/submodules/acl_ic_slave_endpoint.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_slave_endpoint.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_rrp " "Found entity 1: acl_ic_slave_rrp" {  } { { "system/synthesis/submodules/acl_ic_slave_rrp.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_slave_rrp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_slave_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_slave_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_slave_wrp " "Found entity 1: acl_ic_slave_wrp" {  } { { "system/synthesis/submodules/acl_ic_slave_wrp.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_slave_wrp.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_rrp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_rrp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_rrp_reg " "Found entity 1: acl_ic_rrp_reg" {  } { { "system/synthesis/submodules/acl_ic_rrp_reg.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_rrp_reg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_wrp_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_wrp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_reg " "Found entity 1: acl_ic_wrp_reg" {  } { { "system/synthesis/submodules/acl_ic_wrp_reg.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_wrp_reg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "system/synthesis/submodules/acl_ic_to_avm.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_ic_to_avm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_atomics_nostall.v 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/acl_atomics_nostall.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_atomics_nostall " "Found entity 1: acl_atomics_nostall" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_atomics_nostall.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660794 ""} { "Info" "ISGN_ENTITY_NAME" "2 atomic_alu " "Found entity 2: atomic_alu" {  } { { "system/synthesis/submodules/acl_atomics_nostall.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_atomics_nostall.v" 1008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/acl_atomics_arb_stall.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/acl_atomics_arb_stall.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_atomics_arb_stall " "Found entity 1: acl_atomics_arb_stall" {  } { { "system/synthesis/submodules/acl_atomics_arb_stall.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_atomics_arb_stall.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/lsu_ic_top.v 11 11 " "Found 11 design units, including 11 entities, in source file system/synthesis/submodules/lsu_ic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_ic_top " "Found entity 1: lsu_ic_top" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_ic_token " "Found entity 2: lsu_ic_token" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_n_token " "Found entity 3: lsu_n_token" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "4 lsu_n_fast " "Found entity 4: lsu_n_fast" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_ic_hybrid " "Found entity 5: lsu_ic_hybrid" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_ic_unbalance " "Found entity 6: lsu_ic_unbalance" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "7 lsu_token_ring " "Found entity 7: lsu_token_ring" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "8 lsu_swdimm_token_ring " "Found entity 8: lsu_swdimm_token_ring" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "9 lsu_rd_back_n " "Found entity 9: lsu_rd_back_n" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "10 lsu_rd_back " "Found entity 10: lsu_rd_back" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""} { "Info" "ISGN_ENTITY_NAME" "11 debug_io_cnt " "Found entity 11: debug_io_cnt" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_root.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_root.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_root " "Found entity 1: cra_ring_root" {  } { { "system/synthesis/submodules/cra_ring_root.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/cra_ring_root.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/cra_ring_node.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/cra_ring_node.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cra_ring_node " "Found entity 1: cra_ring_node" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/cra_ring_node.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface " "Found entity 1: system_acl_iface" {  } { { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper_001 " "Found entity 1: system_acl_iface_irq_mapper_001" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_irq_mapper " "Found entity 1: system_acl_iface_irq_mapper" {  } { { "system/synthesis/submodules/system_acl_iface_irq_mapper.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2 " "Found entity 1: system_acl_iface_mm_interconnect_2" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660900 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_2_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_001_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660928 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router_001 " "Found entity 2: system_acl_iface_mm_interconnect_2_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806660935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_2_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_2_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660936 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_2_router " "Found entity 2: system_acl_iface_mm_interconnect_2_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_1 " "Found entity 1: system_acl_iface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806660973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806660973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0 " "Found entity 1: system_acl_iface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661069 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661069 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661069 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661069 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661155 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661163 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router_002 " "Found entity 2: system_acl_iface_mm_interconnect_0_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661170 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "system/synthesis/submodules/altera_address_span_extender.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_pll " "Found entity 1: system_acl_iface_pll" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface " "Found entity 1: system_acl_iface_acl_kernel_interface" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661316 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661323 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661331 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_1_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_1_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661367 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661374 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_interface_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_interface_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/irq_ena.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/irq_ena.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_ena " "Found entity 1: irq_ena" {  } { { "system/synthesis/submodules/irq_ena.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/irq_ena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/version_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/version_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 version_id " "Found entity 1: version_id" {  } { { "system/synthesis/submodules/version_id.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/version_id.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_irq_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_irq_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_bridge " "Found entity 1: altera_irq_bridge" {  } { { "system/synthesis/submodules/altera_irq_bridge.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_irq_bridge.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/mem_org_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/mem_org_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_org_mode " "Found entity 1: mem_org_mode" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mem_org_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sw_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/sw_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_reset " "Found entity 1: sw_reset" {  } { { "system/synthesis/submodules/sw_reset.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/sw_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_interface_sys_description_rom " "Found entity 1: system_acl_iface_acl_kernel_interface_sys_description_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps " "Found entity 1: system_acl_iface_hps" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io " "Found entity 1: system_acl_iface_hps_hps_io" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system/synthesis/submodules/hps_sdram.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_hps_io_border " "Found entity 1: system_acl_iface_hps_hps_io_border" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_hps_fpga_interfaces " "Found entity 1: system_acl_iface_hps_fpga_interfaces" {  } { { "system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk " "Found entity 1: system_acl_iface_acl_kernel_clk" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002 " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661759 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode " "Found entity 1: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661767 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_acl_iface_acl_kernel_clk_mm_interconnect_0_router " "Found entity 2: system_acl_iface_acl_kernel_clk_mm_interconnect_0_router" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/pll_lock_avs.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/pll_lock_avs.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_lock_avs " "Found entity 1: pll_lock_avs" {  } { { "system/synthesis/submodules/pll_lock_avs.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/pll_lock_avs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/global_routing.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/global_routing.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_routing " "Found entity 1: global_routing" {  } { { "system/synthesis/submodules/global_routing.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/global_routing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "system/synthesis/submodules/timer.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_pll_rom " "Found entity 1: system_acl_iface_acl_kernel_clk_pll_rom" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_pll_reconfig_mif_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_mif_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_mif_reader " "Found entity 1: altera_pll_reconfig_mif_reader" {  } { { "system/synthesis/submodules/altera_pll_reconfig_mif_reader.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_mif_reader.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(108) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(108): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1801) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1801): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1801 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1793) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1793): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1793 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574806661817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file system/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661819 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661819 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661819 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661819 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661819 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2012 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "system/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_acl_iface_acl_kernel_clk_kernel_pll " "Found entity 1: system_acl_iface_acl_kernel_clk_kernel_pll" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806661834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806661834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806661835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574806662408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:the_system " "Elaborating entity \"system\" for hierarchy \"system:the_system\"" {  } { { "top.v" "the_system" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface system:the_system\|system_acl_iface:acl_iface " "Elaborating entity \"system_acl_iface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\"" {  } { { "system/synthesis/system.v" "acl_iface" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk " "Elaborating entity \"system_acl_iface_acl_kernel_clk\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_clk" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_kernel_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll " "Elaborating entity \"system_acl_iface_acl_kernel_clk_kernel_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "kernel_pll" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "altera_pll_i" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662714 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662725 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662725 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662725 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806662727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 24 " "Parameter \"pll_fractional_cout\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 140.000000 MHz " "Parameter \"output_clock_frequency0\" = \"140.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 280.000000 MHz " "Parameter \"output_clock_frequency1\" = \"280.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 6 " "Parameter \"m_cnt_hi_div\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 5 " "Parameter \"m_cnt_lo_div\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 559.999999 MHz " "Parameter \"pll_output_clk_frequency\" = \"559.999999 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 3355443 " "Parameter \"pll_fractional_division\" = \"3355443\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806662744 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806662744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662880 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662943 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662953 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662953 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662954 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806662954 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806662986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0 " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_reconfig_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_top.v" "reconfig_core.altera_pll_reconfig_core_inst0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(201) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(201): object \"dps_start_assert\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806663044 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1422) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1422): incomplete case statement has no default case item" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1422 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574806663137 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1438) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1438): incomplete case statement has no default case item" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1438 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574806663137 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_pll_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom " "Elaborating entity \"system_acl_iface_acl_kernel_clk_pll_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_rom" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "the_altsyncram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pll_rom.hex " "Parameter \"init_file\" = \"pll_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806663804 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_pll_rom.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806663804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgh1 " "Found entity 1: altsyncram_fgh1" {  } { { "db/altsyncram_fgh1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_fgh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806663864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806663864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgh1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_fgh1:auto_generated " "Elaborating entity \"altsyncram_fgh1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom\|altsyncram:the_altsyncram\|altsyncram_fgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter " "Elaborating entity \"timer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|timer:counter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "counter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_routing system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk " "Elaborating entity \"global_routing\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|global_routing:global_routing_kernel_clk\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "global_routing_kernel_clk" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_avalon_mm_bridge:ctrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "ctrl" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|sw_reset:pll_sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_sw_reset" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_lock_avs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0 " "Elaborating entity \"pll_lock_avs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|pll_lock_avs:pll_lock_avs_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "pll_lock_avs_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0 " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|version_id:version_id_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "version_id_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806663998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ctrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_sw_reset_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_lock_avs_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_lock_avs_0_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ctrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "pll_rom_s1_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "counter_s_agent_rdata_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "router_001" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:ctrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "ctrl_m0_limiter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "cmd_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_demux_002" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "rsp_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "crosser" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" "avalon_st_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_001" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806664986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_reset_controller:rst_controller_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "rst_controller_002" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "clock_cross_kernel_mem1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(210) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(210): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806665083 "|top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(213) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(213): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806665083 "|top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "version_id system:the_system\|system_acl_iface:acl_iface\|version_id:version_id " "Elaborating entity \"version_id\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|version_id:version_id\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "version_id" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps " "Elaborating entity \"system_acl_iface_hps\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "hps" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_fpga_interfaces system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_acl_iface_hps_fpga_interfaces\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "fpga_interfaces" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io " "Elaborating entity \"system_acl_iface_hps_hps_io\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps.v" "hps_io" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_hps_hps_io_border system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border " "Elaborating entity \"system_acl_iface_hps_hps_io_border\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io.v" "border" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "pll" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665563 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806665564 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806665565 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "p0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665579 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806665581 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665625 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806665628 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806665628 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806665633 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806665633 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665710 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806665710 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806665710 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665727 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806665734 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806665734 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806665734 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806665734 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806665925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666045 ""}  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806666045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806666100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806666100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666327 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "system/synthesis/submodules/hps_sdram.v" "seq" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1574806666328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "c0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806666369 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806666370 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806666370 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806666370 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806666370 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806666370 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "oct" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_hps:hps\|system_acl_iface_hps_hps_io:hps_io\|system_acl_iface_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system/synthesis/submodules/hps_sdram.v" "dll" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface " "Elaborating entity \"system_acl_iface_acl_kernel_interface\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "acl_kernel_interface" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_sys_description_rom system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom " "Elaborating entity \"system_acl_iface_acl_kernel_interface_sys_description_rom\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sys_description_rom" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "the_altsyncram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sys_description.hex " "Parameter \"init_file\" = \"sys_description.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806666863 ""}  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806666863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbi1 " "Found entity 1: altsyncram_sbi1" {  } { { "db/altsyncram_sbi1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_sbi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806666929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806666929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sbi1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_sbi1:auto_generated " "Elaborating entity \"altsyncram_sbi1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom\|altsyncram:the_altsyncram\|altsyncram_sbi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806666930 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 24 /users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/sys_description.hex " "Memory depth (512) in the design file differs from memory depth (24) in the Memory Initialization File \"/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/sys_description.hex\" -- setting initial value for remaining addresses to 0" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_sys_description_rom.v" 76 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1574806666937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cra\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cra" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_address_span_extender:address_span_extender_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "address_span_extender_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_reset system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset " "Elaborating entity \"sw_reset\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|sw_reset:sw_reset\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "sw_reset" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_avalon_mm_bridge:kernel_cntrl\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "kernel_cntrl" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_org_mode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode " "Elaborating entity \"mem_org_mode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mem_org_mode:mem_org_mode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mem_org_mode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mem_org_mode.v(28) " "Verilog HDL assignment warning at mem_org_mode.v(28): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mem_org_mode.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806667099 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 mem_org_mode.v(33) " "Verilog HDL assignment warning at mem_org_mode.v(33): truncated value with size 2 to match size of target (1)" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mem_org_mode.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806667100 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "slave_waitrequest mem_org_mode.v(15) " "Output port \"slave_waitrequest\" at mem_org_mode.v(15) has no driver" {  } { { "system/synthesis/submodules/mem_org_mode.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mem_org_mode.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806667100 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_bridge system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0 " "Elaborating entity \"altera_irq_bridge\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_irq_bridge:irq_bridge_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_bridge_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|altera_reset_controller:reset_controller_sw\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "reset_controller_sw" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irq_ena system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0 " "Elaborating entity \"irq_ena\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|irq_ena:irq_ena_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_ena_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:kernel_cra_s0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:kernel_cra_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "router_001" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "cmd_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "rsp_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_cmd_width_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806667552 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "kernel_cra_s0_rsp_width_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" "avalon_st_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:kernel_cntrl_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_0_cntl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_description_rom_s1_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806667979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sw_reset_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sw_reset_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mem_org_mode_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "mem_org_mode_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:version_id_0_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "version_id_0_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:kernel_cntrl_m0_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:address_span_extender_0_cntl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_agent_rdata_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "sys_description_rom_s1_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_001" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001:router_001\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "router_002" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002:router_002\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "kernel_cntrl_m0_limiter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "cmd_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_demux_002" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "rsp_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_cmd_width_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668719 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806668727 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "address_span_extender_0_cntl_rsp_width_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 2904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" "crosser" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1.v" 3070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|system_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "irq_mapper" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll " "Elaborating entity \"system_acl_iface_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "pll" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "altera_pll_i" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806668978 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806668989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806669003 ""}  } { { "system/synthesis/submodules/system_acl_iface_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806669003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|altera_address_span_extender:address_span_extender_kernel\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "address_span_extender_kernel" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:version_id_s_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:version_id_s_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_interface_kernel_cntrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_interface_kernel_cntrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_interface_kernel_cntrl_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_clk_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_kernel_clk_ctrl_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_clk_ctrl_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_h2f_lw_axi_master_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:version_id_s_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_clk_ctrl_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "acl_kernel_clk_ctrl_agent_rdata_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router:router\|system_acl_iface_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_002 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_002\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "router_002" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_router_002_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002\|system_acl_iface_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_router_002:router_002\|system_acl_iface_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "hps_h2f_lw_axi_master_wr_limiter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "version_id_s_burst_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:version_id_s_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "cmd_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_0_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_0_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" "rsp_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806669985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_1 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_acl_iface_mm_interconnect_1\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_cross_kernel_mem1_m0_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "clock_cross_kernel_mem1_m0_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:address_span_extender_kernel_windowed_slave_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" "address_span_extender_kernel_windowed_slave_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_1.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_acl_iface_mm_interconnect_2\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "mm_interconnect_2" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "address_span_extender_kernel_expanded_master_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_f2h_sdram0_data_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "address_span_extender_kernel_expanded_master_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_f2h_sdram0_data_agent" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806670549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router:router\|system_acl_iface_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "router_001" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_router_001_default_decode system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"system_acl_iface_mm_interconnect_2_router_001_default_decode\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_router_001:router_001\|system_acl_iface_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_demux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_demux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_demux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_cmd_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_cmd_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "cmd_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_rsp_mux system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_acl_iface_mm_interconnect_2_rsp_mux\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "rsp_mux" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_avalon_st_adapter system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_acl_iface_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" "avalon_st_adapter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_2:mm_interconnect_2\|system_acl_iface_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|system_acl_iface_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper " "Elaborating entity \"system_acl_iface_irq_mapper\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper:irq_mapper\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_acl_iface_irq_mapper_001 system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_acl_iface_irq_mapper_001\" for hierarchy \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_irq_mapper_001:irq_mapper_001\"" {  } { { "system/synthesis/submodules/system_acl_iface.v" "irq_mapper_001" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_node system:the_system\|cra_ring_node:avs_kernel_add_cra_cra_ring " "Elaborating entity \"cra_ring_node\" for hierarchy \"system:the_system\|cra_ring_node:avs_kernel_add_cra_cra_ring\"" {  } { { "system/synthesis/system.v" "avs_kernel_add_cra_cra_ring" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cra_ring_node.sv(21) " "Verilog HDL assignment warning at cra_ring_node.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/cra_ring_node.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806671307 "|top|system:the_system|cra_ring_node:avs_kernel_add_cra_cra_ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_node system:the_system\|cra_ring_node:avs_kernel_mul_cra_cra_ring " "Elaborating entity \"cra_ring_node\" for hierarchy \"system:the_system\|cra_ring_node:avs_kernel_mul_cra_cra_ring\"" {  } { { "system/synthesis/system.v" "avs_kernel_mul_cra_cra_ring" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cra_ring_node.sv(21) " "Verilog HDL assignment warning at cra_ring_node.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/cra_ring_node.sv" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/cra_ring_node.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806671329 "|top|system:the_system|cra_ring_node:avs_kernel_mul_cra_cra_ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cra_ring_root system:the_system\|cra_ring_root:cra_root " "Elaborating entity \"cra_ring_root\" for hierarchy \"system:the_system\|cra_ring_root:cra_root\"" {  } { { "system/synthesis/system.v" "cra_root" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mat_cl_system system:the_system\|mat_cl_system:mat_cl_system " "Elaborating entity \"mat_cl_system\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\"" {  } { { "system/synthesis/system.v" "mat_cl_system" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671389 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avm_memgmem0_port_0_0_rw_enable mat_cl_system.v(29) " "Output port \"avm_memgmem0_port_0_0_rw_enable\" at mat_cl_system.v(29) has no driver" {  } { { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806671406 "|top|system:the_system|mat_cl_system:mat_cl_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_add_top_wrapper system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add " "Elaborating entity \"kernel_add_top_wrapper\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\"" {  } { { "system/synthesis/submodules/mat_cl_system.v" "kernel_add" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_add_function_wrapper system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel " "Elaborating entity \"kernel_add_function_wrapper\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\"" {  } { { "system/synthesis/submodules/mat_cl_system.v" "kernel" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671625 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "profile_data_NO_SHIFT_REG 0 mat_cl.v(1215) " "Net \"profile_data_NO_SHIFT_REG\" at mat_cl.v(1215) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806671661 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806671754 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "global_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"global_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806671754 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "group_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"group_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806671754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_group_dispatcher system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_work_group_dispatcher:group_dispatcher " "Elaborating entity \"acl_work_group_dispatcher\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_work_group_dispatcher:group_dispatcher\"" {  } { { "system/synthesis/submodules/mat_cl.v" "group_dispatcher" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_kernel_finish_detector system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector " "Elaborating entity \"acl_kernel_finish_detector\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_finish_detector" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multistage_accumulator system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector\|acl_multistage_accumulator:ndrange_sum " "Elaborating entity \"acl_multistage_accumulator\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector\|acl_multistage_accumulator:ndrange_sum\"" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "ndrange_sum" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_kernel_finish_detector.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 96 acl_multistage_accumulator.v(153) " "Verilog HDL assignment warning at acl_multistage_accumulator.v(153): truncated value with size 97 to match size of target (96)" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_multistage_accumulator.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806671874 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_multistage_accumulator system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector\|acl_multistage_accumulator:ndrange_completed " "Elaborating entity \"acl_multistage_accumulator\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_kernel_finish_detector:kernel_finish_detector\|acl_multistage_accumulator:ndrange_completed\"" {  } { { "system/synthesis/submodules/acl_kernel_finish_detector.v" "ndrange_completed" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_kernel_finish_detector.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 96 acl_multistage_accumulator.v(153) " "Verilog HDL assignment warning at acl_multistage_accumulator.v(153): truncated value with size 97 to match size of target (96)" {  } { { "system/synthesis/submodules/acl_multistage_accumulator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_multistage_accumulator.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806671900 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_id_iterator system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0 " "Elaborating entity \"acl_id_iterator\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\"" {  } { { "system/synthesis/submodules/mat_cl.v" "id_iter_inst0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue_check acl_id_iterator.v(67) " "Verilog HDL or VHDL warning at acl_id_iterator.v(67): object \"issue_check\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806671922 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_shift_register:register_block\[0\].acl_gid " "Elaborating entity \"acl_shift_register\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_shift_register:register_block\[0\].acl_gid\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "register_block\[0\].acl_gid" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_shift_register:acl_valid " "Elaborating entity \"acl_shift_register\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_shift_register:acl_valid\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "acl_valid" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806671981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "group_id_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 192 " "Parameter \"lpm_width\" = \"192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806672470 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806672470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_25d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_25d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_25d1 " "Found entity 1: scfifo_25d1" {  } { { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806672526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806672526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_25d1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated " "Elaborating entity \"scfifo_25d1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s7a1 " "Found entity 1: a_dpfifo_s7a1" {  } { { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806672564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806672564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s7a1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo " "Elaborating entity \"a_dpfifo_s7a1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\"" {  } { { "db/scfifo_25d1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1hn1 " "Found entity 1: altsyncram_1hn1" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806672669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806672669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1hn1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram " "Elaborating entity \"altsyncram_1hn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\"" {  } { { "db/a_dpfifo_s7a1.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1l8 " "Found entity 1: cmpr_1l8" {  } { { "db/cmpr_1l8.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cmpr_1l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806672816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806672816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s7a1.tdf" "almost_full_comparer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison " "Elaborating entity \"cmpr_1l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cmpr_1l8:three_comparison\"" {  } { { "db/a_dpfifo_s7a1.tdf" "three_comparison" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_egb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806672896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806672896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb " "Elaborating entity \"cntr_egb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_egb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s7a1.tdf" "rd_ptr_msb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_rg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806672961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806672961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter " "Elaborating entity \"cntr_rg7\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_rg7:usedw_counter\"" {  } { { "db/a_dpfifo_s7a1.tdf" "usedw_counter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806672963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806673027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806673027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr " "Elaborating entity \"cntr_fgb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|cntr_fgb:wr_ptr\"" {  } { { "db/a_dpfifo_s7a1.tdf" "wr_ptr" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_work_item_iterator system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_work_item_iterator:work_item_iterator " "Elaborating entity \"acl_work_item_iterator\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_work_item_iterator:work_item_iterator\"" {  } { { "system/synthesis/submodules/acl_id_iterator.v" "work_item_iterator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_total acl_work_item_iterator.v(70) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(70): object \"global_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_work_item_iterator.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806673047 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_total acl_work_item_iterator.v(71) " "Verilog HDL or VHDL warning at acl_work_item_iterator.v(71): object \"local_total\" assigned a value but never read" {  } { { "system/synthesis/submodules/acl_work_item_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_work_item_iterator.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806673047 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_add_function system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0 " "Elaborating entity \"kernel_add_function\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_add_function_inst0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_add_basic_block_0 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0 " "Elaborating entity \"kernel_add_basic_block_0\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_add_basic_block_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_1to3_bb0_arrayidx4_0_reg_3_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(124) " "Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673281 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|acl_data_fifo:rnode_1to3_bb0_arrayidx4_0_reg_3_fifo\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_ " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\"" {  } { { "system/synthesis/submodules/mat_cl.v" "lsu_local_bb0_ld_" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673369 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(221) " "Output port \"o_input_fifo_depth\" at lsu_top.v(221) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806673376 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_streaming_read system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read " "Elaborating entity \"lsu_streaming_read\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "streaming_read" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "base_offset lsu_streaming.v(128) " "Verilog HDL or VHDL warning at lsu_streaming.v(128): object \"base_offset\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806673401 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "avm_buffer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_data_fifo.v(124) " "Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673450 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|acl_data_fifo:avm_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_burst_read_master system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master " "Elaborating entity \"lsu_burst_read_master\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "read_master" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_burst_master.v(146) " "Verilog HDL assignment warning at lsu_burst_master.v(146): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673566 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_burst_master.v(166) " "Verilog HDL assignment warning at lsu_burst_master.v(166): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673567 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(178) " "Verilog HDL assignment warning at lsu_burst_master.v(178): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673568 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(182) " "Verilog HDL assignment warning at lsu_burst_master.v(182): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673568 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(185) " "Verilog HDL assignment warning at lsu_burst_master.v(185): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673568 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_burst_master.v(187) " "Verilog HDL assignment warning at lsu_burst_master.v(187): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673568 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lsu_burst_master.v(209) " "Verilog HDL assignment warning at lsu_burst_master.v(209): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673569 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lsu_burst_master.v(220) " "Verilog HDL assignment warning at lsu_burst_master.v(220): truncated value with size 32 to match size of target (6)" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806673569 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "the_master_to_user_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806673976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806673976 ""}  } { { "system/synthesis/submodules/lsu_burst_master.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_burst_master.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806673976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cp91 " "Found entity 1: scfifo_cp91" {  } { { "db/scfifo_cp91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_cp91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cp91 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated " "Elaborating entity \"scfifo_cp91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jv91 " "Found entity 1: a_dpfifo_jv91" {  } { { "db/a_dpfifo_jv91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jv91 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo " "Elaborating entity \"a_dpfifo_jv91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\"" {  } { { "db/scfifo_cp91.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_cp91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34i1 " "Found entity 1: altsyncram_34i1" {  } { { "db/altsyncram_34i1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_34i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34i1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|altsyncram_34i1:FIFOram " "Elaborating entity \"altsyncram_34i1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|altsyncram_34i1:FIFOram\"" {  } { { "db/a_dpfifo_jv91.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5l8 " "Found entity 1: cmpr_5l8" {  } { { "db/cmpr_5l8.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cmpr_5l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cmpr_5l8:almost_full_comparer " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cmpr_5l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_jv91.tdf" "almost_full_comparer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cmpr_5l8:three_comparison " "Elaborating entity \"cmpr_5l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cmpr_5l8:three_comparison\"" {  } { { "db/a_dpfifo_jv91.tdf" "three_comparison" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cntr_igb:rd_ptr_msb " "Elaborating entity \"cntr_igb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cntr_igb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_jv91.tdf" "rd_ptr_msb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cntr_vg7:usedw_counter " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cntr_vg7:usedw_counter\"" {  } { { "db/a_dpfifo_jv91.tdf" "usedw_counter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806674602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806674602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cntr_jgb:wr_ptr " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_ld_\|lsu_streaming_read:streaming_read\|lsu_burst_read_master:read_master\|scfifo:the_master_to_user_fifo\|scfifo_cp91:auto_generated\|a_dpfifo_jv91:dpfifo\|cntr_jgb:wr_ptr\"" {  } { { "db/a_dpfifo_jv91.tdf" "wr_ptr" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_jv91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\"" {  } { { "system/synthesis/submodules/mat_cl.v" "lsu_local_bb0_st_add" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674786 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_readdata lsu_top.v(202) " "Output port \"o_readdata\" at lsu_top.v(202) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806674792 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(221) " "Output port \"o_input_fifo_depth\" at lsu_top.v(221) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806674792 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_streaming_write system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write " "Elaborating entity \"lsu_streaming_write\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\"" {  } { { "system/synthesis/submodules/lsu_top.v" "streaming_write" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_word_address lsu_streaming.v(385) " "Verilog HDL or VHDL warning at lsu_streaming.v(385): object \"last_word_address\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806674816 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_streaming.v(479) " "Verilog HDL assignment warning at lsu_streaming.v(479): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674819 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_streaming.v(563) " "Verilog HDL assignment warning at lsu_streaming.v(563): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674821 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(565) " "Verilog HDL assignment warning at lsu_streaming.v(565): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674821 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(573) " "Verilog HDL assignment warning at lsu_streaming.v(573): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674822 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(584) " "Verilog HDL assignment warning at lsu_streaming.v(584): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674822 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 3 lsu_streaming.v(591) " "Verilog HDL assignment warning at lsu_streaming.v(591): truncated value with size 30 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674822 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lsu_streaming.v(601) " "Verilog HDL assignment warning at lsu_streaming.v(601): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674822 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "avm_buffer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_data_fifo.v(124) " "Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806674874 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_st_add|lsu_streaming_write:streaming_write|acl_data_fifo:avm_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|acl_data_fifo:avm_buffer\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806674997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "fifo_n\[0\].data_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806675221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\"" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806675233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 62 " "Parameter \"almost_full_value\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806675233 ""}  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806675233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_psc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_psc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_psc1 " "Found entity 1: scfifo_psc1" {  } { { "db/scfifo_psc1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_psc1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806675285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806675285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_psc1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_psc1:auto_generated " "Elaborating entity \"scfifo_psc1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_psc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806675286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rt91 " "Found entity 1: a_dpfifo_rt91" {  } { { "db/a_dpfifo_rt91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_rt91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806675336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806675336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rt91 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_psc1:auto_generated\|a_dpfifo_rt91:dpfifo " "Elaborating entity \"a_dpfifo_rt91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_psc1:auto_generated\|a_dpfifo_rt91:dpfifo\"" {  } { { "db/scfifo_psc1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_psc1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806675338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j0i1 " "Found entity 1: altsyncram_j0i1" {  } { { "db/altsyncram_j0i1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_j0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806675408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806675408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j0i1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_psc1:auto_generated\|a_dpfifo_rt91:dpfifo\|altsyncram_j0i1:FIFOram " "Elaborating entity \"altsyncram_j0i1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_basic_block_0:kernel_add_basic_block_0\|lsu_top:lsu_local_bb0_st_add\|lsu_streaming_write:streaming_write\|scfifo:fifo_n\[0\].data_fifo\|scfifo_psc1:auto_generated\|a_dpfifo_rt91:dpfifo\|altsyncram_j0i1:FIFOram\"" {  } { { "db/a_dpfifo_rt91.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_rt91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806675410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_add_sys_cycle_time system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_sys_cycle_time:system_cycle_time_module " "Elaborating entity \"kernel_add_sys_cycle_time\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|kernel_add_function:kernel_add_function_inst0\|kernel_add_sys_cycle_time:system_cycle_time_module\"" {  } { { "system/synthesis/submodules/mat_cl.v" "system_cycle_time_module" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806676444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_top_wrapper system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul " "Elaborating entity \"kernel_mul_top_wrapper\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\"" {  } { { "system/synthesis/submodules/mat_cl_system.v" "kernel_mul" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806676459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_function_wrapper system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel " "Elaborating entity \"kernel_mul_function_wrapper\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\"" {  } { { "system/synthesis/submodules/mat_cl_system.v" "kernel" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806676564 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "profile_data_NO_SHIFT_REG 0 mat_cl.v(4679) " "Net \"profile_data_NO_SHIFT_REG\" at mat_cl.v(4679) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4679 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806676601 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806676727 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "global_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"global_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806676727 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "group_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"group_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806676727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_function system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0 " "Elaborating entity \"kernel_mul_function\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_mul_function_inst0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806676947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_basic_block_0 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_0:kernel_mul_basic_block_0 " "Elaborating entity \"kernel_mul_basic_block_0\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_0:kernel_mul_basic_block_0\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_mul_basic_block_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_basic_block_1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1 " "Elaborating entity \"kernel_mul_basic_block_1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_mul_basic_block_1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_int_mult system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|acl_int_mult:int_module_local_bb1_mul " "Elaborating entity \"acl_int_mult\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|acl_int_mult:int_module_local_bb1_mul\"" {  } { { "system/synthesis/submodules/mat_cl.v" "int_module_local_bb1_mul" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_1to2_input_global_id_0_0_reg_2_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|lsu_top:lsu_local_bb1_ld_ " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|lsu_top:lsu_local_bb1_ld_\"" {  } { { "system/synthesis/submodules/mat_cl.v" "lsu_local_bb1_ld_" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677211 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(221) " "Output port \"o_input_fifo_depth\" at lsu_top.v(221) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806677218 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_1:kernel_mul_basic_block_1|lsu_top:lsu_local_bb1_ld_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_streaming_read system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_streaming_read:streaming_read " "Elaborating entity \"lsu_streaming_read\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_1:kernel_mul_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_streaming_read:streaming_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "streaming_read" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "base_offset lsu_streaming.v(128) " "Verilog HDL or VHDL warning at lsu_streaming.v(128): object \"base_offset\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806677239 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_1:kernel_mul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_streaming_read:streaming_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_basic_block_2 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2 " "Elaborating entity \"kernel_mul_basic_block_2\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_mul_basic_block_2" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_1to2_cmp4_NEG_0_reg_2_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\|acl_valid_fifo_counter:counter\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "counter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_1to164_add11_lcssa7_0_reg_164_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806677970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 164 " "Parameter \"lpm_numwords\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806677970 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806677970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o6d1 " "Found entity 1: scfifo_o6d1" {  } { { "db/scfifo_o6d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_o6d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o6d1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated " "Elaborating entity \"scfifo_o6d1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i9a1 " "Found entity 1: a_dpfifo_i9a1" {  } { { "db/a_dpfifo_i9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i9a1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo " "Elaborating entity \"a_dpfifo_i9a1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\"" {  } { { "db/scfifo_o6d1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_o6d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hkn1 " "Found entity 1: altsyncram_hkn1" {  } { { "db/altsyncram_hkn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_hkn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hkn1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|altsyncram_hkn1:FIFOram " "Elaborating entity \"altsyncram_hkn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|altsyncram_hkn1:FIFOram\"" {  } { { "db/a_dpfifo_i9a1.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_i9a1.tdf" "almost_full_comparer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_i9a1.tdf" "three_comparison" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_kgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_i9a1.tdf" "rd_ptr_msb" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_i9a1.tdf" "usedw_counter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to164_add11_lcssa7_0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_o6d1:auto_generated\|a_dpfifo_i9a1:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_i9a1.tdf" "wr_ptr" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_i9a1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_c_05_0_reg_2_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_c_05_0_reg_2_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_1to2_c_05_0_reg_2_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_data_fifo.v(124) " "Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (2)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806678479 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rnode_1to2_c_05_0_reg_2_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_c_05_0_reg_2_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_c_05_0_reg_2_fifo\|acl_staging_reg:staging_reg\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "staging_reg" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rcnode_1to164_rc4_var__0_reg_164_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 164 " "Parameter \"lpm_numwords\" = \"164\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 96 " "Parameter \"lpm_width\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806678797 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806678797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_27d1 " "Found entity 1: scfifo_27d1" {  } { { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_27d1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated " "Elaborating entity \"scfifo_27d1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s9a1 " "Found entity 1: a_dpfifo_s9a1" {  } { { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s9a1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo " "Elaborating entity \"a_dpfifo_s9a1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\"" {  } { { "db/scfifo_27d1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ln1 " "Found entity 1: altsyncram_5ln1" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806678977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806678977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ln1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram " "Elaborating entity \"altsyncram_5ln1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\"" {  } { { "db/a_dpfifo_s9a1.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806678978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_2to163_c_05_0_reg_163_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "scfifo_component" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\"" {  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint unused " "Parameter \"lpm_hint\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 162 " "Parameter \"lpm_numwords\" = \"162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679268 ""}  } { { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806679268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m6d1 " "Found entity 1: scfifo_m6d1" {  } { { "db/scfifo_m6d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_m6d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806679320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806679320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m6d1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated " "Elaborating entity \"scfifo_m6d1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g9a1 " "Found entity 1: a_dpfifo_g9a1" {  } { { "db/a_dpfifo_g9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_g9a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806679375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806679375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g9a1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo " "Elaborating entity \"a_dpfifo_g9a1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo\"" {  } { { "db/scfifo_m6d1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_m6d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_2to163_c_05_0_reg_163_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_m6d1:auto_generated\|a_dpfifo_g9a1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g9a1.tdf" "almost_full_comparer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_g9a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_ " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\"" {  } { { "system/synthesis/submodules/mat_cl.v" "lsu_local_bb2_ld_" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679425 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(221) " "Output port \"o_input_fifo_depth\" at lsu_top.v(221) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806679432 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_read system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read " "Elaborating entity \"lsu_bursting_read\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "bursting_read" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679452 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_addr_next lsu_bursting_load_stores.v(92) " "Verilog HDL warning at lsu_bursting_load_stores.v(92): object R_addr_next used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806679454 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_addr_next_hold lsu_bursting_load_stores.v(92) " "Verilog HDL warning at lsu_bursting_load_stores.v(92): object R_addr_next_hold used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806679454 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift lsu_bursting_load_stores.v(114) " "Verilog HDL warning at lsu_bursting_load_stores.v(114): object shift used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 114 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806679454 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_consecutive lsu_bursting_load_stores.v(118) " "Verilog HDL warning at lsu_bursting_load_stores.v(118): object R_consecutive used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 118 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806679454 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache_status_ready lsu_bursting_load_stores.v(160) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(160): object \"cache_status_ready\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806679455 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_addr_next\[29..5\] 0 lsu_bursting_load_stores.v(92) " "Net \"R_addr_next\[29..5\]\" at lsu_bursting_load_stores.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806679461 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_addr_next_hold 0 lsu_bursting_load_stores.v(92) " "Net \"R_addr_next_hold\" at lsu_bursting_load_stores.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806679461 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 lsu_bursting_load_stores.v(114) " "Net \"shift\" at lsu_bursting_load_stores.v(114) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806679461 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_consecutive\[1\] 0 lsu_bursting_load_stores.v(118) " "Net \"R_consecutive\[1\]\" at lsu_bursting_load_stores.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806679461 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_active lsu_bursting_load_stores.v(68) " "Output port \"o_active\" at lsu_bursting_load_stores.v(68) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806679461 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_unaligned_reqs lsu_bursting_load_stores.v(80) " "Output port \"extra_unaligned_reqs\" at lsu_bursting_load_stores.v(80) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806679461 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_io_pipeline system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline " "Elaborating entity \"acl_io_pipeline\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_PIPE_INPUT.in_pipeline" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stall_free_coalescer system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer " "Elaborating entity \"acl_stall_free_coalescer\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "coalescer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(1019) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1019): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806679505 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lsu_bursting_load_stores.v(1022) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1022): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806679505 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(1025) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1025): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806679505 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1032) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1032): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806679505 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_pipelined_read system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read " "Elaborating entity \"lsu_bursting_pipelined_read\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "pipelined_read" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_byte_offset lsu_bursting_load_stores.v(542) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(542): object \"d_byte_offset\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806679528 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_second lsu_bursting_load_stores.v(544) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(544): object \"d_second\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806679528 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_2nd_valid lsu_bursting_load_stores.v(544) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(544): object \"d_2nd_valid\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806679528 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_shift lsu_bursting_load_stores.v(546) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(546): object \"d_shift\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806679528 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "cache \"no_rw_check, M20K\" lsu_bursting_load_stores.v(667) " "Verilog HDL warning at lsu_bursting_load_stores.v(667): can't infer memory for variable 'cache' with attribute '\"no_rw_check, M20K\"'." {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 667 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1574806679529 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 13 lsu_bursting_load_stores.v(676) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(676): truncated value with size 22 to match size of target (13)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806679593 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 lsu_bursting_load_stores.v(780) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(780): truncated value with size 256 to match size of target (32)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806679594 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_WORD_OFFSET_FIFO.offset_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 246 " "Parameter \"almost_full_value\" = \"246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806679900 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806679900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gqc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gqc1 " "Found entity 1: scfifo_gqc1" {  } { { "db/scfifo_gqc1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_gqc1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806679954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806679954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gqc1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated " "Elaborating entity \"scfifo_gqc1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806679956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6ca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6ca1 " "Found entity 1: a_dpfifo_6ca1" {  } { { "db/a_dpfifo_6ca1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_6ca1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806680016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806680016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6ca1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo " "Elaborating entity \"a_dpfifo_6ca1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\"" {  } { { "db/scfifo_gqc1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_gqc1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fkn1 " "Found entity 1: altsyncram_fkn1" {  } { { "db/altsyncram_fkn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_fkn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806680087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806680087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fkn1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\|altsyncram_fkn1:FIFOram " "Elaborating entity \"altsyncram_fkn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\|altsyncram_fkn1:FIFOram\"" {  } { { "db/a_dpfifo_6ca1.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_6ca1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6ca1.tdf" "almost_full_comparer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_6ca1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_gqc1:auto_generated\|a_dpfifo_6ca1:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_6ca1.tdf" "two_comparison" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_6ca1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "rd_request_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 20 " "Parameter \"almost_full_value\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 3 " "Parameter \"almost_empty_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680353 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806680353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_t3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_t3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_t3g1 " "Found entity 1: scfifo_t3g1" {  } { { "db/scfifo_t3g1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_t3g1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806680406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806680406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_t3g1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated " "Elaborating entity \"scfifo_t3g1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5ca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5ca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5ca1 " "Found entity 1: a_dpfifo_5ca1" {  } { { "db/a_dpfifo_5ca1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_5ca1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806680444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806680444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5ca1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo " "Elaborating entity \"a_dpfifo_5ca1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\"" {  } { { "db/scfifo_t3g1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_t3g1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dkn1 " "Found entity 1: altsyncram_dkn1" {  } { { "db/altsyncram_dkn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_dkn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806680516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806680516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dkn1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\|altsyncram_dkn1:FIFOram " "Elaborating entity \"altsyncram_dkn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_request_fifo\|scfifo_t3g1:auto_generated\|a_dpfifo_5ca1:dpfifo\|altsyncram_dkn1:FIFOram\"" {  } { { "db/a_dpfifo_5ca1.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_5ca1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "rd_back_wfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 931 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 105 " "Parameter \"almost_full_value\" = \"105\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806680935 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 931 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806680935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e7b1 " "Found entity 1: scfifo_e7b1" {  } { { "db/scfifo_e7b1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_e7b1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806680988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806680988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e7b1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_e7b1:auto_generated " "Elaborating entity \"scfifo_e7b1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_e7b1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806680990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4d91 " "Found entity 1: a_dpfifo_4d91" {  } { { "db/a_dpfifo_4d91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_4d91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806681027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806681027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4d91 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_e7b1:auto_generated\|a_dpfifo_4d91:dpfifo " "Elaborating entity \"a_dpfifo_4d91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_e7b1:auto_generated\|a_dpfifo_4d91:dpfifo\"" {  } { { "db/scfifo_e7b1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_e7b1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1on1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1on1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1on1 " "Found entity 1: altsyncram_1on1" {  } { { "db/altsyncram_1on1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1on1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806681145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806681145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1on1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_e7b1:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_1on1:FIFOram " "Elaborating entity \"altsyncram_1on1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:rd_back_wfifo\|scfifo_e7b1:auto_generated\|a_dpfifo_4d91:dpfifo\|altsyncram_1on1:FIFOram\"" {  } { { "db/a_dpfifo_4d91.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_4d91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1 " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\"" {  } { { "system/synthesis/submodules/mat_cl.v" "lsu_local_bb2_ld__u1" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681298 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(221) " "Output port \"o_input_fifo_depth\" at lsu_top.v(221) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806681305 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_read system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read " "Elaborating entity \"lsu_bursting_read\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\"" {  } { { "system/synthesis/submodules/lsu_top.v" "bursting_read" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681326 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_addr_next_hold lsu_bursting_load_stores.v(92) " "Verilog HDL warning at lsu_bursting_load_stores.v(92): object R_addr_next_hold used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806681327 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "cache \"M20K\" lsu_bursting_load_stores.v(94) " "Verilog HDL warning at lsu_bursting_load_stores.v(94): can't infer memory for variable 'cache' with attribute '\"M20K\"'." {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 94 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1574806681327 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_cache_pre lsu_bursting_load_stores.v(95) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(95): object \"in_cache_pre\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806681339 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shift lsu_bursting_load_stores.v(114) " "Verilog HDL warning at lsu_bursting_load_stores.v(114): object shift used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 114 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806681339 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_consecutive lsu_bursting_load_stores.v(118) " "Verilog HDL warning at lsu_bursting_load_stores.v(118): object R_consecutive used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 118 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806681339 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_cache_addr lsu_bursting_load_stores.v(127) " "Verilog HDL warning at lsu_bursting_load_stores.v(127): object R_cache_addr used but never assigned" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 127 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806681340 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_addr_next_hold 0 lsu_bursting_load_stores.v(92) " "Net \"R_addr_next_hold\" at lsu_bursting_load_stores.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806681354 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shift 0 lsu_bursting_load_stores.v(114) " "Net \"shift\" at lsu_bursting_load_stores.v(114) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 114 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806681355 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_consecutive\[0\] 0 lsu_bursting_load_stores.v(118) " "Net \"R_consecutive\[0\]\" at lsu_bursting_load_stores.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806681355 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_cache_addr 0 lsu_bursting_load_stores.v(127) " "Net \"R_cache_addr\" at lsu_bursting_load_stores.v(127) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 127 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806681355 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_active lsu_bursting_load_stores.v(68) " "Output port \"o_active\" at lsu_bursting_load_stores.v(68) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806681355 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extra_unaligned_reqs lsu_bursting_load_stores.v(80) " "Output port \"extra_unaligned_reqs\" at lsu_bursting_load_stores.v(80) has no driver" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806681355 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stall_free_coalescer system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer " "Elaborating entity \"acl_stall_free_coalescer\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|acl_stall_free_coalescer:coalescer\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "coalescer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(1019) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1019): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806681379 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lsu_bursting_load_stores.v(1022) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1022): truncated value with size 32 to match size of target (7)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806681379 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lsu_bursting_load_stores.v(1025) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1025): truncated value with size 32 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806681379 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_bursting_load_stores.v(1032) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(1032): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806681379 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_bursting_pipelined_read system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read " "Elaborating entity \"lsu_bursting_pipelined_read\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "pipelined_read" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_rd_data lsu_bursting_load_stores.v(534) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(534): object \"R_rd_data\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806681402 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_byte_offset lsu_bursting_load_stores.v(542) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(542): object \"d_byte_offset\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806681402 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_second lsu_bursting_load_stores.v(544) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(544): object \"d_second\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806681402 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_2nd_valid lsu_bursting_load_stores.v(544) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(544): object \"d_2nd_valid\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 544 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806681402 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_shift lsu_bursting_load_stores.v(546) " "Verilog HDL or VHDL warning at lsu_bursting_load_stores.v(546): object \"d_shift\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 546 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806681402 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 4 lsu_bursting_load_stores.v(809) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(809): truncated value with size 13 to match size of target (4)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806681403 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 lsu_bursting_load_stores.v(877) " "Verilog HDL assignment warning at lsu_bursting_load_stores.v(877): truncated value with size 256 to match size of target (32)" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806681403 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|lsu_top:lsu_local_bb2_ld__u1|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "GEN_WORD_OFFSET_FIFO.offset_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\"" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 246 " "Parameter \"almost_full_value\" = \"246\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806681631 ""}  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806681631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0pc1 " "Found entity 1: scfifo_0pc1" {  } { { "db/scfifo_0pc1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_0pc1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806681683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806681683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0pc1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated " "Elaborating entity \"scfifo_0pc1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_maa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_maa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_maa1 " "Found entity 1: a_dpfifo_maa1" {  } { { "db/a_dpfifo_maa1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_maa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806681720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806681720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_maa1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo " "Elaborating entity \"a_dpfifo_maa1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\"" {  } { { "db/scfifo_0pc1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_0pc1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhn1 " "Found entity 1: altsyncram_fhn1" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_fhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806681787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806681787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhn1 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|altsyncram_fhn1:FIFOram " "Elaborating entity \"altsyncram_fhn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld__u1\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo\|scfifo_0pc1:auto_generated\|a_dpfifo_maa1:dpfifo\|altsyncram_fhn1:FIFOram\"" {  } { { "db/a_dpfifo_maa1.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_maa1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806681789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_164to165_rc0_bb2_inc13_0_reg_165_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_164to165_rc0_bb2_inc13_0_reg_165_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rcnode_164to165_rc0_bb2_inc13_0_reg_165_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_164to165_rc0_bb2_inc13_0_reg_165_fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_164to165_rc0_bb2_inc13_0_reg_165_fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\"" {  } { { "system/synthesis/submodules/mat_cl.v" "rnode_165to165_bb2_mul8_0_reg_165_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(124) " "Verilog HDL assignment warning at acl_data_fifo.v(124): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682167 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_165to165_bb2_mul8_0_reg_165_fifo\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "system/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_basic_block_3 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_3:kernel_mul_basic_block_3 " "Elaborating entity \"kernel_mul_basic_block_3\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_3:kernel_mul_basic_block_3\"" {  } { { "system/synthesis/submodules/mat_cl.v" "kernel_mul_basic_block_3" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_3:kernel_mul_basic_block_3\|lsu_top:lsu_local_bb3_st_ " "Elaborating entity \"lsu_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_3:kernel_mul_basic_block_3\|lsu_top:lsu_local_bb3_st_\"" {  } { { "system/synthesis/submodules/mat_cl.v" "lsu_local_bb3_st_" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682298 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_readdata lsu_top.v(202) " "Output port \"o_readdata\" at lsu_top.v(202) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806682304 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_input_fifo_depth lsu_top.v(221) " "Output port \"o_input_fifo_depth\" at lsu_top.v(221) has no driver" {  } { { "system/synthesis/submodules/lsu_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806682304 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_streaming_write system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_3:kernel_mul_basic_block_3\|lsu_top:lsu_local_bb3_st_\|lsu_streaming_write:streaming_write " "Elaborating entity \"lsu_streaming_write\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_3:kernel_mul_basic_block_3\|lsu_top:lsu_local_bb3_st_\|lsu_streaming_write:streaming_write\"" {  } { { "system/synthesis/submodules/lsu_top.v" "streaming_write" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_top.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806682324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_word_address lsu_streaming.v(385) " "Verilog HDL or VHDL warning at lsu_streaming.v(385): object \"last_word_address\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806682326 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_streaming.v(479) " "Verilog HDL assignment warning at lsu_streaming.v(479): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682328 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lsu_streaming.v(563) " "Verilog HDL assignment warning at lsu_streaming.v(563): truncated value with size 32 to match size of target (30)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682330 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(565) " "Verilog HDL assignment warning at lsu_streaming.v(565): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682331 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(573) " "Verilog HDL assignment warning at lsu_streaming.v(573): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682331 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_streaming.v(584) " "Verilog HDL assignment warning at lsu_streaming.v(584): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682331 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 3 lsu_streaming.v(591) " "Verilog HDL assignment warning at lsu_streaming.v(591): truncated value with size 30 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682332 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lsu_streaming.v(601) " "Verilog HDL assignment warning at lsu_streaming.v(601): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_streaming.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806682332 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_3:kernel_mul_basic_block_3|lsu_top:lsu_local_bb3_st_|lsu_streaming_write:streaming_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|acl_loop_limiter:loop_limiter_0 " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|acl_loop_limiter:loop_limiter_0\"" {  } { { "system/synthesis/submodules/mat_cl.v" "loop_limiter_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806683558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_loop_limiter.v(59) " "Verilog HDL assignment warning at acl_loop_limiter.v(59): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_loop_limiter.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683559 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|acl_loop_limiter:loop_limiter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_loop_limiter.v(60) " "Verilog HDL assignment warning at acl_loop_limiter.v(60): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_loop_limiter.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683559 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|acl_loop_limiter:loop_limiter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (8)" {  } { { "system/synthesis/submodules/acl_loop_limiter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683559 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|acl_loop_limiter:loop_limiter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernel_mul_sys_cycle_time system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_sys_cycle_time:system_cycle_time_module " "Elaborating entity \"kernel_mul_sys_cycle_time\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_sys_cycle_time:system_cycle_time_module\"" {  } { { "system/synthesis/submodules/mat_cl.v" "system_cycle_time_module" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806683575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_ic_top system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top " "Elaborating entity \"lsu_ic_top\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\"" {  } { { "system/synthesis/submodules/mat_cl_system.v" "lsu_ic_top" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806683590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_token_ring system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic " "Elaborating entity \"lsu_token_ring\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_SIMPLE.lsu_ic" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806683643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_avm_port_num lsu_ic_top.v(1882) " "Verilog HDL or VHDL warning at lsu_ic_top.v(1882): object \"to_avm_port_num\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1882 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806683648 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_ic_top.v(1700) " "Verilog HDL assignment warning at lsu_ic_top.v(1700): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683653 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_id\[0\] lsu_ic_top.v(1425) " "Output port \"o_id\[0\]\" at lsu_ic_top.v(1425) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683677 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806683743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_n_token system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring " "Elaborating entity \"lsu_n_token\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806683786 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ext_waitrequest\[0\] lsu_ic_top.v(472) " "Output port \"o_ext_waitrequest\[0\]\" at lsu_ic_top.v(472) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 472 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683797 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_avm_byteenable lsu_ic_top.v(541) " "Output port \"o_avm_byteenable\" at lsu_ic_top.v(541) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 541 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683797 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_active lsu_ic_top.v(487) " "Output port \"o_active\" at lsu_ic_top.v(487) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 487 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683797 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_avm_writedata lsu_ic_top.v(549) " "Output port \"o_avm_writedata\" at lsu_ic_top.v(549) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 549 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683797 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_avm_write lsu_ic_top.v(544) " "Output port \"o_avm_write\" at lsu_ic_top.v(544) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 544 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683797 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806683801 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806683801 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806683801 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_burstcount " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_burstcount\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806683801 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806683801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_n_fast system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring\|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast " "Elaborating entity \"lsu_n_fast\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring\|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_ENABLE_FAST.lsu_n_fast" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806683820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_req lsu_ic_top.v(833) " "Verilog HDL or VHDL warning at lsu_ic_top.v(833): object \"ext_req\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806683823 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "321 33 lsu_ic_top.v(856) " "Verilog HDL assignment warning at lsu_ic_top.v(856): truncated value with size 321 to match size of target (33)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683823 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu_ic_top.v(934) " "Verilog HDL assignment warning at lsu_ic_top.v(934): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683825 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lsu_ic_top.v(976) " "Verilog HDL assignment warning at lsu_ic_top.v(976): truncated value with size 32 to match size of target (3)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806683826 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_avm_writedata lsu_ic_top.v(826) " "Output port \"o_avm_writedata\" at lsu_ic_top.v(826) has no driver" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 826 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574806683830 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|lsu_n_fast:GEN_ENABLE_FAST.lsu_n_fast"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1656 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 497 " "Parameter \"almost_full_value\" = \"497\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684112 ""}  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1656 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806684112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0cc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0cc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0cc1 " "Found entity 1: scfifo_0cc1" {  } { { "db/scfifo_0cc1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_0cc1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0cc1 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated " "Elaborating entity \"scfifo_0cc1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_et91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_et91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_et91 " "Found entity 1: a_dpfifo_et91" {  } { { "db/a_dpfifo_et91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_et91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_et91 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo " "Elaborating entity \"a_dpfifo_et91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\"" {  } { { "db/scfifo_0cc1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_0cc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kn1 " "Found entity 1: altsyncram_5kn1" {  } { { "db/altsyncram_5kn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5kn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kn1 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|altsyncram_5kn1:FIFOram " "Elaborating entity \"altsyncram_5kn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|altsyncram_5kn1:FIFOram\"" {  } { { "db/a_dpfifo_et91.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_et91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_et91.tdf" "almost_full_comparer" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_et91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cmpr_8l8:two_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cmpr_8l8:two_comparison\"" {  } { { "db/a_dpfifo_et91.tdf" "two_comparison" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_et91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_et91.tdf" "usedw_counter" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_et91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET\[0\].rd_fifo\|scfifo_0cc1:auto_generated\|a_dpfifo_et91:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_et91.tdf" "wr_ptr" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_et91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1727 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 318 " "Parameter \"lpm_width\" = \"318\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 503 " "Parameter \"almost_full_value\" = \"503\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806684924 ""}  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1727 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806684924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ddc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ddc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ddc1 " "Found entity 1: scfifo_ddc1" {  } { { "db/scfifo_ddc1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_ddc1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806684978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806684978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ddc1 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\|scfifo_ddc1:auto_generated " "Elaborating entity \"scfifo_ddc1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\|scfifo_ddc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806684980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7v91 " "Found entity 1: a_dpfifo_7v91" {  } { { "db/a_dpfifo_7v91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_7v91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806685030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806685030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7v91 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\|scfifo_ddc1:auto_generated\|a_dpfifo_7v91:dpfifo " "Elaborating entity \"a_dpfifo_7v91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\|scfifo_ddc1:auto_generated\|a_dpfifo_7v91:dpfifo\"" {  } { { "db/scfifo_ddc1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_ddc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnn1 " "Found entity 1: altsyncram_nnn1" {  } { { "db/altsyncram_nnn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_nnn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806685162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806685162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnn1 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\|scfifo_ddc1:auto_generated\|a_dpfifo_7v91:dpfifo\|altsyncram_nnn1:FIFOram " "Elaborating entity \"altsyncram_nnn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|scfifo:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS\[0\].wr_fifo\|scfifo_ddc1:auto_generated\|a_dpfifo_7v91:dpfifo\|altsyncram_nnn1:FIFOram\"" {  } { { "db/a_dpfifo_7v91.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_7v91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_n_token system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring " "Elaborating entity \"lsu_n_token\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu_ic_top.v(644) " "Verilog HDL assignment warning at lsu_ic_top.v(644): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806685347 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu_ic_top.v(659) " "Verilog HDL assignment warning at lsu_ic_top.v(659): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806685350 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ci_writedata\[0\]\[0\] 0 lsu_ic_top.v(572) " "Net \"ci_writedata\[0\]\[0\]\" at lsu_ic_top.v(572) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 572 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806685355 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_id " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_id\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806685364 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806685364 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806685364 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_burstcount " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_burstcount\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806685364 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ci_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ci_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574806685364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_ic_token system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring\|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC\[0\].ic " "Elaborating entity \"lsu_ic_token\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring\|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC\[0\].ic\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_DISABLE_FAST.GEN_IC\[0\].ic" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu_ic_top.v(399) " "Verilog HDL assignment warning at lsu_ic_top.v(399): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806685386 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lsu_ic_top.v(393) " "Verilog HDL Always Construct warning at lsu_ic_top.v(393): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 393 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574806685386 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[0].ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_ic_token system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring\|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC\[1\].ic " "Elaborating entity \"lsu_ic_token\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring\|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC\[1\].ic\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_DISABLE_FAST.GEN_IC\[1\].ic" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu_ic_top.v(399) " "Verilog HDL assignment warning at lsu_ic_top.v(399): truncated value with size 32 to match size of target (1)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806685424 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lsu_ic_top.v(393) " "Verilog HDL Always Construct warning at lsu_ic_top.v(393): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 393 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574806685424 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_n_token:GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|lsu_ic_token:GEN_DISABLE_FAST.GEN_IC[1].ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_rd_back system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back " "Elaborating entity \"lsu_rd_back\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685458 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "port_num lsu_ic_top.v(2495) " "Verilog HDL warning at lsu_ic_top.v(2495): object port_num used but never assigned" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2495 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_data_en lsu_ic_top.v(2499) " "Verilog HDL warning at lsu_ic_top.v(2499): object rd_data_en used but never assigned" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2499 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_empty lsu_ic_top.v(2499) " "Verilog HDL warning at lsu_ic_top.v(2499): object data_empty used but never assigned" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2499 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_out lsu_ic_top.v(2500) " "Verilog HDL warning at lsu_ic_top.v(2500): object data_out used but never assigned" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2500 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_rd_port_num lsu_ic_top.v(2501) " "Verilog HDL or VHDL warning at lsu_ic_top.v(2501): object \"R_rd_port_num\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_to_ic_en lsu_ic_top.v(2505) " "Verilog HDL or VHDL warning at lsu_ic_top.v(2505): object \"data_to_ic_en\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_o_avm_burstcnt lsu_ic_top.v(2506) " "Verilog HDL or VHDL warning at lsu_ic_top.v(2506): object \"R_o_avm_burstcnt\" assigned a value but never read" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2506 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574806685460 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsu_ic_top.v(2553) " "Verilog HDL assignment warning at lsu_ic_top.v(2553): truncated value with size 32 to match size of target (5)" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574806685462 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_data_en\[0\] 0 lsu_ic_top.v(2499) " "Net \"rd_data_en\[0\]\" at lsu_ic_top.v(2499) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2499 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806685474 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_empty\[0\] 0 lsu_ic_top.v(2499) " "Net \"data_empty\[0\]\" at lsu_ic_top.v(2499) has no driver or initial value, using a default initial value '0'" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2499 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574806685474 "|top|system:the_system|mat_cl_system:mat_cl_system|lsu_ic_top:lsu_ic_top|lsu_token_ring:GEN_SIMPLE.lsu_ic|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo " "Elaborating entity \"scfifo\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "port_num_fifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\"" {  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 497 " "Parameter \"almost_full_value\" = \"497\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806685728 ""}  } { { "system/synthesis/submodules/lsu_ic_top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_ic_top.v" 2690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806685728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lac1 " "Found entity 1: scfifo_lac1" {  } { { "db/scfifo_lac1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_lac1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806685780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806685780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lac1 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\|scfifo_lac1:auto_generated " "Elaborating entity \"scfifo_lac1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\|scfifo_lac1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3s91 " "Found entity 1: a_dpfifo_3s91" {  } { { "db/a_dpfifo_3s91.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_3s91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806685817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806685817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3s91 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\|scfifo_lac1:auto_generated\|a_dpfifo_3s91:dpfifo " "Elaborating entity \"a_dpfifo_3s91\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\|scfifo_lac1:auto_generated\|a_dpfifo_3s91:dpfifo\"" {  } { { "db/scfifo_lac1.tdf" "dpfifo" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_lac1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghn1 " "Found entity 1: altsyncram_ghn1" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_ghn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806685912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806685912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghn1 system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\|scfifo_lac1:auto_generated\|a_dpfifo_3s91:dpfifo\|altsyncram_ghn1:FIFOram " "Elaborating entity \"altsyncram_ghn1\" for hierarchy \"system:the_system\|mat_cl_system:mat_cl_system\|lsu_ic_top:lsu_ic_top\|lsu_token_ring:GEN_SIMPLE.lsu_ic\|lsu_rd_back:GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID\[0\].lsu_rd_back\|scfifo:port_num_fifo\|scfifo_lac1:auto_generated\|a_dpfifo_3s91:dpfifo\|altsyncram_ghn1:FIFOram\"" {  } { { "db/a_dpfifo_3s91.tdf" "FIFOram" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_3s91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:the_system\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system/synthesis/system.v" "mm_interconnect_0" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806685944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:acl_iface_kernel_mem0_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_0.v" "acl_iface_kernel_mem0_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_mm_interconnect_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806686006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_3 system:the_system\|system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"system_mm_interconnect_3\" for hierarchy \"system:the_system\|system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "system/synthesis/system.v" "mm_interconnect_3" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806686036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:the_system\|system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:acl_iface_kernel_cra_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:acl_iface_kernel_cra_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_3.v" "acl_iface_kernel_cra_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_mm_interconnect_3.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806686062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:the_system\|system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:cra_root_cra_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:the_system\|system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:cra_root_cra_slave_translator\"" {  } { { "system/synthesis/submodules/system_mm_interconnect_3.v" "cra_root_cra_slave_translator" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_mm_interconnect_3.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806686082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_counter_30 async_counter_30:AC30 " "Elaborating entity \"async_counter_30\" for hierarchy \"async_counter_30:AC30\"" {  } { { "top.v" "AC30" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806686107 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "control_read_length read_master 32 30 " "Port \"control_read_length\" on the entity instantiation of \"read_master\" is connected to a signal of width 32. The formal width of the signal in the module is 30.  The extra bits will be ignored." {  } { { "system/synthesis/submodules/lsu_streaming.v" "read_master" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_streaming.v" 241 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574806693205 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|kernel_add_function:kernel_add_function_inst0|kernel_add_basic_block_0:kernel_add_basic_block_0|lsu_top:lsu_local_bb0_ld_|lsu_streaming_read:streaming_read|lsu_burst_read_master:read_master"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[63\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[63\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[62\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[62\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[61\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[61\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[60\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[60\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[59\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[59\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[58\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[58\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[57\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[57\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[56\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[56\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[55\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[55\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[54\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[54\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[53\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[53\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[52\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[52\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[51\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[51\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[50\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[50\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[49\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[49\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[48\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[48\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[47\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[47\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[46\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[46\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[45\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[45\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[44\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[44\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[43\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[43\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[42\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[42\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[41\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[41\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[40\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[40\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[39\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[39\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[38\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[38\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[37\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[37\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[36\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[36\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[35\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[35\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[34\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[34\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[33\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[33\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[32\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[32\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[31\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[30\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[29\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[28\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[27\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[26\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[25\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[24\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[23\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[22\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[21\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[20\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[19\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[18\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[17\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[16\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[15\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[14\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[13\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[12\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[11\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[10\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[9\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[8\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[7\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[6\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[5\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[4\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[3\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[2\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_sw_reset_s_readdata\[1\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 91 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[31\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[30\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[29\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[28\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[27\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[26\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[25\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[24\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[23\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[22\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[21\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[20\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[19\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[18\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[17\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[16\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[15\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[14\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[13\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[12\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[11\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[10\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[9\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[8\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[7\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[6\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[5\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[4\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[3\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[2\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_interface:acl_kernel_interface\|mm_interconnect_1_mem_org_mode_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" "mm_interconnect_1_mem_org_mode_s_readdata\[1\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_interface.v" 97 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694023 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574806694023 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1574806694419 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[31\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[30\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[29\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[28\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[27\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[26\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[25\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[24\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[23\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[22\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[21\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[20\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[19\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[18\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[17\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[16\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[15\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[14\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[13\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[12\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[11\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[10\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[9\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[8\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[7\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[6\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[5\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[4\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[3\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[2\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_sw_reset_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_sw_reset_s_readdata\[1\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[31\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[30\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[29\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[28\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[27\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[26\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[25\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[24\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[23\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[22\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[21\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[20\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[19\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[18\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[17\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[16\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[15\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[14\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[13\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[12\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[11\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[10\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[9\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[8\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[7\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[6\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[5\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[4\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[3\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[2\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\] " "Net \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]\" is missing source, defaulting to GND" {  } { { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "mm_interconnect_0_pll_lock_avs_0_s_readdata\[1\]" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 68 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574806694427 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574806694427 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.v" 242 0 0 } } { "system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_acl_kernel_clk.v" 86 0 0 } } { "system/synthesis/submodules/system_acl_iface.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface.v" 204 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 202 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574806699605 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[0\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 40 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[1\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 72 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1064 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1096 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1128 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1160 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1192 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1224 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1256 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1288 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1320 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1352 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1384 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1416 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1448 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1480 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1512 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1544 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1576 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1608 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1640 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1672 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1704 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1736 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1768 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1800 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1832 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1864 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1896 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1928 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1960 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1992 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2024 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2056 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2088 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2120 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2152 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2184 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2216 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2248 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2280 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2312 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2344 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2376 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2408 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2440 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2472 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2504 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2536 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2568 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2600 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2632 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2664 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2696 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2728 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2760 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2792 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2824 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2856 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2888 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2920 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2952 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2984 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3016 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3048 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3080 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3112 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3144 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3176 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3208 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3240 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3272 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3304 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3336 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3368 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3400 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3432 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3464 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3496 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3528 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3560 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3592 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3624 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3656 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3688 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3720 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3752 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3784 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3816 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3848 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3880 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3912 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3944 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3976 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4008 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4040 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4072 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4104 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4136 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4168 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4200 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4232 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4264 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4296 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4328 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4360 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4392 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4424 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4456 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4488 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4520 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4552 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4584 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4616 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4648 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4680 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4712 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4744 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4776 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4808 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4840 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4872 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4904 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4936 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4968 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5000 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5032 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5064 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5096 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5128 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5160 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5192 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5224 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5256 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5288 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5320 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5352 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5384 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5416 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5448 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5480 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5512 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5544 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5576 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5608 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5640 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5672 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5704 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5736 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5768 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5800 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5832 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5864 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5896 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5928 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5960 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5992 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6024 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6056 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6088 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6120 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6152 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5018 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1064 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1096 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1128 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1160 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1192 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1224 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1256 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1288 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1320 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1352 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1384 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1416 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1448 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1480 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1512 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1544 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1576 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1608 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1640 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1672 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1704 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1736 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1768 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1800 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1832 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1864 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1896 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1928 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1960 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1992 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2024 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2056 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2088 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2120 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2152 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2184 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2216 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2248 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2280 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2312 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2344 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2376 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2408 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2440 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2472 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2504 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2536 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2568 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2600 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2632 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2664 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2696 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2728 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2760 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2792 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2824 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2856 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2888 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2920 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2952 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 2984 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3016 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3048 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3080 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3112 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3144 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3176 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3208 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3240 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3272 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3304 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3336 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3368 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3400 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3432 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3464 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3496 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3528 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3560 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3592 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3624 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3656 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3688 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3720 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3752 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3784 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3816 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3848 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3880 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3912 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3944 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 3976 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4008 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4040 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4072 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4104 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4136 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4168 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4200 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4232 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4264 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4296 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4328 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4360 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4392 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4424 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4456 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4488 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4520 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4552 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4584 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4616 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4648 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4680 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4712 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4744 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4776 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4808 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4840 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4872 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4904 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4936 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 4968 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5000 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5032 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5064 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5096 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5128 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5160 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5192 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5224 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5256 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5288 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5320 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5352 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5384 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5416 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5448 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5480 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5512 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5544 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5576 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5608 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5640 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5672 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5704 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5736 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5768 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5800 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5832 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5864 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5896 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5928 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5960 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 5992 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6024 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6056 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6088 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6120 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 6152 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699605 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a191"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574806699605 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574806699605 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1000 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1032 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[32\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1064 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[33\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1096 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[34\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1128 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[35\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1160 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[36\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1192 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[37\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1224 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[38\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1256 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[39\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1288 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[40\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1320 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[41\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1352 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[42\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1384 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[43\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1416 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[44\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1448 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[45\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1480 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[46\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1512 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[47\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1544 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[48\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1576 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[49\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1608 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[50\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1640 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[51\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1672 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[52\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1704 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[53\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1736 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[54\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1768 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[55\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1800 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[56\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1832 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[57\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1864 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[58\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1896 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[59\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1928 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[60\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1960 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[61\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 1992 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 2024 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 2056 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806699676 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574806699676 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574806699676 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[92\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 2984 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806704683 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[93\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 3016 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806704683 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 3048 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806704683 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_27d1:auto_generated\|a_dpfifo_s9a1:dpfifo\|altsyncram_5ln1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_5ln1.tdf" 3080 2 0 } } { "db/a_dpfifo_s9a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s9a1.tdf" 47 2 0 } } { "db/scfifo_27d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_27d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_data_fifo.v" 99 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 3107 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 4515 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 5088 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 501 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 194 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806704683 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_mul_top_wrapper:kernel_mul|kernel_mul_function_wrapper:kernel|kernel_mul_function:kernel_mul_function_inst0|kernel_mul_basic_block_2:kernel_mul_basic_block_2|acl_data_fifo:rcnode_1to164_rc4_var__0_reg_164_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_27d1:auto_generated|a_dpfifo_s9a1:dpfifo|altsyncram_5ln1:FIFOram|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574806704683 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574806704683 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred RAM node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|cache_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1574806705480 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|cache " "RAM logic \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|cache\" is uninferred due to asynchronous read logic" {  } { { "system/synthesis/submodules/lsu_bursting_load_stores.v" "cache" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/lsu_bursting_load_stores.v" 94 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1574806705484 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574806705484 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1032 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806719831 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 1000 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806719831 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[29\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 968 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806719831 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[28\] " "Synthesized away node \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_add_top_wrapper:kernel_add\|kernel_add_function_wrapper:kernel\|acl_id_iterator:id_iter_inst0\|acl_fifo:group_id_fifo\|scfifo:scfifo_component\|scfifo_25d1:auto_generated\|a_dpfifo_s7a1:dpfifo\|altsyncram_1hn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_1hn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_1hn1.tdf" 936 2 0 } } { "db/a_dpfifo_s7a1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/a_dpfifo_s7a1.tdf" 47 2 0 } } { "db/scfifo_25d1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/scfifo_25d1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/usr/commercial_amd64/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_fifo.v" 200 0 0 } } { "system/synthesis/submodules/acl_id_iterator.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_id_iterator.v" 142 0 0 } } { "system/synthesis/submodules/mat_cl.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl.v" 1549 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 362 0 0 } } { "system/synthesis/submodules/mat_cl_system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/mat_cl_system.v" 128 0 0 } } { "system/synthesis/system.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/system.v" 323 0 0 } } { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 130 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806719831 "|top|system:the_system|mat_cl_system:mat_cl_system|kernel_add_top_wrapper:kernel_add|kernel_add_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_1hn1:FIFOram|ram_block1a28"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574806719831 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574806719831 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574806720733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574806720733 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574806720733 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1574806720786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806720806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0 " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|altsyncram:cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806720806 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806720806 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_h3m1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_h3m1.tdf" 612 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806720869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3m1 " "Found entity 1: altsyncram_h3m1" {  } { { "db/altsyncram_h3m1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_h3m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806720869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806720869 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1574806721031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806721076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0 " "Instantiated megafunction \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|lsu_top:lsu_local_bb2_ld_\|lsu_bursting_read:bursting_read\|lsu_bursting_pipelined_read:pipelined_read\|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721076 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806721076 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_ekn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_ekn1.tdf" 7990 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806721178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekn1 " "Found entity 1: altsyncram_ekn1" {  } { { "db/altsyncram_ekn1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_ekn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806721180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806721180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806721366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721366 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806721366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806721427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806721427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806721670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806721670 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806721670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_0aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806721773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806721773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806722130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system:the_system\|system_acl_iface:acl_iface\|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806722130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574806722130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9j1 " "Found entity 1: altsyncram_g9j1" {  } { { "db/altsyncram_g9j1.tdf" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/db/altsyncram_g9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806722244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806722244 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "89 " "89 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574806725014 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "emac_mdio~synth " "Node \"emac_mdio~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_cmd~synth " "Node \"sd_cmd~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[0\]~synth " "Node \"sd_d\[0\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[1\]~synth " "Node \"sd_d\[1\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[2\]~synth " "Node \"sd_d\[2\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sd_d\[3\]~synth " "Node \"sd_d\[3\]~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led~synth " "Node \"led~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_sda~synth " "Node \"i2c_sda~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""} { "Warning" "WMLS_MLS_NODE_NAME" "i2c_scl~synth " "Node \"i2c_scl~synth\"" {  } { { "top.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806742782 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574806742782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806744634 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806757776 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "6 system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 6 logic cells for Maximum Fan-Out assignment on \"system:the_system\|mat_cl_system:mat_cl_system\|kernel_mul_top_wrapper:kernel_mul\|kernel_mul_function_wrapper:kernel\|kernel_mul_function:kernel_mul_function_inst0\|kernel_mul_basic_block_2:kernel_mul_basic_block_2\|acl_data_fifo:rnode_1to2_cmp4_NEG_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1574806757776 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1574806757776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1455 " "1455 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806758216 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 2079 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 189 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 187 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 1819 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"system:the_system\|system_acl_iface:acl_iface\|system_acl_iface_acl_kernel_clk:acl_kernel_clk\|altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_pll_reconfig_core.v" 181 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574806758446 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1574806758446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_acl_iface_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_acl_iface_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806759888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.map.smsg " "Generated suppressed messages file /users/zicew/git/ece327/new/lab5/mat_CL/aocl_mat/device/mat_cl/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806761678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 1 0 0 " "Adding 19 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574806931453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806931453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24185 " "Implemented 24185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20042 " "Implemented 20042 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_RAMS" "3383 " "Implemented 3383 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1574806934561 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574806934561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574806934561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 760 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 760 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1969 " "Peak virtual memory: 1969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574806934967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 17:22:14 2019 " "Processing ended: Tue Nov 26 17:22:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574806934967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574806934967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:56 " "Total CPU time (on all processors): 00:04:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574806934967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806934967 ""}
