# Test Action Result,PDCA Key,Test Number,Name,Retry,Iteration,Iteration Retry,Action Number,Command,domain,Status Code,Action Retry,Ignored,Start Time,End Time,Time Elapsed,Failure Message (optional),Test Path
FAIL,thermalinterface/ThermalInterface 3664 DTS Accuracy Test/1,7,ThermalInterface 3664 DTS Accuracy Test,0,0,0,0,"""(null)""",(null),2,0,0,2018-03-12 11:26:17,2018-03-12 11:41:18,00:15:00,Exceeded Temperature Threshold,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,8,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 17:29:36,2018-03-12 17:29:48,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 0/1,9,PCIe 2696 Link Width Test - ThunderboltController 0,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 17:41:28,2018-03-12 17:41:29,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 0/1,10,PCIe 2696 Link Width Test - ThunderboltController 0,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:20:37,2018-03-12 18:20:37,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,11,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:22:08,2018-03-12 18:22:09,00:00:00,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,12,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 18:53:28,2018-03-12 18:53:40,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,13,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 19:14:25,2018-03-12 19:14:37,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,14,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 19:20:52,2018-03-12 19:21:04,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,15,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 19:27:23,2018-03-12 19:27:35,00:00:11,Trained link width does not match specification,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,16,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-12 19:46:52,2018-03-12 19:47:04,00:00:11,Trained link width does not match specification,
FAIL,MacEFITests/Display 8118 Power Up MCU operation Diag Test,17,Earthbound,0,0,0,0,"""XPC_PDCAImport""",(null),1,0,0,2018-03-13 03:00:15,2018-03-13 03:00:15,00:00:00,Monterey Image Subtest Failed,
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,18,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 14:04:07,2018-03-13 14:04:19,00:00:11,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05
FAIL,link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 0/1,19,PCIe 2696 Link Width Test - ThunderboltController 0,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 14:31:27,2018-03-13 14:31:28,00:00:00,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - ThunderboltController 0
FAIL,link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05/1,20,PCIe 2696 Link Width Test - pciRootPort RP05,0,0,0,0,"""(null)""",(null),1,0,0,2018-03-13 14:33:02,2018-03-13 14:33:03,00:00:00,Trained link width does not match specification,link_width_tests/link_width_tests/PCIe 2696 Link Width Test - pciRootPort RP05
