Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_famicom_behav xil_defaultlib.Test_famicom xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'LD' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sim_1/new/Test_famicom.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:89]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'dina' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:100]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'dina' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:111]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 20 for port 'dina' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:123]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'signalOut' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:286]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:354]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addra' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'dina' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:356]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:381]
WARNING: [VRFC 10-5021] port 'SW' is not connected on this instance [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sim_1/new/Test_famicom.v:32]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'signalOut' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:298]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'signalOut' [C:/Users/yuta0/music_sequencer_2_copy/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:309]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SpiCtrl [spictrl_default]
Compiling architecture behavioral of entity xil_defaultlib.Delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.OledInit [oledinit_default]
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_Display
Compiling module xil_defaultlib.charLib_Verilog
Compiling architecture behavioral of entity xil_defaultlib.OledEx [oledex_default]
Compiling architecture behavioral of entity xil_defaultlib.PmodOLEDCtrl [pmodoledctrl_default]
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_4
Compiling module xil_defaultlib.tenMSecCounter
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.noiseGenerator
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.traianglewave
Compiling module xil_defaultlib.squarewave
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.pwm_6bit_default
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_3
Compiling module xil_defaultlib.coin
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_5
Compiling module xil_defaultlib.soundEffectCtrl
Compiling module xil_defaultlib.famicom
Compiling module xil_defaultlib.Test_famicom
Compiling module xil_defaultlib.glbl
