<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Advanced Matrix Extensions business</title>

    <link rel="stylesheet" href="/css/mv_product/artiza_network.css">

    <!-- header footer -->
    <link rel="stylesheet" href='/css/yatri.css'>
    
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" rel="stylesheet">
</head>
<body>

    <!-- header -->
    <div id="navbar"></div>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><p class="mb-0">Artiza Adopts OFS in Its Griffin SmartNIC Card</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------------ Artiza Networks ------------------------------>
    <section>
        <div class="mv_intel_amx_bg_color">
            <div class="container">
                <div class="row mv_intel_amx_content">
                    <div class="col-md-12 col-sm-12 mv_intel_amx_item">
                        <div class="mv_intel_amx">
                            <h3>Artiza Networks Launches the Griffin SmartNIC Based on Intel Agilex® 7 FPGAs and Open FPGA Stack</h3>
                            <p>Artiza Networks’ PCIe*-based SmartNIC, the Griffin N6060/61, uses the latest Intel Agilex 7 FPGA F-Series and Open FPGA Stack (OFS) to address a wide range of applications, including virtualized radio access network (vRAN) and network function virtualization (NFV) acceleration, as well as multi-access edge computing (MEC).</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!---------------------------- Executive summary -------------------------------->
    <section class="container py-5">
        <div class="row">
            <div class="d-flex justify-content-end col-xl-10 py-3 d-md-none">
                <i class="fa-solid fa-file fs-4 px-2" style="color:#0068B5"></i>
                <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
            </div>
            <div class="col-lg-3 col-md-4">
                <!-- nav -->
                <div class="VK_client_app_navigation VK_ai_navigation">
                    <div class="justify-content-center align-items-center overflow-hidden flex-nowrap mb-4">
                        <ul class="VK_ai_nav_bar list-unstyled m-0">
                            <li>
                                <a href="#ds_HPC_port" class="text-dark text-decoration-none d-block">
                                    Executive Summary		
                                </a>
                            </li>
                            <li>
                                <a href="#ds_HPC_tools" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Background and Challenge	
                                </a>
                            </li>
                            <li>
                                <a href="#ds_HPC_get" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Solution
                                </a>
                            </li>
                            <li>
                                <a href="#ds_HPC_reso" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Results
                                </a>
                            </li>
                            <li>
                                <a href="#ds_get_started" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Get Started
                                </a>
                            </li>
                            <li>
                                <a href="#ds_additional" class="text-dark text-decoration-none d-block VK_ai_nav_link">
                                    Additional Information
                                </a>
                            </li>
                        </ul>
                    </div>
                </div>
                <div class="bg-light p-3">
                    <h6 style="font-weight: 700; margin-bottom: 11px;">Overview</h6>
                    <ul class="ps-3 mb-0">    
                        <li>
                            <p class="mb-0">The Artiza Networks Griffin N6060/61, based on the Intel® FPGA SmartNIC N6000-PL Platform, is shipping today. It is the largest N6000-based SmartNIC supporting the OFS, with 2,692K logic elements (LEs) – twice as many as the N6000 Platform.</p>
                        </li>
                        <li>
                            <p class="mb-0">The Griffin SmartNIC’s Acceleration Functional Unit (AFU) or workload capability is up to 2.3X higher than the N6000 Platform.</p>
                        </li>
                        <li>
                            <p class="mb-0">Support for workload development using oneAPI on the Griffin N6061 is currently in planning.</p>
                        </li>
                    </ul>
                </div>
                <div style="padding: 0 15px;">
                    <p class="mb-2"><b>Hironori Onuki</b></p>
                    <p class="mb-2">Product Specialist, Artiza Networks,</p>
                    <p class="mb-3">Network & Industrial Service Solution Group</p>
                    <p class="mb-2"><b>Tamara Lin</b></p>
                    <p class="mb-2">Product Marketing Specialist, Intel Programmable Solutions Group</p>
                </div>
            </div>
            <div class="col-lg-9 col-md-8" >
                <div class="d-md-flex justify-content-end col-xl-10 py-3 d-none">  
                    <i class="fa-solid fa-file fs-4 px-2" style="color:#0068B5"></i>
                    <i class="fa-solid fa-print fs-4 px-2 " style="color:#0068B5"></i>
                    <i class="fa-regular fa-envelope fs-4 px-2" style="color:#0068B5"></i>
                </div>
                <div class="col-xl-10 fs-5">
                    <section id="ds_HPC_port">
                        <h4 style="font-weight: 350;" class="intro-paragraph mb-4"><img alt="" height="169" src="/img/mv_image/artiza-logo.png" style="float:left" width="300">Executive Summary</h4>
                        <div style="padding-bottom: 16px;">
                            <p class="mb-0">The Intel FPGA SmartNIC N6000-PL Platform is Intel’s third-generation SmartNIC, providing 2x100 Gbps Ethernet connectivity to accelerate communication and networking workloads. The Artiza Networks Griffin N6060/61 is the latest production-level N6000 Platform-based card solution. Using the N6000 Platform and OFS as a starting point, Artiza Networks customized the Griffin N6060/61 to incorporate twice as many LEs as the N6000 Platform, enabling larger, higher-performance workloads.</p>
                        </div>
                    </section>
                    <section id="ds_HPC_tools">
                        <h4 style="font-weight: 350; margin: 2.5rem 0 11px;">Background and Challenge</h4>
                        <p>
                            Artiza Networks is an industry leader in 3G, 4G, and 5G wireless networks, including the radio access network (RAN) and core network (CN) domains. For over 20 years, Artiza has collaborated with the network industry’s top vendors and operators in testing the RAN and CN nodes of the world’s most advanced mobile networks.
                        </p>
                        <p>
                            In 2021, Intel announced their latest Intel FPGA SmartNIC N6000-PL Platform, a development platform powered by the Intel Agilex® 7 FPGA F-Series. The N6000 Platform provided significant power and performance. enhancements compared to its predecessor, the Intel FPGA PAC N3000. This development platform aimed to support communications and networking workloads over various applications, such as vRAN, virtual cell site router (vCSR), Cloud Native Contrail Networking (CN2), SMTE ST2110, and user plane function (UPF). The N6000 Platform also enhanced the Intel FPGA PAC N3000 forward error correction (FEC) acceleration solution.
                        </p>
                        <p>
                            Artiza’s extensive engineering resources, including expertise in PCB, FPGA, and digital signal processing (DSP) development in wired and baseband formats, coupled with their industry leadership, allowed Artiza to develop their latest SmartNIC, the Griffin N6060/61. The Griffin N6060/61 is an Intel FPGA SmartNIC N6000-PL Platform derivative.
                        </p>
                        <p>
                            However, by solely providing the card, workload vendors who purchase the Griffin N6060/61 would be left with the burden of devoting resources toward FPGA workload development. This workflow would include hardware and software development, from hardware synthesis, compilation, routing, and timing enhancements to software driver development and orchestration/virtualization. This is a lengthy development cycle that would typically take 9 – 12 months.
                        </p>
                    </section>
                    <section id="ds_HPC_get">
                        <h4 style="font-weight: 350; margin: 2.5rem 0 11px;">Solution</h4>
                        <p>
                            To ease the custom FPGA board development process and the challenge of subsequent workload vendors who would eventually purchase their board, Artiza Networks adopted the OFS.
                        </p>
                        <p>
                            OFS is an open-source infrastructure that aims to reduce the development time of custom FPGA-based boards and workloads. It is a key foundational tool that enables FPGA developers to expedite and standardize this development by providing a completely open-source infrastructure with reference hardware. The OFS infrastructure includes an FPGA Interface Manager (FIM), commonly called a ‘shell,’ and an AFU region designated for workload development. Using OFS, board – or FIM – developers can leverage the open-source infrastructure – or base FIM – to quickly develop a tailored, customized FIM for their board based on the target application or industries.
                        </p>
                        <p>
                            By following the OFS workflow, Artiza Networks inherited an open-source hardware and software infrastructure that served as a starting point for their custom development, significantly reducing time to market. All source code and technical documentation intended for Intel Agilex FPGA- based development is validated and tested on the Intel FPGA SmartNIC N6000-PL Platform that Artiza leveraged. This means that by using OFS out of the box, developers immediately have access to a starting framework – a timing- closed FPGA shell ready to be compiled, working host exercisers, firmware/RTL, a running software and hardware connection, bandwidth, and board monitoring information. Once installed, the server can immediately check the status and functionality of the card.
                        </p>
                        <p>
                            Another benefit of OFS is that workload vendors now have a library of software drivers connecting the FPGA to the application layer. This frees up Artiza Networks from needing to develop their own FPGA sample designs. This also ensures workload vendors can concentrate on RTL development without significantly modifying the FPGA shell, I/O, or memory.
                        </p>
                    </section>
                    <section id="ds_HPC_reso">
                        <h3 style="font-weight: 350; margin: 2.5rem 0 11px;">Results</h3>
                        <p>
                            The Griffin N6060/N6061 sample cards started shipping in June 2023 in Japan, the United States, China, India, and Finland. The card, with FH3/4L slots, is sized for GPU profiles and can be installed in servers with PCIe 4.0 x16. Since the card uses the same ATX 8-pin connectors as a GPU, it can also be installed in servers instead of a GPU.
                        </p>
                        <p>
                            Artiza Networks plans to continue supplying Griffin N6060/ N6061 cards for at least seven years. They also intend to continue developing PCIe-based SmartNICs following the Griffin. The Griffin N6060/N6061 targets vRAN, NFV, and MEC networking applications.
                        </p>
                        <div style="text-align: center;">
                            <img style="max-width: 100%;" width="750" src="/img/mv_image/griffin-n6060-board.png" alt="">
                        </div>
                        <figcaption style="text-align: center;">Artiza Networks Griffin N6060/N6061 Card</figcaption>
                        <!-- specification table -->
                        <table class="mv_specification_table" align="center" width="100%">
                            <thead>
                                <tr>
                                    <th style="text-align: center; width: 680px;">Specification</th>
                                    <th style="text-align: center; width: 778px;">Griffin N6060/N6061</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td>FPGA</td>
                                    <td>Intel Agilex 7 FPGA F-Series (AGFB027R25A212V)</td>
                                </tr>
                                <tr>
                                    <td>Networking</td>
                                    <td>
                                        <p>100 GbE x2</p>
                                        <p>25 GbE x2 x2</p>
                                        <p>10 GbE x8</p>
                                    </td>
                                </tr>
                                <tr>
                                    <td>Memory</td>
                                    <td>16 GB DDR4 (FPGA) and 2 GB DDR4 (FPGA embedded CPU)</td>
                                </tr>
                                <tr>
                                    <td>Network Interface Chip</td>
                                    <td>Intel E810 CAM2</td>
                                </tr>
                                <tr>
                                    <td>Form Factor</td>
                                    <td>FH3/4L, single slot</td>
                                </tr>
                                <tr>
                                    <td>PCIe</td>
                                    <td>4.0 x2 x8 bifurcation (N6060) 4.0 x16 (N6061)</td>
                                </tr>
                                <tr>
                                    <td>Time Synchronization Function</td>
                                    <td>Precision Time Protocol (PTP) and Synchronous Ethernet (SyncE) compatible, with 1 PPS in/out SMA connector</td>
                                </tr>
                                <tr>
                                    <td>Board Managment</td>
                                    <td>Intel® MAX® 10 FPGA</td>
                                </tr>
                                <tr>
                                    <td>Power Consumption</td>
                                    <td>185 W</td>
                                </tr>
                            </tbody>
                        </table>
                        <div style="text-align: center;">
                            <img style="max-width: 100%;" width="750" src="/img/mv_image/griffin-n6060-n6061-diagram.png" alt="">
                        </div>
                        <figcaption style="text-align: center;">Griffin N6060/N6061 Block Diagram</figcaption>
                        <p>&nbsp;</p>
                        <!-- presence -->
                        <div class="d-flex mv_presence_main">
                            <div>
                                <i style="color: #E5E6E6; margin-right: 20px; font-size: 80px;" class="fa-solid fa-quote-left"></i>
                            </div>
                            <div>
                                <i style="font-weight: 350;">The presence of the PCIe driver and BMC included in OFS contributed to shortening the release time of our board.</i>
                                <p>Toshio Mitsui, Printed Circuit Board Development Group.</p>
                            </div>
                        </div>
                    </section>
                    <section id="ds_get_started">
                        <h4 style="font-weight: 350; margin: 2.5rem 0 11px;">How to Get Started with FPGA Acceleration Using OFS</h4>
                        <p>
                            FPGA developers can leverage Artiza Network’s OFS-enabled Griffin N6060/N6061 SmartNIC and use open-source documentation and source code to get started building their custom workload.
                        </p>
                        <p>
                            The following table outlines how developers can start FPGA-based workload development using Artiza Network’s acceleration board.
                        </p>
                        <!-- Leverage table -->
                        <table class="mv_specification_table" align="center" width="100%">
                            <thead>
                                <tr>
                                    <th colspan="2" style="text-align: center; width: 680px;">Leverage FPGA Acceleration for Your Workload</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td>Step 1: Choose a board</td>
                                    <td>Browse Artiza Network's OFS-enabled board, the <a class="b_special_a1" href="">Griffin N6060/N6061 SmartNIC</a>.</td>
                                </tr>
                                <tr>
                                    <td>Step 2: Evaluate OFS open-source resources</td>
                                    <td>Artiza Networks will provide the corresponding version of the OFS technical documentation.</td>
                                </tr>
                                <tr>
                                    <td>Step 3: Access open-source hardware and software code</td>
                                    <td>Artiza Networks will provide the corresponding OFS software and hardware code. This is their specific distribution of the OFS base code provided by Intel.</td>
                                </tr>
                                <tr>
                                    <td>
                                        <p>Step 4: Develop workload using RTL or C/C++ (using oneAPI1)</p>
                                        <p><sup>1</sup>oneAPI support is in planning for the Griffin N6061</p>
                                    </td>
                                    <td>
                                        <p>Follow the OFS RTL flow</p>
                                        <p>OR</p>
                                        <p>OFS enables the compilation of oneAPI kernels. Utilize the oneAPI development flow and build FPGA workloads in C/C++.</p>
                                    </td>
                                </tr>
                            </tbody>
                        </table>
                    </section>
                </div>
            </div>
            <p class="mb-0">&nbsp;</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------- Related Links --------------------------------->
    <section id="ds_additional">
        <div class="mv_discover_more_padd">
            <div class="container">
                <div class="mv_discover_more_heading">
                    <h2 style="font-weight: 350;" class="mb-3">Related Links</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <p class="mb-2"><b>Products</b></p>
                        <ul class="ps-3">
                            <li><a class="b_special_a1" href="">Artiza Networks Griffin N6060/61: SmartNIC powered by the Intel Agilex FPGA</a></li>
                            <li><a class="b_special_a1" href="">OFS Board Catalog - third-party OFS-enabled boards</a></li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <p class="mb-2"><b>Documentation</b></p>
                        <ul class="ps-3">
                            <li><a class="b_special_a1" href="">OFS open source code and documentation</a></li>
                            <li><a class="b_special_a1" href="">Base OFS source code and documentation provided by Intel</a></li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <p class="mb-2"><b>Learn More</b></p>
                        <ul class="ps-3">
                            <li><a class="b_special_a1" href="">Open FPGA Stack (OFS)</a></li>
                            <li><a class="b_special_a1" href="">Learn more about Artiza Networks</a></li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <div id="footer"></div>

    <!-- script header and footer -->
    <script>
        // navbar include  
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }                
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    console.log(sectionTop);
                    console.log(sectionHeight);
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</body>
</html>