{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 20:19:38 2016 " "Info: Processing started: Wed Apr 20 20:19:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Logo -c Logo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Logo -c Logo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_sec " "Info: Detected ripple clock \"clk_sec\" as buffer" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cas\[1\] " "Info: Detected ripple clock \"cas\[1\]\" as buffer" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 77 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cas\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 59 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[25\] register clk_sec 199.92 MHz 5.002 ns Internal " "Info: Clock \"clk\" has Internal fmax of 199.92 MHz between source register \"count\[25\]\" and destination register \"clk_sec\" (period= 5.002 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.559 ns + Longest register register " "Info: + Longest register to register delay is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[25\] 1 REG LCFF_X8_Y6_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N19; Fanout = 3; REG Node = 'count\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[25] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.322 ns) 1.512 ns Equal0~7 2 COMB LCCOMB_X7_Y9_N8 1 " "Info: 2: + IC(1.190 ns) + CELL(0.322 ns) = 1.512 ns; Loc. = LCCOMB_X7_Y9_N8; Fanout = 1; COMB Node = 'Equal0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { count[25] Equal0~7 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.178 ns) 2.834 ns Equal0~9 3 COMB LCCOMB_X9_Y7_N30 11 " "Info: 3: + IC(1.144 ns) + CELL(0.178 ns) = 2.834 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 11; COMB Node = 'Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { Equal0~7 Equal0~9 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.178 ns) 4.463 ns clk_sec~0 4 COMB LCCOMB_X2_Y6_N20 1 " "Info: 4: + IC(1.451 ns) + CELL(0.178 ns) = 4.463 ns; Loc. = LCCOMB_X2_Y6_N20; Fanout = 1; COMB Node = 'clk_sec~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { Equal0~9 clk_sec~0 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.559 ns clk_sec 5 REG LCFF_X2_Y6_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.559 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk_sec~0 clk_sec } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 16.98 % ) " "Info: Total cell delay = 0.774 ns ( 16.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.785 ns ( 83.02 % ) " "Info: Total interconnect delay = 3.785 ns ( 83.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { count[25] Equal0~7 Equal0~9 clk_sec~0 clk_sec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { count[25] {} Equal0~7 {} Equal0~9 {} clk_sec~0 {} clk_sec {} } { 0.000ns 1.190ns 1.144ns 1.451ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.204 ns - Smallest " "Info: - Smallest clock skew is -0.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.307 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.602 ns) 2.307 ns clk_sec 2 REG LCFF_X2_Y6_N21 2 " "Info: 2: + IC(0.679 ns) + CELL(0.602 ns) = 2.307 ns; Loc. = LCFF_X2_Y6_N21; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { clk clk_sec } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 70.57 % ) " "Info: Total cell delay = 1.628 ns ( 70.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.679 ns ( 29.43 % ) " "Info: Total interconnect delay = 0.679 ns ( 29.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk clk_sec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clk {} clk~combout {} clk_sec {} } { 0.000ns 0.000ns 0.679ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.511 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.158 ns clk~clkctrl 2 COMB CLKCTRL_G2 59 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.158 ns; Loc. = CLKCTRL_G2; Fanout = 59; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.132 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.602 ns) 2.511 ns count\[25\] 3 REG LCFF_X8_Y6_N19 3 " "Info: 3: + IC(0.751 ns) + CELL(0.602 ns) = 2.511 ns; Loc. = LCFF_X8_Y6_N19; Fanout = 3; REG Node = 'count\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { clk~clkctrl count[25] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 64.83 % ) " "Info: Total cell delay = 1.628 ns ( 64.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.883 ns ( 35.17 % ) " "Info: Total interconnect delay = 0.883 ns ( 35.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { clk clk~clkctrl count[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { clk {} clk~combout {} clk~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.132ns 0.751ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk clk_sec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clk {} clk~combout {} clk_sec {} } { 0.000ns 0.000ns 0.679ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { clk clk~clkctrl count[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { clk {} clk~combout {} clk~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.132ns 0.751ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.559 ns" { count[25] Equal0~7 Equal0~9 clk_sec~0 clk_sec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.559 ns" { count[25] {} Equal0~7 {} Equal0~9 {} clk_sec~0 {} clk_sec {} } { 0.000ns 1.190ns 1.144ns 1.451ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { clk clk_sec } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { clk {} clk~combout {} clk_sec {} } { 0.000ns 0.000ns 0.679ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { clk clk~clkctrl count[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { clk {} clk~combout {} clk~clkctrl {} count[25] {} } { 0.000ns 0.000ns 0.132ns 0.751ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radky\[2\] regdisp\[2\] 16.918 ns register " "Info: tco from clock \"clk\" to destination pin \"radky\[2\]\" through register \"regdisp\[2\]\" is 16.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.637 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.879 ns) 3.153 ns registr\[15\] 2 REG LCFF_X13_Y10_N29 2 " "Info: 2: + IC(1.248 ns) + CELL(0.879 ns) = 3.153 ns; Loc. = LCFF_X13_Y10_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { clk registr[15] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(0.000 ns) 5.245 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.092 ns) + CELL(0.000 ns) = 5.245 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.602 ns) 6.637 ns regdisp\[2\] 4 REG LCFF_X25_Y10_N25 12 " "Info: 4: + IC(0.790 ns) + CELL(0.602 ns) = 6.637 ns; Loc. = LCFF_X25_Y10_N25; Fanout = 12; REG Node = 'regdisp\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { registr[15]~clkctrl regdisp[2] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.77 % ) " "Info: Total cell delay = 2.507 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.130 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.130 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { clk registr[15] registr[15]~clkctrl regdisp[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regdisp[2] {} } { 0.000ns 0.000ns 1.248ns 2.092ns 0.790ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.004 ns + Longest register pin " "Info: + Longest register to pin delay is 10.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regdisp\[2\] 1 REG LCFF_X25_Y10_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y10_N25; Fanout = 12; REG Node = 'regdisp\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regdisp[2] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.516 ns) 1.682 ns Mux5~1 2 COMB LCCOMB_X25_Y10_N16 1 " "Info: 2: + IC(1.166 ns) + CELL(0.516 ns) = 1.682 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; COMB Node = 'Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { regdisp[2] Mux5~1 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.178 ns) 3.321 ns Mux5~2 3 COMB LCCOMB_X26_Y11_N26 1 " "Info: 3: + IC(1.461 ns) + CELL(0.178 ns) = 3.321 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 1; COMB Node = 'Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { Mux5~1 Mux5~2 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.544 ns) 4.731 ns Mux5~3 4 COMB LCCOMB_X26_Y10_N14 1 " "Info: 4: + IC(0.866 ns) + CELL(0.544 ns) = 4.731 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 1; COMB Node = 'Mux5~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { Mux5~2 Mux5~3 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 5.346 ns Mux5~4 5 COMB LCCOMB_X26_Y10_N8 1 " "Info: 5: + IC(0.293 ns) + CELL(0.322 ns) = 5.346 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 1; COMB Node = 'Mux5~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Mux5~3 Mux5~4 } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.652 ns) + CELL(3.006 ns) 10.004 ns radky\[2\] 6 PIN PIN_126 0 " "Info: 6: + IC(1.652 ns) + CELL(3.006 ns) = 10.004 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'radky\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { Mux5~4 radky[2] } "NODE_NAME" } } { "Logo.vhd" "" { Text "D:/xA/Škola/CST/CST - Logo/Logo.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.566 ns ( 45.64 % ) " "Info: Total cell delay = 4.566 ns ( 45.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.438 ns ( 54.36 % ) " "Info: Total interconnect delay = 5.438 ns ( 54.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { regdisp[2] Mux5~1 Mux5~2 Mux5~3 Mux5~4 radky[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { regdisp[2] {} Mux5~1 {} Mux5~2 {} Mux5~3 {} Mux5~4 {} radky[2] {} } { 0.000ns 1.166ns 1.461ns 0.866ns 0.293ns 1.652ns } { 0.000ns 0.516ns 0.178ns 0.544ns 0.322ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { clk registr[15] registr[15]~clkctrl regdisp[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regdisp[2] {} } { 0.000ns 0.000ns 1.248ns 2.092ns 0.790ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { regdisp[2] Mux5~1 Mux5~2 Mux5~3 Mux5~4 radky[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { regdisp[2] {} Mux5~1 {} Mux5~2 {} Mux5~3 {} Mux5~4 {} radky[2] {} } { 0.000ns 1.166ns 1.461ns 0.866ns 0.293ns 1.652ns } { 0.000ns 0.516ns 0.178ns 0.544ns 0.322ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 20:19:39 2016 " "Info: Processing ended: Wed Apr 20 20:19:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
