v 20150101 2
L 400 600 600 600 3 0 0 0 -1 -1
L 400 0 600 0 3 0 0 0 -1 -1
A 40 300 398 311 98 3 0 2 0 -1 -1
A 140 300 398 311 98 3 0 2 0 -1 -1
L 300 500 385 500 3 0 2 0 100 100
L 300 100 385 100 3 0 2 0 100 100
A 600 400 400 270 76 3 0 0 0 -1 -1
A 600 200 400 14 76 3 0 0 0 -1 -1
P 1000 300 1300 300 1 0 1
{
T 1000 300 5 8 0 0 0 0 1
pinnumber=OUT
T 1000 300 5 8 0 0 0 0 1
pinseq=1
T 1000 300 5 8 0 0 0 0 1
pinlabel=n_a
T 1000 300 5 8 0 0 0 0 1
pintype=io
}
P 300 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=IN0
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=n_a
T 300 100 5 8 0 0 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=IN1
T 300 500 5 8 0 0 0 0 1
pinseq=3
T 300 500 5 8 0 0 0 0 1
pinlabel=n_a
T 300 500 5 8 0 0 0 0 1
pintype=io
}
T 850 250 5 10 1 1 0 6 1
refdes=U?
T 200 700 5 8 0 0 0 0 1
device=xor
T 200 1400 9 10 0 0 0 0 1
numslots=0
T 200 850 9 10 0 0 0 0 1
footprint=unknown
T 200 1200 5 10 0 1 0 0 1
description=2 Input Exclusive OR Gate
T 200 1050 5 8 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
