end_screen_rom.v,verilog,xil_defaultlib,../../../../ece385_final_project.gen/sources_1/ip/end_screen_rom/sim/end_screen_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
