\hypertarget{group___bus}{}\doxysection{ID options}
\label{group___bus}\index{ID options@{ID options}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___bus_gaefd73ec71a770d3b37f9bc0ea55ad130}{RCC\+\_\+\+AHB1}}~1
\begin{DoxyCompactList}\small\item\em AHB1 Bus. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___bus_gaa933a7465c80c134626f66bdbe7a87ee}{RCC\+\_\+\+AHB2}}~2
\begin{DoxyCompactList}\small\item\em AHB2 Bus. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___bus_ga138c4bafb268d42acaee8cd78a77bb76}{RCC\+\_\+\+APB1}}~3
\begin{DoxyCompactList}\small\item\em APB1 Bus. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}{RCC\+\_\+\+APB2}}~4
\begin{DoxyCompactList}\small\item\em APB2 Bus. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___bus_ga840cfbe16cf7de99465d760b34bd9911}{RCC\+\_\+\+AHB1\+LPENR}}~5
\begin{DoxyCompactList}\small\item\em peripheral clock enable in low power mode register \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___bus_gaefd73ec71a770d3b37f9bc0ea55ad130}\label{group___bus_gaefd73ec71a770d3b37f9bc0ea55ad130}} 
\index{ID options@{ID options}!RCC\_AHB1@{RCC\_AHB1}}
\index{RCC\_AHB1@{RCC\_AHB1}!ID options@{ID options}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1}{RCC\_AHB1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1~1}



{\ttfamily \#include $<$\mbox{\hyperlink{_m_r_c_c__interface_8h}{COTS/\+MCAL/\+RCC/\+MRCC\+\_\+interface.\+h}}$>$}



AHB1 Bus. 



Definition at line \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00051}{51}} of file \mbox{\hyperlink{_m_r_c_c__interface_8h_source}{MRCC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group___bus_gaa933a7465c80c134626f66bdbe7a87ee}\label{group___bus_gaa933a7465c80c134626f66bdbe7a87ee}} 
\index{ID options@{ID options}!RCC\_AHB2@{RCC\_AHB2}}
\index{RCC\_AHB2@{RCC\_AHB2}!ID options@{ID options}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB2}{RCC\_AHB2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2~2}



{\ttfamily \#include $<$\mbox{\hyperlink{_m_r_c_c__interface_8h}{COTS/\+MCAL/\+RCC/\+MRCC\+\_\+interface.\+h}}$>$}



AHB2 Bus. 



Definition at line \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00058}{58}} of file \mbox{\hyperlink{_m_r_c_c__interface_8h_source}{MRCC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group___bus_ga138c4bafb268d42acaee8cd78a77bb76}\label{group___bus_ga138c4bafb268d42acaee8cd78a77bb76}} 
\index{ID options@{ID options}!RCC\_APB1@{RCC\_APB1}}
\index{RCC\_APB1@{RCC\_APB1}!ID options@{ID options}}
\doxysubsubsection{\texorpdfstring{RCC\_APB1}{RCC\_APB1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1~3}



{\ttfamily \#include $<$\mbox{\hyperlink{_m_r_c_c__interface_8h}{COTS/\+MCAL/\+RCC/\+MRCC\+\_\+interface.\+h}}$>$}



APB1 Bus. 



Definition at line \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00065}{65}} of file \mbox{\hyperlink{_m_r_c_c__interface_8h_source}{MRCC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}\label{group___bus_ga87b37ab3b0024e2cdf8d4e0cbe1febdd}} 
\index{ID options@{ID options}!RCC\_APB2@{RCC\_APB2}}
\index{RCC\_APB2@{RCC\_APB2}!ID options@{ID options}}
\doxysubsubsection{\texorpdfstring{RCC\_APB2}{RCC\_APB2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2~4}



{\ttfamily \#include $<$\mbox{\hyperlink{_m_r_c_c__interface_8h}{COTS/\+MCAL/\+RCC/\+MRCC\+\_\+interface.\+h}}$>$}



APB2 Bus. 



Definition at line \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00072}{72}} of file \mbox{\hyperlink{_m_r_c_c__interface_8h_source}{MRCC\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group___bus_ga840cfbe16cf7de99465d760b34bd9911}\label{group___bus_ga840cfbe16cf7de99465d760b34bd9911}} 
\index{ID options@{ID options}!RCC\_AHB1LPENR@{RCC\_AHB1LPENR}}
\index{RCC\_AHB1LPENR@{RCC\_AHB1LPENR}!ID options@{ID options}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1LPENR}{RCC\_AHB1LPENR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR~5}



{\ttfamily \#include $<$\mbox{\hyperlink{_m_r_c_c__interface_8h}{COTS/\+MCAL/\+RCC/\+MRCC\+\_\+interface.\+h}}$>$}



peripheral clock enable in low power mode register 



Definition at line \mbox{\hyperlink{_m_r_c_c__interface_8h_source_l00079}{79}} of file \mbox{\hyperlink{_m_r_c_c__interface_8h_source}{MRCC\+\_\+interface.\+h}}.

