## F6.1 Alphabetical list of Advanced SIMD and floating-point instructions

This section lists every Advanced SIMD and floating-point instruction in the T32 and A32 instruction sets. For details of the format used see Format of instruction descriptions.

This section is formatted so that each instruction description starts on a new page.

* [F6.1.1 AESD](F6.1/arm-F6.1.1.md)
* [F6.1.2 AESE](F6.1/arm-F6.1.2.md)
* [F6.1.3 AESIMC](F6.1/arm-F6.1.3.md)
* [F6.1.4 AESMC](F6.1/arm-F6.1.4.md)
* [F6.1.5 FLDMX (FLDMDBX, FLDMIAX)](F6.1/arm-F6.1.5.md)
* [F6.1.6 FSTMDBX, FSTMIAX](F6.1/arm-F6.1.6.md)
* [F6.1.7 SHA1C](F6.1/arm-F6.1.7.md)
* [F6.1.8 SHA1H](F6.1/arm-F6.1.8.md)
* [F6.1.9 SHA1M](F6.1/arm-F6.1.9.md)
* [F6.1.10 SHA1P](F6.1/arm-F6.1.10.md)
* [F6.1.11 SHA1SU0](F6.1/arm-F6.1.11.md)
* [F6.1.12 SHA1SU1](F6.1/arm-F6.1.12.md)
* [F6.1.13 SHA256H](F6.1/arm-F6.1.13.md)
* [F6.1.14 SHA256H2](F6.1/arm-F6.1.14.md)
* [F6.1.15 SHA256SU0](F6.1/arm-F6.1.15.md)
* [F6.1.16 SHA256SU1](F6.1/arm-F6.1.16.md)
* [F6.1.17 VABA](F6.1/arm-F6.1.17.md)
* [F6.1.18 VABAL](F6.1/arm-F6.1.18.md)
* [F6.1.19 VABD (floating-point)](F6.1/arm-F6.1.19.md)
* [F6.1.20 VABD (integer)](F6.1/arm-F6.1.20.md)
* [F6.1.21 VABDL (integer)](F6.1/arm-F6.1.21.md)
* [F6.1.22 VABS](F6.1/arm-F6.1.22.md)
* [F6.1.23 VACGE](F6.1/arm-F6.1.23.md)
* [F6.1.24 VACGT](F6.1/arm-F6.1.24.md)
* [F6.1.25 VACLE](F6.1/arm-F6.1.25.md)
* [F6.1.26 VACLT](F6.1/arm-F6.1.26.md)
* [F6.1.27 VADD (floating-point)](F6.1/arm-F6.1.27.md)
* [F6.1.28 VADD (integer)](F6.1/arm-F6.1.28.md)
* [F6.1.29 VADDHN](F6.1/arm-F6.1.29.md)
* [F6.1.30 VADDL](F6.1/arm-F6.1.30.md)
* [F6.1.31 VADDW](F6.1/arm-F6.1.31.md)
* [F6.1.32 VAND (register)](F6.1/arm-F6.1.32.md)
* [F6.1.33 VAND (immediate)](F6.1/arm-F6.1.33.md)
* [F6.1.34 VBIC (immediate)](F6.1/arm-F6.1.34.md)
* [F6.1.35 VBIC (register)](F6.1/arm-F6.1.35.md)
* [F6.1.36 VBIF](F6.1/arm-F6.1.36.md)
* [F6.1.37 VBIT](F6.1/arm-F6.1.37.md)
* [F6.1.38 VBSL](F6.1/arm-F6.1.38.md)
* [F6.1.39 VCADD](F6.1/arm-F6.1.39.md)
* [F6.1.40 VCEQ (immediate #0)](F6.1/arm-F6.1.40.md)
* [F6.1.41 VCEQ (register)](F6.1/arm-F6.1.41.md)
* [F6.1.42 VCGE (immediate #0)](F6.1/arm-F6.1.42.md)
* [F6.1.43 VCGE (register)](F6.1/arm-F6.1.43.md)
* [F6.1.44 VCGT (immediate #0)](F6.1/arm-F6.1.44.md)
* [F6.1.45 VCGT (register)](F6.1/arm-F6.1.45.md)
* [F6.1.46 VCLE (immediate #0)](F6.1/arm-F6.1.46.md)
* [F6.1.47 VCLE (register)](F6.1/arm-F6.1.47.md)
* [F6.1.48 VCLS](F6.1/arm-F6.1.48.md)
* [F6.1.49 VCLT (immediate #0)](F6.1/arm-F6.1.49.md)
* [F6.1.50 VCLT (register)](F6.1/arm-F6.1.50.md)
* [F6.1.51 VCLZ](F6.1/arm-F6.1.51.md)
* [F6.1.52 VCMLA](F6.1/arm-F6.1.52.md)
* [F6.1.53 VCMLA (by element)](F6.1/arm-F6.1.53.md)
* [F6.1.54 VCMP](F6.1/arm-F6.1.54.md)
* [F6.1.55 VCMPE](F6.1/arm-F6.1.55.md)
* [F6.1.56 VCNT](F6.1/arm-F6.1.56.md)
* [F6.1.57 VCVT (from single-precision to BFloat16, Advanced SIMD)](F6.1/arm-F6.1.57.md)
* [F6.1.58 VCVT (between double-precision and single-precision)](F6.1/arm-F6.1.58.md)
* [F6.1.59 VCVT (between half-precision and single-precision, Advanced SIMD)](F6.1/arm-F6.1.59.md)
* [F6.1.60 VCVT (between floating-point and integer, Advanced SIMD)](F6.1/arm-F6.1.60.md)
* [F6.1.61 VCVT (floating-point to integer, floating-point)](F6.1/arm-F6.1.61.md)
* [F6.1.62 VCVT (integer to floating-point, floating-point)](F6.1/arm-F6.1.62.md)
* [F6.1.63 VCVT (between floating-point and fixed-point, Advanced SIMD)](F6.1/arm-F6.1.63.md)
* [F6.1.64 VCVT (between floating-point and fixed-point, floating-point)](F6.1/arm-F6.1.64.md)
* [F6.1.65 VCVTA (Advanced SIMD)](F6.1/arm-F6.1.65.md)
* [F6.1.66 VCVTA (floating-point)](F6.1/arm-F6.1.66.md)
* [F6.1.67 VCVTB](F6.1/arm-F6.1.67.md)
* [F6.1.68 VCVTB (BFloat16)](F6.1/arm-F6.1.68.md)
* [F6.1.69 VCVTM (Advanced SIMD)](F6.1/arm-F6.1.69.md)
* [F6.1.70 VCVTM (floating-point)](F6.1/arm-F6.1.70.md)
* [F6.1.71 VCVTN (Advanced SIMD)](F6.1/arm-F6.1.71.md)
* [F6.1.72 VCVTN (floating-point)](F6.1/arm-F6.1.72.md)
* [F6.1.73 VCVTP (Advanced SIMD)](F6.1/arm-F6.1.73.md)
* [F6.1.74 VCVTP (floating-point)](F6.1/arm-F6.1.74.md)
* [F6.1.75 VCVTR](F6.1/arm-F6.1.75.md)
* [F6.1.76 VCVTT](F6.1/arm-F6.1.76.md)
* [F6.1.77 VCVTT (BFloat16)](F6.1/arm-F6.1.77.md)
* [F6.1.78 VDIV](F6.1/arm-F6.1.78.md)
* [F6.1.79 VDOT (vector)](F6.1/arm-F6.1.79.md)
* [F6.1.80 VDOT (by element)](F6.1/arm-F6.1.80.md)
* [F6.1.81 VDUP (general-purpose register)](F6.1/arm-F6.1.81.md)
* [F6.1.82 VDUP (scalar)](F6.1/arm-F6.1.82.md)
* [F6.1.83 VEOR](F6.1/arm-F6.1.83.md)
* [F6.1.84 VEXT (byte elements)](F6.1/arm-F6.1.84.md)
* [F6.1.85 VEXT (multibyte elements)](F6.1/arm-F6.1.85.md)
* [F6.1.86 VFMA](F6.1/arm-F6.1.86.md)
* [F6.1.87 VFMAB, VFMAT (BFloat16, vector)](F6.1/arm-F6.1.87.md)
* [F6.1.88 VFMAB, VFMAT (BFloat16, by scalar)](F6.1/arm-F6.1.88.md)
* [F6.1.89 VFMAL (vector)](F6.1/arm-F6.1.89.md)
* [F6.1.90 VFMAL (by scalar)](F6.1/arm-F6.1.90.md)
* [F6.1.91 VFMS](F6.1/arm-F6.1.91.md)
* [F6.1.92 VFMSL (vector)](F6.1/arm-F6.1.92.md)
* [F6.1.93 VFMSL (by scalar)](F6.1/arm-F6.1.93.md)
* [F6.1.94 VFNMA](F6.1/arm-F6.1.94.md)
* [F6.1.95 VFNMS](F6.1/arm-F6.1.95.md)
* [F6.1.96 VHADD](F6.1/arm-F6.1.96.md)
* [F6.1.97 VHSUB](F6.1/arm-F6.1.97.md)
* [F6.1.98 VINS](F6.1/arm-F6.1.98.md)
* [F6.1.99 VJCVT](F6.1/arm-F6.1.99.md)
* [F6.1.100 VLD1 (single element to one lane)](F6.1/arm-F6.1.100.md)
* [F6.1.101 VLD1 (single element to all lanes)](F6.1/arm-F6.1.101.md)
* [F6.1.102 VLD1 (multiple single elements)](F6.1/arm-F6.1.102.md)
* [F6.1.103 VLD2 (single 2-element structure to one lane)](F6.1/arm-F6.1.103.md)
* [F6.1.104 VLD2 (single 2-element structure to all lanes)](F6.1/arm-F6.1.104.md)
* [F6.1.105 VLD2 (multiple 2-element structures)](F6.1/arm-F6.1.105.md)
* [F6.1.106 VLD3 (single 3-element structure to one lane)](F6.1/arm-F6.1.106.md)
* [F6.1.107 VLD3 (single 3-element structure to all lanes)](F6.1/arm-F6.1.107.md)
* [F6.1.108 VLD3 (multiple 3-element structures)](F6.1/arm-F6.1.108.md)
* [F6.1.109 VLD4 (single 4-element structure to one lane)](F6.1/arm-F6.1.109.md)
* [F6.1.110 VLD4 (single 4-element structure to all lanes)](F6.1/arm-F6.1.110.md)
* [F6.1.111 VLD4 (multiple 4-element structures)](F6.1/arm-F6.1.111.md)
* [F6.1.112 VLDM, VLDMDB, VLDMIA](F6.1/arm-F6.1.112.md)
* [F6.1.113 VLDR (immediate)](F6.1/arm-F6.1.113.md)
* [F6.1.114 VLDR (literal)](F6.1/arm-F6.1.114.md)
* [F6.1.115 VMAX (floating-point)](F6.1/arm-F6.1.115.md)
* [F6.1.116 VMAX (integer)](F6.1/arm-F6.1.116.md)
* [F6.1.117 VMAXNM](F6.1/arm-F6.1.117.md)
* [F6.1.118 VMIN (floating-point)](F6.1/arm-F6.1.118.md)
* [F6.1.119 VMIN (integer)](F6.1/arm-F6.1.119.md)
* [F6.1.120 VMINNM](F6.1/arm-F6.1.120.md)
* [F6.1.121 VMLA (floating-point)](F6.1/arm-F6.1.121.md)
* [F6.1.122 VMLA (integer)](F6.1/arm-F6.1.122.md)
* [F6.1.123 VMLA (by scalar)](F6.1/arm-F6.1.123.md)
* [F6.1.124 VMLAL (integer)](F6.1/arm-F6.1.124.md)
* [F6.1.125 VMLAL (by scalar)](F6.1/arm-F6.1.125.md)
* [F6.1.126 VMLS (floating-point)](F6.1/arm-F6.1.126.md)
* [F6.1.127 VMLS (integer)](F6.1/arm-F6.1.127.md)
* [F6.1.128 VMLS (by scalar)](F6.1/arm-F6.1.128.md)
* [F6.1.129 VMLSL (integer)](F6.1/arm-F6.1.129.md)
* [F6.1.130 VMLSL (by scalar)](F6.1/arm-F6.1.130.md)
* [F6.1.131 VMMLA](F6.1/arm-F6.1.131.md)
* [F6.1.132 VMOV (between two general-purpose registers and a doubleword floating-point register)](F6.1/arm-F6.1.132.md)
* [F6.1.133 VMOV (between general-purpose register and half-precision)](F6.1/arm-F6.1.133.md)
* [F6.1.134 VMOV (immediate)](F6.1/arm-F6.1.134.md)
* [F6.1.135 VMOV (register)](F6.1/arm-F6.1.135.md)
* [F6.1.136 VMOV (general-purpose register to scalar)](F6.1/arm-F6.1.136.md)
* [F6.1.137 VMOV (between general-purpose register and single-precision)](F6.1/arm-F6.1.137.md)
* [F6.1.138 VMOV (scalar to general-purpose register)](F6.1/arm-F6.1.138.md)
* [F6.1.139 VMOV (between two general-purpose registers and two single-precision registers)](F6.1/arm-F6.1.139.md)
* [F6.1.140 VMOV (register, SIMD)](F6.1/arm-F6.1.140.md)
* [F6.1.141 VMOVL](F6.1/arm-F6.1.141.md)
* [F6.1.142 VMOVN](F6.1/arm-F6.1.142.md)
* [F6.1.143 VMOVX](F6.1/arm-F6.1.143.md)
* [F6.1.144 VMRS](F6.1/arm-F6.1.144.md)
* [F6.1.145 VMSR](F6.1/arm-F6.1.145.md)
* [F6.1.146 VMUL (floating-point)](F6.1/arm-F6.1.146.md)
* [F6.1.147 VMUL (integer and polynomial)](F6.1/arm-F6.1.147.md)
* [F6.1.148 VMUL (by scalar)](F6.1/arm-F6.1.148.md)
* [F6.1.149 VMULL (integer and polynomial)](F6.1/arm-F6.1.149.md)
* [F6.1.150 VMULL (by scalar)](F6.1/arm-F6.1.150.md)
* [F6.1.151 VMVN (immediate)](F6.1/arm-F6.1.151.md)
* [F6.1.152 VMVN (register)](F6.1/arm-F6.1.152.md)
* [F6.1.153 VNEG](F6.1/arm-F6.1.153.md)
* [F6.1.154 VNMLA](F6.1/arm-F6.1.154.md)
* [F6.1.155 VNMLS](F6.1/arm-F6.1.155.md)
* [F6.1.156 VNMUL](F6.1/arm-F6.1.156.md)
* [F6.1.157 VORN (register)](F6.1/arm-F6.1.157.md)
* [F6.1.158 VORN (immediate)](F6.1/arm-F6.1.158.md)
* [F6.1.159 VORR (immediate)](F6.1/arm-F6.1.159.md)
* [F6.1.160 VORR (register)](F6.1/arm-F6.1.160.md)
* [F6.1.161 VPADAL](F6.1/arm-F6.1.161.md)
* [F6.1.162 VPADD (floating-point)](F6.1/arm-F6.1.162.md)
* [F6.1.163 VPADD (integer)](F6.1/arm-F6.1.163.md)
* [F6.1.164 VPADDL](F6.1/arm-F6.1.164.md)
* [F6.1.165 VPMAX (floating-point)](F6.1/arm-F6.1.165.md)
* [F6.1.166 VPMAX (integer)](F6.1/arm-F6.1.166.md)
* [F6.1.167 VPMIN (floating-point)](F6.1/arm-F6.1.167.md)
* [F6.1.168 VPMIN (integer)](F6.1/arm-F6.1.168.md)
* [F6.1.169 VPOP](F6.1/arm-F6.1.169.md)
* [F6.1.170 VPUSH](F6.1/arm-F6.1.170.md)
* [F6.1.171 VQABS](F6.1/arm-F6.1.171.md)
* [F6.1.172 VQADD](F6.1/arm-F6.1.172.md)
* [F6.1.173 VQDMLAL](F6.1/arm-F6.1.173.md)
* [F6.1.174 VQDMLSL](F6.1/arm-F6.1.174.md)
* [F6.1.175 VQDMULH](F6.1/arm-F6.1.175.md)
* [F6.1.176 VQDMULL](F6.1/arm-F6.1.176.md)
* [F6.1.177 VQMOVN, VQMOVUN](F6.1/arm-F6.1.177.md)
* [F6.1.178 VQNEG](F6.1/arm-F6.1.178.md)
* [F6.1.179 VQRDMLAH](F6.1/arm-F6.1.179.md)
* [F6.1.180 VQRDMLSH](F6.1/arm-F6.1.180.md)
* [F6.1.181 VQRDMULH](F6.1/arm-F6.1.181.md)
* [F6.1.182 VQRSHL](F6.1/arm-F6.1.182.md)
* [F6.1.183 VQRSHRN, VQRSHRUN](F6.1/arm-F6.1.183.md)
* [F6.1.184 VQRSHRN (zero)](F6.1/arm-F6.1.184.md)
* [F6.1.185 VQRSHRUN (zero)](F6.1/arm-F6.1.185.md)
* [F6.1.186 VQSHL, VQSHLU (immediate)](F6.1/arm-F6.1.186.md)
* [F6.1.187 VQSHL (register)](F6.1/arm-F6.1.187.md)
* [F6.1.188 VQSHRN, VQSHRUN](F6.1/arm-F6.1.188.md)
* [F6.1.189 VQSHRN (zero)](F6.1/arm-F6.1.189.md)
* [F6.1.190 VQSHRUN (zero)](F6.1/arm-F6.1.190.md)
* [F6.1.191 VQSUB](F6.1/arm-F6.1.191.md)
* [F6.1.192 VRADDHN](F6.1/arm-F6.1.192.md)
* [F6.1.193 VRECPE](F6.1/arm-F6.1.193.md)
* [F6.1.194 VRECPS](F6.1/arm-F6.1.194.md)
* [F6.1.195 VREV16](F6.1/arm-F6.1.195.md)
* [F6.1.196 VREV32](F6.1/arm-F6.1.196.md)
* [F6.1.197 VREV64](F6.1/arm-F6.1.197.md)
* [F6.1.198 VRHADD](F6.1/arm-F6.1.198.md)
* [F6.1.199 VRINTA (Advanced SIMD)](F6.1/arm-F6.1.199.md)
* [F6.1.200 VRINTA (floating-point)](F6.1/arm-F6.1.200.md)
* [F6.1.201 VRINTM (Advanced SIMD)](F6.1/arm-F6.1.201.md)
* [F6.1.202 VRINTM (floating-point)](F6.1/arm-F6.1.202.md)
* [F6.1.203 VRINTN (Advanced SIMD)](F6.1/arm-F6.1.203.md)
* [F6.1.204 VRINTN (floating-point)](F6.1/arm-F6.1.204.md)
* [F6.1.205 VRINTP (Advanced SIMD)](F6.1/arm-F6.1.205.md)
* [F6.1.206 VRINTP (floating-point)](F6.1/arm-F6.1.206.md)
* [F6.1.207 VRINTR](F6.1/arm-F6.1.207.md)
* [F6.1.208 VRINTX (Advanced SIMD)](F6.1/arm-F6.1.208.md)
* [F6.1.209 VRINTX (floating-point)](F6.1/arm-F6.1.209.md)
* [F6.1.210 VRINTZ (Advanced SIMD)](F6.1/arm-F6.1.210.md)
* [F6.1.211 VRINTZ (floating-point)](F6.1/arm-F6.1.211.md)
* [F6.1.212 VRSHL](F6.1/arm-F6.1.212.md)
* [F6.1.213 VRSHR](F6.1/arm-F6.1.213.md)
* [F6.1.214 VRSHR (zero)](F6.1/arm-F6.1.214.md)
* [F6.1.215 VRSHRN](F6.1/arm-F6.1.215.md)
* [F6.1.216 VRSHRN (zero)](F6.1/arm-F6.1.216.md)
* [F6.1.217 VRSQRTE](F6.1/arm-F6.1.217.md)
* [F6.1.218 VRSQRTS](F6.1/arm-F6.1.218.md)
* [F6.1.219 VRSRA](F6.1/arm-F6.1.219.md)
* [F6.1.220 VRSUBHN](F6.1/arm-F6.1.220.md)
* [F6.1.221 VSDOT (vector)](F6.1/arm-F6.1.221.md)
* [F6.1.222 VSDOT (by element)](F6.1/arm-F6.1.222.md)
* [F6.1.223 VSELEQ, VSELGE, VSELGT, VSELVS](F6.1/arm-F6.1.223.md)
* [F6.1.224 VSHL (immediate)](F6.1/arm-F6.1.224.md)
* [F6.1.225 VSHL (register)](F6.1/arm-F6.1.225.md)
* [F6.1.226 VSHLL](F6.1/arm-F6.1.226.md)
* [F6.1.227 VSHR](F6.1/arm-F6.1.227.md)
* [F6.1.228 VSHR (zero)](F6.1/arm-F6.1.228.md)
* [F6.1.229 VSHRN](F6.1/arm-F6.1.229.md)
* [F6.1.230 VSHRN (zero)](F6.1/arm-F6.1.230.md)
* [F6.1.231 VSLI](F6.1/arm-F6.1.231.md)
* [F6.1.232 VSMMLA](F6.1/arm-F6.1.232.md)
* [F6.1.233 VSQRT](F6.1/arm-F6.1.233.md)
* [F6.1.234 VSRA](F6.1/arm-F6.1.234.md)
* [F6.1.235 VSRI](F6.1/arm-F6.1.235.md)
* [F6.1.236 VST1 (single element from one lane)](F6.1/arm-F6.1.236.md)
* [F6.1.237 VST1 (multiple single elements)](F6.1/arm-F6.1.237.md)
* [F6.1.238 VST2 (single 2-element structure from one lane)](F6.1/arm-F6.1.238.md)
* [F6.1.239 VST2 (multiple 2-element structures)](F6.1/arm-F6.1.239.md)
* [F6.1.240 VST3 (single 3-element structure from one lane)](F6.1/arm-F6.1.240.md)
* [F6.1.241 VST3 (multiple 3-element structures)](F6.1/arm-F6.1.241.md)
* [F6.1.242 VST4 (single 4-element structure from one lane)](F6.1/arm-F6.1.242.md)
* [F6.1.243 VST4 (multiple 4-element structures)](F6.1/arm-F6.1.243.md)
* [F6.1.244 VSTM, VSTMDB, VSTMIA](F6.1/arm-F6.1.244.md)
* [F6.1.245 VSTR](F6.1/arm-F6.1.245.md)
* [F6.1.246 VSUB (floating-point)](F6.1/arm-F6.1.246.md)
* [F6.1.247 VSUB (integer)](F6.1/arm-F6.1.247.md)
* [F6.1.248 VSUBHN](F6.1/arm-F6.1.248.md)
* [F6.1.249 VSUBL](F6.1/arm-F6.1.249.md)
* [F6.1.250 VSUBW](F6.1/arm-F6.1.250.md)
* [F6.1.251 VSUDOT (by element)](F6.1/arm-F6.1.251.md)
* [F6.1.252 VSWP](F6.1/arm-F6.1.252.md)
* [F6.1.253 VTBL, VTBX](F6.1/arm-F6.1.253.md)
* [F6.1.254 VTRN](F6.1/arm-F6.1.254.md)
* [F6.1.255 VTST](F6.1/arm-F6.1.255.md)
* [F6.1.256 VUDOT (vector)](F6.1/arm-F6.1.256.md)
* [F6.1.257 VUDOT (by element)](F6.1/arm-F6.1.257.md)
* [F6.1.258 VUMMLA](F6.1/arm-F6.1.258.md)
* [F6.1.259 VUSDOT (vector)](F6.1/arm-F6.1.259.md)
* [F6.1.260 VUSDOT (by element)](F6.1/arm-F6.1.260.md)
* [F6.1.261 VUSMMLA](F6.1/arm-F6.1.261.md)
* [F6.1.262 VUZP](F6.1/arm-F6.1.262.md)
* [F6.1.263 VUZP (alias)](F6.1/arm-F6.1.263.md)
* [F6.1.264 VZIP](F6.1/arm-F6.1.264.md)
* [F6.1.265 VZIP (alias)](F6.1/arm-F6.1.265.md)
