-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    layer12_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer12_out_full_n : IN STD_LOGIC;
    layer12_out_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    layer12_out_blk_n : OUT STD_LOGIC );
end;


architecture behav of myproject_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal kernel_data_V_5_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_14 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_12 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_16 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kernel_data_V_5_15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal sX_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal icmp_ln289_reg_375 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln289_2_reg_385 : STD_LOGIC_VECTOR (0 downto 0);
    signal pX_5_load_reg_364 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op57_write_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln313_fu_194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln313_reg_369 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln289_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal sY_5_load_reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln289_2_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln313_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln313_reg_389 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln328_fu_278_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln328_reg_393 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln317_fu_298_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln317_reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln317_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln317_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln323_fu_324_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln323_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_out_V_0_reg_413 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_out_V_1_reg_418 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_ce : STD_LOGIC;
    signal ap_predicate_op29_call_state2 : BOOLEAN;
    signal ap_predicate_op38_call_state3 : BOOLEAN;
    signal ap_predicate_op47_call_state4 : BOOLEAN;
    signal ap_predicate_op50_call_state5 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp29 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp38 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp47 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp50 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp51 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp52 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp53 : BOOLEAN;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_start : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_done : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_idle : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ready : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_2_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_2_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_0_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_8_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_8_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_6_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_9_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_9_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_7_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_14_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_14_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_12_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_4_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_4_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_5_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_5_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_3_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_10_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_10_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_11_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_11_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_16_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_16_o_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_15_ap_vld : STD_LOGIC;
    signal call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp12 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_185_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_219_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_93_fu_235_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln289_6_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln289_7_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln289_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln328_fu_272_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln323_fu_319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_447 : BOOLEAN;
    signal ap_condition_621 : BOOLEAN;
    signal ap_condition_625 : BOOLEAN;
    signal ap_condition_628 : BOOLEAN;
    signal ap_condition_631 : BOOLEAN;
    signal ap_condition_635 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        kernel_data_V_5_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_2_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_0_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_8_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_6_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_9_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_7_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_14_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_12_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_4_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_5_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_3_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_10_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_11_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_16_i : IN STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_16_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_16_o_ap_vld : OUT STD_LOGIC;
        kernel_data_V_5_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        kernel_data_V_5_15_ap_vld : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103 : component myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        kernel_data_V_5_0 => kernel_data_V_5_0,
        kernel_data_V_5_2 => kernel_data_V_5_2,
        kernel_data_V_5_3 => kernel_data_V_5_3,
        kernel_data_V_5_4 => kernel_data_V_5_4,
        kernel_data_V_5_5 => kernel_data_V_5_5,
        kernel_data_V_5_6 => kernel_data_V_5_6,
        kernel_data_V_5_7 => kernel_data_V_5_7,
        kernel_data_V_5_8 => kernel_data_V_5_8,
        kernel_data_V_5_9 => kernel_data_V_5_9,
        kernel_data_V_5_10 => kernel_data_V_5_10,
        kernel_data_V_5_11 => kernel_data_V_5_11,
        kernel_data_V_5_12 => kernel_data_V_5_12,
        kernel_data_V_5_14 => kernel_data_V_5_14,
        kernel_data_V_5_15 => kernel_data_V_5_15,
        kernel_data_V_5_16 => kernel_data_V_5_16,
        ap_return_0 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_return_0,
        ap_return_1 => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_return_1,
        ap_ce => grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_ce);

    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137 : component myproject_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_start,
        ap_done => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_done,
        ap_idle => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_idle,
        ap_ready => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        kernel_data_V_5_2_i => kernel_data_V_5_2,
        kernel_data_V_5_2_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_2_o,
        kernel_data_V_5_2_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_2_o_ap_vld,
        kernel_data_V_5_0 => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_0,
        kernel_data_V_5_0_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_0_ap_vld,
        kernel_data_V_5_8_i => kernel_data_V_5_8,
        kernel_data_V_5_8_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_8_o,
        kernel_data_V_5_8_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_8_o_ap_vld,
        kernel_data_V_5_6 => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_6,
        kernel_data_V_5_6_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_6_ap_vld,
        kernel_data_V_5_9_i => kernel_data_V_5_9,
        kernel_data_V_5_9_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_9_o,
        kernel_data_V_5_9_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_9_o_ap_vld,
        kernel_data_V_5_7 => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_7,
        kernel_data_V_5_7_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_7_ap_vld,
        kernel_data_V_5_14_i => kernel_data_V_5_14,
        kernel_data_V_5_14_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_14_o,
        kernel_data_V_5_14_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_14_o_ap_vld,
        kernel_data_V_5_12 => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_12,
        kernel_data_V_5_12_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_12_ap_vld,
        kernel_data_V_5_4_i => kernel_data_V_5_4,
        kernel_data_V_5_4_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_4_o,
        kernel_data_V_5_4_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_4_o_ap_vld,
        kernel_data_V_5_5_i => kernel_data_V_5_5,
        kernel_data_V_5_5_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_5_o,
        kernel_data_V_5_5_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_5_o_ap_vld,
        kernel_data_V_5_3 => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_3,
        kernel_data_V_5_3_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_3_ap_vld,
        kernel_data_V_5_10_i => kernel_data_V_5_10,
        kernel_data_V_5_10_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_10_o,
        kernel_data_V_5_10_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_10_o_ap_vld,
        kernel_data_V_5_11_i => kernel_data_V_5_11,
        kernel_data_V_5_11_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_11_o,
        kernel_data_V_5_11_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_11_o_ap_vld,
        kernel_data_V_5_16_i => kernel_data_V_5_16,
        kernel_data_V_5_16_o => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_16_o,
        kernel_data_V_5_16_o_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_16_o_ap_vld,
        kernel_data_V_5_15 => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_15,
        kernel_data_V_5_15_ap_vld => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_15_ap_vld,
        ap_ce => call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    pX_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((icmp_ln313_fu_262_p2 = ap_const_lv1_1)) then 
                    pX_5 <= ap_const_lv32_0;
                elsif ((icmp_ln313_fu_262_p2 = ap_const_lv1_0)) then 
                    pX_5 <= add_ln313_reg_369;
                end if;
            end if; 
        end if;
    end process;

    pY_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln313_reg_389 = ap_const_lv1_1))) then
                if ((ap_const_boolean_1 = ap_condition_625)) then 
                    pY_5 <= add_ln317_reg_398;
                elsif ((ap_const_boolean_1 = ap_condition_621)) then 
                    pY_5 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    sX_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce))) then
                if ((ap_const_boolean_1 = ap_condition_631)) then 
                    sX_5 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_628)) then 
                    sX_5 <= select_ln328_reg_393;
                end if;
            end if; 
        end if;
    end process;

    sY_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln313_reg_389 = ap_const_lv1_1))) then
                if ((ap_const_boolean_1 = ap_condition_635)) then 
                    sY_5 <= select_ln323_reg_408;
                elsif ((ap_const_boolean_1 = ap_condition_621)) then 
                    sY_5 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln313_reg_369 <= add_ln313_fu_194_p2;
                pX_5_load_reg_364 <= pX_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln313_fu_262_p2 = ap_const_lv1_1))) then
                add_ln317_reg_398 <= add_ln317_fu_298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln289_fu_204_p2 = ap_const_lv1_1))) then
                and_ln289_2_reg_385 <= and_ln289_2_fu_256_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln289_reg_375 <= icmp_ln289_fu_204_p2;
                icmp_ln313_reg_389 <= icmp_ln313_fu_262_p2;
                sY_5_load_reg_379 <= sY_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln313_reg_389 = ap_const_lv1_1))) then
                icmp_ln317_reg_404 <= icmp_ln317_fu_309_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_0_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_0 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_10_o_ap_vld = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_10 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_10_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_11_o_ap_vld = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_11 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_11_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_12_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_12 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_14_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_14 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_14_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_15_ap_vld = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_15 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_16_o_ap_vld = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_16 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_16_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_2_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_2 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_2_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_3_ap_vld = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_3 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_4_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_4 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_4_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_5_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_5 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_5_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_6_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_6 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_7_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_7 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_8_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_8 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_8_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_9_o_ap_vld = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                kernel_data_V_5_9 <= call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_kernel_data_V_5_9_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln289_2_reg_385) and (icmp_ln289_reg_375 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                res_out_V_0_reg_413 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_return_0;
                res_out_V_1_reg_418 <= grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_return_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln317_fu_309_p2 = ap_const_lv1_0) and (icmp_ln313_reg_389 = ap_const_lv1_1))) then
                select_ln323_reg_408 <= select_ln323_fu_324_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln313_fu_262_p2 = ap_const_lv1_0))) then
                select_ln328_reg_393 <= select_ln328_fu_278_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln313_fu_194_p2 <= std_logic_vector(unsigned(pX_5) + unsigned(ap_const_lv32_1));
    add_ln317_fu_298_p2 <= std_logic_vector(unsigned(pY_5) + unsigned(ap_const_lv32_1));
    add_ln323_fu_319_p2 <= std_logic_vector(unsigned(sY_5_load_reg_379) + unsigned(ap_const_lv32_1));
    add_ln328_fu_272_p2 <= std_logic_vector(unsigned(sX_5) + unsigned(ap_const_lv32_1));
    and_ln289_2_fu_256_p2 <= (grp_fu_185_p2 and and_ln289_fu_250_p2);
    and_ln289_fu_250_p2 <= (icmp_ln289_7_fu_244_p2 and icmp_ln289_6_fu_229_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, layer12_out_full_n, ap_predicate_op57_write_state9)
    begin
                ap_block_pp0_stage0_01001 <= ((layer12_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op57_write_state9 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, layer12_out_full_n, ap_predicate_op57_write_state9)
    begin
                ap_block_pp0_stage0_11001 <= ((layer12_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op57_write_state9 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp12_assign_proc : process(ap_enable_reg_pp0_iter1, layer12_out_full_n, ap_predicate_op57_write_state9)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp12 <= ((layer12_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op57_write_state9 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, layer12_out_full_n, ap_predicate_op57_write_state9)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((layer12_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op57_write_state9 = ap_const_boolean_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage1_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp38 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_ignoreCallOp47 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001_ignoreCallOp50 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5_11001_ignoreCallOp51 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6_11001_ignoreCallOp52 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_ignoreCallOp53 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter1_assign_proc : process(layer12_out_full_n, ap_predicate_op57_write_state9)
    begin
                ap_block_state9_pp0_stage0_iter1 <= ((layer12_out_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state9 = ap_const_boolean_1));
    end process;


    ap_block_state9_pp0_stage0_iter1_ignore_call3_assign_proc : process(layer12_out_full_n, ap_predicate_op57_write_state9)
    begin
                ap_block_state9_pp0_stage0_iter1_ignore_call3 <= ((layer12_out_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state9 = ap_const_boolean_1));
    end process;


    ap_condition_447_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_447 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_621_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln317_reg_404)
    begin
                ap_condition_621 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln317_reg_404 = ap_const_lv1_1));
    end process;


    ap_condition_625_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln317_fu_309_p2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_625 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln317_fu_309_p2 = ap_const_lv1_0));
    end process;


    ap_condition_628_assign_proc : process(icmp_ln313_reg_389, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_628 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln313_reg_389 = ap_const_lv1_0));
    end process;


    ap_condition_631_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln313_fu_262_p2)
    begin
                ap_condition_631 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln313_fu_262_p2 = ap_const_lv1_1));
    end process;


    ap_condition_635_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln317_reg_404, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_635 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln317_reg_404 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op29_call_state2_assign_proc : process(icmp_ln289_fu_204_p2, and_ln289_2_fu_256_p2)
    begin
                ap_predicate_op29_call_state2 <= ((ap_const_lv1_1 = and_ln289_2_fu_256_p2) and (icmp_ln289_fu_204_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op38_call_state3_assign_proc : process(icmp_ln289_reg_375, and_ln289_2_reg_385)
    begin
                ap_predicate_op38_call_state3 <= ((ap_const_lv1_1 = and_ln289_2_reg_385) and (icmp_ln289_reg_375 = ap_const_lv1_1));
    end process;


    ap_predicate_op47_call_state4_assign_proc : process(icmp_ln289_reg_375, and_ln289_2_reg_385)
    begin
                ap_predicate_op47_call_state4 <= ((ap_const_lv1_1 = and_ln289_2_reg_385) and (icmp_ln289_reg_375 = ap_const_lv1_1));
    end process;


    ap_predicate_op50_call_state5_assign_proc : process(icmp_ln289_reg_375, and_ln289_2_reg_385)
    begin
                ap_predicate_op50_call_state5 <= ((ap_const_lv1_1 = and_ln289_2_reg_385) and (icmp_ln289_reg_375 = ap_const_lv1_1));
    end process;


    ap_predicate_op57_write_state9_assign_proc : process(icmp_ln289_reg_375, and_ln289_2_reg_385)
    begin
                ap_predicate_op57_write_state9 <= ((ap_const_lv1_1 = and_ln289_2_reg_385) and (icmp_ln289_reg_375 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp12) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ce <= ap_const_logic_1;
        else 
            call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_start <= ap_const_logic_1;
        else 
            call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001_ignoreCallOp29, ap_block_pp0_stage2_11001_ignoreCallOp38, ap_block_pp0_stage3_11001_ignoreCallOp47, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage4_11001_ignoreCallOp50, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage5_11001_ignoreCallOp51, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage6_11001_ignoreCallOp52, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage7_11001_ignoreCallOp53)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp53) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp52) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp51) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp50) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp47) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp38) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp29) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))))) then 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_ce <= ap_const_logic_1;
        else 
            grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_185_p0_assign_proc : process(ap_enable_reg_pp0_iter0, sY_5, ap_CS_fsm_pp0_stage1, sY_5_load_reg_379, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_185_p0 <= sY_5_load_reg_379;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_185_p0 <= sY_5;
            else 
                grp_fu_185_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_185_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_185_p2 <= "1" when (grp_fu_185_p0 = ap_const_lv32_2) else "0";
    icmp_ln289_6_fu_229_p2 <= "1" when (signed(tmp_fu_219_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln289_7_fu_244_p2 <= "1" when (signed(tmp_93_fu_235_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln289_fu_204_p2 <= "1" when (sX_5 = ap_const_lv32_2) else "0";
    icmp_ln313_fu_262_p2 <= "1" when (add_ln313_reg_369 = ap_const_lv32_E) else "0";
    icmp_ln317_fu_309_p2 <= "1" when (add_ln317_reg_398 = ap_const_lv32_E) else "0";

    layer12_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, layer12_out_full_n, icmp_ln289_reg_375, and_ln289_2_reg_385)
    begin
        if (((ap_const_lv1_1 = and_ln289_2_reg_385) and (icmp_ln289_reg_375 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_blk_n <= layer12_out_full_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer12_out_din <= (res_out_V_1_reg_418 & res_out_V_0_reg_413);

    layer12_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_predicate_op57_write_state9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op57_write_state9 = ap_const_boolean_1))) then 
            layer12_out_write <= ap_const_logic_1;
        else 
            layer12_out_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln323_fu_324_p3 <= 
        ap_const_lv32_2 when (grp_fu_185_p2(0) = '1') else 
        add_ln323_fu_319_p2;
    select_ln328_fu_278_p3 <= 
        ap_const_lv32_2 when (icmp_ln289_fu_204_p2(0) = '1') else 
        add_ln328_fu_272_p2;
    tmp_93_fu_235_p4 <= pX_5_load_reg_364(31 downto 1);
    tmp_fu_219_p4 <= pY_5(31 downto 1);
end behav;
