$date
	Mon Sep  9 10:57:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module incrementer_tb $end
$var wire 1 ! O2 $end
$var wire 1 " O1 $end
$var wire 1 # O0 $end
$var reg 1 $ I0 $end
$var reg 1 % I1 $end
$var reg 1 & I2 $end
$scope module uut $end
$var wire 1 & I0 $end
$var wire 1 % I1 $end
$var wire 1 $ I2 $end
$var wire 1 ! O0 $end
$var wire 1 " O1 $end
$var wire 1 # O2 $end
$var wire 1 ' W1 $end
$var wire 1 ( W2 $end
$var wire 1 ) W3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#10
0!
1"
1&
#20
1!
0&
1%
#30
1#
0!
1)
0"
1&
#40
1(
1!
1'
1#
0)
0&
0%
1$
#50
0(
0!
1"
1&
#60
1(
1!
0'
0&
1%
#70
0#
0(
0!
0"
1&
#80
