

================================================================
== Vitis HLS Report for 'mp_mul_2_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:36:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1260|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1429|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_475_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_405_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_121_fu_447_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_122_fu_461_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_451_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_525_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_230_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln145_fu_272_p2      |         +|   0|  0|  14|           9|           9|
    |tempReg_fu_596_p2        |         +|   0|  0|  71|          64|          64|
    |temp_52_fu_481_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_415_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_692_p2              |         +|   0|  0|  13|           4|           4|
    |v_150_fu_537_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_611_p2              |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_256_p2      |         -|   0|  0|  13|           4|           4|
    |and_ln147_fu_664_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_224_p2     |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_555_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln147_13_fu_674_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_634_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_46_fu_549_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_47_fu_561_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_543_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_28_fu_630_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_29_fu_647_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_30_fu_669_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_fu_626_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1260|        1154|        1153|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_28    |   9|          2|    4|          8|
    |j_fu_102                 |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_86_out_o               |  14|          3|   64|        192|
    |v_114_fu_98              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_855                      |  32|   0|   32|          0|
    |add_ln133_reg_865                      |  32|   0|   64|         32|
    |add_ln133_reg_865_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_768                             |  32|   0|   32|          0|
    |al_reg_758                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_773                             |  32|   0|   32|          0|
    |bl_reg_763                             |  32|   0|   32|          0|
    |i_cast_reg_733                         |   3|   0|    4|          1|
    |icmp_ln144_reg_744                     |   1|   0|    1|          0|
    |j_28_reg_738                           |   4|   0|    4|          0|
    |j_fu_102                               |   4|   0|    4|          0|
    |tempReg_reg_870                        |  64|   0|   64|          0|
    |tempReg_reg_870_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_277_reg_823                        |  32|   0|   32|          0|
    |tmp_278_reg_844                        |   2|   0|    2|          0|
    |tmp_279_reg_828                        |  32|   0|   32|          0|
    |tmp_279_reg_828_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_280_reg_834                        |  32|   0|   32|          0|
    |tmp_280_reg_834_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_281_reg_839                        |  32|   0|   32|          0|
    |tmp_282_reg_860                        |   2|   0|    2|          0|
    |trunc_ln106_159_reg_807                |  32|   0|   32|          0|
    |trunc_ln106_160_reg_812                |  32|   0|   32|          0|
    |trunc_ln106_161_reg_817                |  32|   0|   32|          0|
    |trunc_ln106_161_reg_817_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_802                    |  32|   0|   32|          0|
    |trunc_ln125_reg_849                    |  32|   0|   32|          0|
    |trunc_ln125_reg_849_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_86_out_load_reg_879                  |  64|   0|   64|          0|
    |v_114_fu_98                            |  64|   0|   64|          0|
    |v_reg_884                              |  64|   0|   64|          0|
    |icmp_ln144_reg_744                     |  64|  32|    1|          0|
    |tmp_281_reg_839                        |  64|  32|   32|          0|
    |trunc_ln106_reg_802                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1187|  96| 1125|         65|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_476_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_476_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_476_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_476_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_480_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_480_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_480_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_480_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_484_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_484_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_484_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_484_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_488_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_488_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_488_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_488_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                               v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                          zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                        indvars_iv31|        scalar|
|a_offset            |   in|    1|     ap_none|                            a_offset|        scalar|
|a_address0          |  out|    4|   ap_memory|                                   a|         array|
|a_ce0               |  out|    1|   ap_memory|                                   a|         array|
|a_q0                |   in|   64|   ap_memory|                                   a|         array|
|i                   |   in|    3|     ap_none|                                   i|        scalar|
|b                   |   in|    9|     ap_none|                                   b|        scalar|
|coeff_address0      |  out|    6|   ap_memory|                               coeff|         array|
|coeff_ce0           |  out|    1|   ap_memory|                               coeff|         array|
|coeff_q0            |   in|   64|   ap_memory|                               coeff|         array|
|v_114_out           |  out|   64|      ap_vld|                           v_114_out|       pointer|
|v_114_out_ap_vld    |  out|    1|      ap_vld|                           v_114_out|       pointer|
|u_86_out_i          |   in|   64|     ap_ovld|                            u_86_out|       pointer|
|u_86_out_o          |  out|   64|     ap_ovld|                            u_86_out|       pointer|
|u_86_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_86_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                               t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                               t_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b"   --->   Operation 16 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 17 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset"   --->   Operation 18 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 19 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 20 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 21 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 22 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 23 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_86_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_28 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 29 'load' 'j_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_28, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 30 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_28, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 31 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 32 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_28" [src/generic/fp_generic.c:145]   --->   Operation 34 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_275 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 35 'bitconcatenate' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %tmp_275" [src/generic/fp_generic.c:145]   --->   Operation 36 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 37 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 38 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_28" [src/generic/fp_generic.c:145]   --->   Operation 39 'sub' 'sub_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_276 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %sub_ln145, i3 0" [src/generic/fp_generic.c:145]   --->   Operation 40 'bitconcatenate' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i7 %tmp_276" [src/generic/fp_generic.c:145]   --->   Operation 41 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln145 = add i9 %sext_ln145, i9 %b_read" [src/generic/fp_generic.c:145]   --->   Operation 42 'add' 'add_ln145' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln145, i32 3, i32 8" [src/generic/fp_generic.c:145]   --->   Operation 43 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln145_16 = zext i6 %lshr_ln" [src/generic/fp_generic.c:145]   --->   Operation 44 'zext' 'zext_ln145_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln145_16" [src/generic/fp_generic.c:145]   --->   Operation 45 'getelementptr' 'coeff_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:145]   --->   Operation 46 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 47 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 48 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:145]   --->   Operation 49 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bl = trunc i64 %coeff_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 50 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 51 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %coeff_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 52 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 53 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 54 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105_107 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 55 'zext' 'zext_ln105_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 56 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_107, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_107, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_107, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_159 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_107, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_160 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_161 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'trunc' 'trunc_ln106_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 71 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_281 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 72 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_277" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_160" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_97 = zext i32 %trunc_ln106_159" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 75 'zext' 'zext_ln123_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_97" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 76 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_98 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln123_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_98, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 78 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 80 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_124 = zext i2 %tmp_278" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln106_124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_125 = zext i32 %tmp_279" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 82 'zext' 'zext_ln106_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_126 = zext i32 %tmp_280" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 83 'zext' 'zext_ln106_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_161" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_121 = add i32 %trunc_ln106_161, i32 %tmp_279" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'add' 'add_ln130_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_125" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_97 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln130_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130_122 = add i33 %zext_ln106_126, i33 %zext_ln106_124" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'add_ln130_122' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_122" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln130_98 = zext i33 %add_ln130_122" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'zext' 'zext_ln130_98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_121" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 91 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (2.59ns)   --->   "%temp_52 = add i34 %zext_ln130_98, i34 %zext_ln130_97" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 92 'add' 'temp_52' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_52, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 94 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_281, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 96 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_282, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 98 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 99 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 100 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.52ns)   --->   "%v_150 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 101 'add' 'v_150' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_150, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_46 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'xor' 'xor_ln105_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_46" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 104 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_47 = xor i64 %or_ln105, i64 %v_150" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 105 'xor' 'xor_ln105_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_47, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 106 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_108 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 107 'zext' 'zext_ln105_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 108 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 109 'bitconcatenate' 'or_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln20, i64 %zext_ln105_108" [src/generic/fp_generic.c:147]   --->   Operation 110 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_150, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 111 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%u_86_out_load = load i64 %u_86_out" [src/generic/fp_generic.c:147]   --->   Operation 112 'load' 'u_86_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_86_out_load" [src/generic/fp_generic.c:147]   --->   Operation 113 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_86_out" [src/generic/fp_generic.c:140]   --->   Operation 114 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%v_114_load_4 = load i64 %v_114"   --->   Operation 134 'load' 'v_114_load_4' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_4"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 136 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 115 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 116 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 118 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_30)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_30)   --->   "%xor_ln147_28 = xor i64 %tempReg, i64 %u_86_out_load" [src/generic/fp_generic.c:147]   --->   Operation 120 'xor' 'xor_ln147_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_30)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_28" [src/generic/fp_generic.c:147]   --->   Operation 121 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 122 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_29 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 124 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_29, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 125 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 126 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_30 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 127 'xor' 'xor_ln147_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_13 = or i64 %xor_ln147_30, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 128 'or' 'or_ln147_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_13, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 129 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 130 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 131 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 132 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 133 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_86_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                      (alloca                ) [ 01111111110]
j                          (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
b_read                     (read                  ) [ 01100000000]
i_read                     (read                  ) [ 00000000000]
a_offset_read              (read                  ) [ 01100000000]
indvars_iv31_read          (read                  ) [ 00000000000]
zext_ln143_read            (read                  ) [ 00000000000]
v_017_read                 (read                  ) [ 00000000000]
i_cast                     (zext                  ) [ 01100000000]
zext_ln143_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j_28                       (load                  ) [ 01100000000]
icmp_ln144                 (icmp                  ) [ 01111111110]
add_ln144                  (add                   ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
trunc_ln145                (trunc                 ) [ 00000000000]
tmp_275                    (bitconcatenate        ) [ 00000000000]
zext_ln145                 (zext                  ) [ 00000000000]
a_addr                     (getelementptr         ) [ 01010000000]
sub_ln145                  (sub                   ) [ 00000000000]
tmp_276                    (bitconcatenate        ) [ 00000000000]
sext_ln145                 (sext                  ) [ 00000000000]
add_ln145                  (add                   ) [ 00000000000]
lshr_ln                    (partselect            ) [ 00000000000]
zext_ln145_16              (zext                  ) [ 00000000000]
coeff_addr                 (getelementptr         ) [ 01010000000]
a_load                     (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
coeff_load                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_107             (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_159            (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_160            (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_161            (trunc                 ) [ 01000011000]
tmp_277                    (partselect            ) [ 01000010000]
tmp_279                    (partselect            ) [ 01000011000]
tmp_280                    (partselect            ) [ 01000011000]
tmp_281                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_97              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_98              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_278                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_124             (zext                  ) [ 00000000000]
zext_ln106_125             (zext                  ) [ 00000000000]
zext_ln106_126             (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130_121              (add                   ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
zext_ln130_97              (zext                  ) [ 00000000000]
add_ln130_122              (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_98              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_52                    (add                   ) [ 00000000000]
tmp_282                    (partselect            ) [ 01000000100]
v_114_load                 (load                  ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln133_s                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln                      (bitconcatenate        ) [ 00000000000]
v_150                      (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_46               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_47               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_108             (zext                  ) [ 00000000000]
tmp_s                      (partselect            ) [ 00000000000]
or_ln20                    (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_86_out_load              (load                  ) [ 01000000001]
v                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_out_load                 (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln144         (specloopname          ) [ 00000000000]
xor_ln147                  (xor                   ) [ 00000000000]
xor_ln147_28               (xor                   ) [ 00000000000]
or_ln147                   (or                    ) [ 00000000000]
bit_sel                    (bitselect             ) [ 00000000000]
xor_ln147_29               (xor                   ) [ 00000000000]
trunc_ln147                (trunc                 ) [ 00000000000]
xor_ln147_s                (bitconcatenate        ) [ 00000000000]
and_ln147                  (and                   ) [ 00000000000]
xor_ln147_30               (xor                   ) [ 00000000000]
or_ln147_13                (or                    ) [ 00000000000]
tmp                        (bitselect             ) [ 00000000000]
zext_ln148                 (zext                  ) [ 00000000000]
u                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln144                   (br                    ) [ 00000000000]
v_114_load_4               (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coeff">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_114_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_86_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_86_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="t_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="v_114_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="3" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvars_iv31_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln143_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v_017_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="coeff_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln143_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln139_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln140_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln140_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln140_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="j_28_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_28/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln144_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln144_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln139_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln145_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_275_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="1"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_275/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln145_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln145_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="0" index="1" bw="4" slack="1"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_276_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_276/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln145_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln145/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln145_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="1"/>
<pin id="275" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="lshr_ln_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="5" slack="0"/>
<pin id="282" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln145_16_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_16/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="al_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="bl_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="ah_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bh_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln105_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln110_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln105_107_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_107/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln112_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln106_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln106_159_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_159/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln106_160_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_160/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln106_161_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_161/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_277_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="0" index="3" bw="7" slack="0"/>
<pin id="361" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_277/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_279_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_279/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_280_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_280/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_281_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_281/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln106_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln123_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln123_97_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_97/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln123_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln123_98_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="33" slack="0"/>
<pin id="413" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_98/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="temp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="33" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_278_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="34" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_278/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln125_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="34" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln106_124_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="1"/>
<pin id="437" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_124/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln106_125_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="2"/>
<pin id="440" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_125/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln106_126_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2"/>
<pin id="443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_126/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln130_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln130_121_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="0" index="1" bw="32" slack="2"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_121/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln130_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln130_97_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="33" slack="0"/>
<pin id="459" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_97/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln130_122_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="0"/>
<pin id="464" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_122/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="trunc_ln130_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="33" slack="0"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln130_98_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="33" slack="0"/>
<pin id="473" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_98/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln105_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="temp_52_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="33" slack="0"/>
<pin id="483" dir="0" index="1" bw="33" slack="0"/>
<pin id="484" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_52/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_282_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="34" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_282/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="v_114_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="7"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="shl_ln_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="2"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="and_ln_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="3"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln133_s_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="34" slack="0"/>
<pin id="516" dir="0" index="1" bw="2" slack="1"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln133_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="34" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln133_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="34" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="2"/>
<pin id="534" dir="0" index="2" bw="32" slack="3"/>
<pin id="535" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="v_150_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_150/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln105_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="xor_ln105_46_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="0"/>
<pin id="551" dir="0" index="1" bw="64" slack="0"/>
<pin id="552" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_46/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln105_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="64" slack="0"/>
<pin id="558" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln105_47_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="64" slack="0"/>
<pin id="564" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_47/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="carry_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="0" index="2" bw="7" slack="0"/>
<pin id="571" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln105_108_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_108/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="0" index="2" bw="7" slack="0"/>
<pin id="583" dir="0" index="3" bw="7" slack="0"/>
<pin id="584" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="or_ln20_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="1"/>
<pin id="593" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln20/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tempReg_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln140_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="7"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="607" class="1004" name="u_86_out_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_86_out_load/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="v_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="0" index="1" bw="64" slack="0"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln140_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="t_out_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln147_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="0" index="1" bw="64" slack="2"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln147_28_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="2"/>
<pin id="632" dir="0" index="1" bw="64" slack="1"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_28/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln147_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="0"/>
<pin id="636" dir="0" index="1" bw="64" slack="0"/>
<pin id="637" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="bit_sel_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="64" slack="2"/>
<pin id="643" dir="0" index="2" bw="7" slack="0"/>
<pin id="644" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln147_29_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_29/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln147_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="2"/>
<pin id="655" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="xor_ln147_s_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="63" slack="0"/>
<pin id="660" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="and_ln147_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="64" slack="2"/>
<pin id="667" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="669" class="1004" name="xor_ln147_30_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="64" slack="1"/>
<pin id="672" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_30/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_ln147_13_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="64" slack="0"/>
<pin id="677" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_13/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln148_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="692" class="1004" name="u_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="4" slack="0"/>
<pin id="695" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln140_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="0" index="1" bw="4" slack="0"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="v_114_load_4_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="8"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load_4/9 "/>
</bind>
</comp>

<comp id="708" class="1005" name="v_114_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="716" class="1005" name="j_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="0"/>
<pin id="718" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="723" class="1005" name="b_read_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="1"/>
<pin id="725" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="728" class="1005" name="a_offset_read_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="733" class="1005" name="i_cast_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="738" class="1005" name="j_28_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="1"/>
<pin id="740" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_28 "/>
</bind>
</comp>

<comp id="744" class="1005" name="icmp_ln144_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="8"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="748" class="1005" name="a_addr_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="1"/>
<pin id="750" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="753" class="1005" name="coeff_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="1"/>
<pin id="755" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="al_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="763" class="1005" name="bl_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="768" class="1005" name="ah_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="773" class="1005" name="bh_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln105_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln110_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln105_107_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_107 "/>
</bind>
</comp>

<comp id="796" class="1005" name="zext_ln112_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="802" class="1005" name="trunc_ln106_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="3"/>
<pin id="804" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="807" class="1005" name="trunc_ln106_159_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_159 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln106_160_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_160 "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln106_161_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="2"/>
<pin id="819" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_161 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_277_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_277 "/>
</bind>
</comp>

<comp id="828" class="1005" name="tmp_279_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="2"/>
<pin id="830" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_279 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_280_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="2"/>
<pin id="836" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_280 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_281_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="3"/>
<pin id="841" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_281 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_278_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="1"/>
<pin id="846" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_278 "/>
</bind>
</comp>

<comp id="849" class="1005" name="trunc_ln125_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="2"/>
<pin id="851" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="855" class="1005" name="add_ln105_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_282_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="1"/>
<pin id="862" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_282 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln133_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="2"/>
<pin id="867" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="870" class="1005" name="tempReg_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="1"/>
<pin id="872" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="879" class="1005" name="u_86_out_load_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="1"/>
<pin id="881" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_86_out_load "/>
</bind>
</comp>

<comp id="884" class="1005" name="v_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="1"/>
<pin id="886" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="96" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="194"><net_src comp="112" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="130" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="136" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="195" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="124" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="241" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="254"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="277" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="295"><net_src comp="156" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="169" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="54" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="156" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="169" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="328"><net_src comp="325" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="343"><net_src comp="175" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="179" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="183" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="187" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="175" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="58" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="183" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="179" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="58" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="187" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="396" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="415" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="438" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="441" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="435" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="467" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="447" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="471" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="457" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="62" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="514" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="507" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="497" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="500" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="500" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="497" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="543" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="537" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="68" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="525" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="56" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="58" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="594"><net_src comp="64" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="579" pin="4"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="575" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="537" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="18" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="18" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="20" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="638"><net_src comp="626" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="88" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="90" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="92" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="661"><net_src comp="94" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="647" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="653" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="656" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="634" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="664" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="68" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="58" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="622" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="20" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="711"><net_src comp="98" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="715"><net_src comp="708" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="719"><net_src comp="102" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="726"><net_src comp="106" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="731"><net_src comp="118" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="736"><net_src comp="191" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="741"><net_src comp="221" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="747"><net_src comp="224" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="149" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="756"><net_src comp="162" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="761"><net_src comp="292" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="766"><net_src comp="296" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="771"><net_src comp="300" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="776"><net_src comp="310" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="781"><net_src comp="320" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="787"><net_src comp="325" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="793"><net_src comp="330" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="799"><net_src comp="335" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="805"><net_src comp="340" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="810"><net_src comp="344" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="815"><net_src comp="348" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="820"><net_src comp="352" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="826"><net_src comp="356" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="831"><net_src comp="366" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="837"><net_src comp="376" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="842"><net_src comp="386" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="847"><net_src comp="421" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="852"><net_src comp="431" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="858"><net_src comp="475" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="863"><net_src comp="487" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="868"><net_src comp="525" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="873"><net_src comp="596" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="878"><net_src comp="870" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="882"><net_src comp="607" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="887"><net_src comp="611" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="669" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: coeff | {}
	Port: v_114_out | {9 }
	Port: u_86_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : a_offset | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : a | {2 3 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : b | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : coeff | {2 3 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : u_86_out | {9 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_28 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		tmp_275 : 1
		zext_ln145 : 2
		a_addr : 3
		a_load : 4
		tmp_276 : 1
		sext_ln145 : 2
		add_ln145 : 3
		lshr_ln : 4
		zext_ln145_16 : 5
		coeff_addr : 6
		coeff_load : 7
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_159 : 1
		trunc_ln106_160 : 1
		trunc_ln106_161 : 1
		tmp_277 : 1
		tmp_279 : 1
		tmp_280 : 1
		tmp_281 : 1
	State 6
		add_ln123 : 1
		zext_ln123_98 : 2
		temp : 3
		tmp_278 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_97 : 2
		add_ln130_122 : 1
		trunc_ln130 : 2
		zext_ln130_98 : 2
		add_ln105 : 3
		temp_52 : 3
		tmp_282 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_150 : 1
		xor_ln105 : 2
		xor_ln105_46 : 1
		or_ln105 : 2
		xor_ln105_47 : 2
		carry : 2
		zext_ln105_108 : 3
		tmp_s : 3
		or_ln20 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_29 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_13 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_175          |    4    |   165   |    50   |
|    mul   |           grp_fu_179          |    4    |   165   |    50   |
|          |           grp_fu_183          |    4    |   165   |    50   |
|          |           grp_fu_187          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_230       |    0    |    0    |    13   |
|          |        add_ln145_fu_272       |    0    |    0    |    14   |
|          |        add_ln123_fu_405       |    0    |    0    |    39   |
|          |          temp_fu_415          |    0    |    0    |    40   |
|          |      add_ln130_121_fu_447     |    0    |    0    |    32   |
|          |        add_ln130_fu_451       |    0    |    0    |    39   |
|    add   |      add_ln130_122_fu_461     |    0    |    0    |    39   |
|          |        add_ln105_fu_475       |    0    |    0    |    32   |
|          |         temp_52_fu_481        |    0    |    0    |    40   |
|          |        add_ln133_fu_525       |    0    |    0    |    71   |
|          |          v_150_fu_537         |    0    |    0    |    71   |
|          |         tempReg_fu_596        |    0    |    0    |    71   |
|          |            v_fu_611           |    0    |    0    |    71   |
|          |            u_fu_692           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_543       |    0    |    0    |    64   |
|          |      xor_ln105_46_fu_549      |    0    |    0    |    64   |
|          |      xor_ln105_47_fu_561      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_626       |    0    |    0    |    64   |
|          |      xor_ln147_28_fu_630      |    0    |    0    |    64   |
|          |      xor_ln147_29_fu_647      |    0    |    0    |    2    |
|          |      xor_ln147_30_fu_669      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_555        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_634        |    0    |    0    |    64   |
|          |       or_ln147_13_fu_674      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_664       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_224       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_256       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       b_read_read_fu_106      |    0    |    0    |    0    |
|          |       i_read_read_fu_112      |    0    |    0    |    0    |
|   read   |   a_offset_read_read_fu_118   |    0    |    0    |    0    |
|          | indvars_iv31_read_read_fu_124 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_130  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_136    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_142    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_191         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_195    |    0    |    0    |    0    |
|          |       zext_ln145_fu_251       |    0    |    0    |    0    |
|          |      zext_ln145_16_fu_287     |    0    |    0    |    0    |
|          |       zext_ln105_fu_320       |    0    |    0    |    0    |
|          |       zext_ln110_fu_325       |    0    |    0    |    0    |
|          |     zext_ln105_107_fu_330     |    0    |    0    |    0    |
|          |       zext_ln112_fu_335       |    0    |    0    |    0    |
|          |       zext_ln106_fu_396       |    0    |    0    |    0    |
|          |       zext_ln123_fu_399       |    0    |    0    |    0    |
|   zext   |      zext_ln123_97_fu_402     |    0    |    0    |    0    |
|          |      zext_ln123_98_fu_411     |    0    |    0    |    0    |
|          |     zext_ln106_124_fu_435     |    0    |    0    |    0    |
|          |     zext_ln106_125_fu_438     |    0    |    0    |    0    |
|          |     zext_ln106_126_fu_441     |    0    |    0    |    0    |
|          |       zext_ln130_fu_444       |    0    |    0    |    0    |
|          |      zext_ln130_97_fu_457     |    0    |    0    |    0    |
|          |      zext_ln130_98_fu_471     |    0    |    0    |    0    |
|          |       zext_ln133_fu_521       |    0    |    0    |    0    |
|          |     zext_ln105_108_fu_575     |    0    |    0    |    0    |
|          |       zext_ln148_fu_688       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln145_fu_241      |    0    |    0    |    0    |
|          |           al_fu_292           |    0    |    0    |    0    |
|          |           bl_fu_296           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_340      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_159_fu_344    |    0    |    0    |    0    |
|          |     trunc_ln106_160_fu_348    |    0    |    0    |    0    |
|          |     trunc_ln106_161_fu_352    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_431      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_467      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_653      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_275_fu_244        |    0    |    0    |    0    |
|          |         tmp_276_fu_260        |    0    |    0    |    0    |
|          |         shl_ln_fu_500         |    0    |    0    |    0    |
|bitconcatenate|         and_ln_fu_507         |    0    |    0    |    0    |
|          |       and_ln133_s_fu_514      |    0    |    0    |    0    |
|          |          or_ln_fu_531         |    0    |    0    |    0    |
|          |         or_ln20_fu_589        |    0    |    0    |    0    |
|          |       xor_ln147_s_fu_656      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln145_fu_268       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_277        |    0    |    0    |    0    |
|          |           ah_fu_300           |    0    |    0    |    0    |
|          |           bh_fu_310           |    0    |    0    |    0    |
|          |         tmp_277_fu_356        |    0    |    0    |    0    |
|partselect|         tmp_279_fu_366        |    0    |    0    |    0    |
|          |         tmp_280_fu_376        |    0    |    0    |    0    |
|          |         tmp_281_fu_386        |    0    |    0    |    0    |
|          |         tmp_278_fu_421        |    0    |    0    |    0    |
|          |         tmp_282_fu_487        |    0    |    0    |    0    |
|          |          tmp_s_fu_579         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_567         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_640        |    0    |    0    |    0    |
|          |           tmp_fu_680          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1453  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_748    |    4   |
| a_offset_read_reg_728 |    1   |
|   add_ln105_reg_855   |   32   |
|   add_ln133_reg_865   |   64   |
|       ah_reg_768      |   32   |
|       al_reg_758      |   32   |
|     b_read_reg_723    |    9   |
|       bh_reg_773      |   32   |
|       bl_reg_763      |   32   |
|   coeff_addr_reg_753  |    6   |
|     i_cast_reg_733    |    4   |
|   icmp_ln144_reg_744  |    1   |
|      j_28_reg_738     |    4   |
|       j_reg_716       |    4   |
|    tempReg_reg_870    |   64   |
|    tmp_277_reg_823    |   32   |
|    tmp_278_reg_844    |    2   |
|    tmp_279_reg_828    |   32   |
|    tmp_280_reg_834    |   32   |
|    tmp_281_reg_839    |   32   |
|    tmp_282_reg_860    |    2   |
|trunc_ln106_159_reg_807|   32   |
|trunc_ln106_160_reg_812|   32   |
|trunc_ln106_161_reg_817|   32   |
|  trunc_ln106_reg_802  |   32   |
|  trunc_ln125_reg_849  |   32   |
| u_86_out_load_reg_879 |   64   |
|     v_114_reg_708     |   64   |
|       v_reg_884       |   64   |
| zext_ln105_107_reg_790|   64   |
|   zext_ln105_reg_778  |   64   |
|   zext_ln110_reg_784  |   64   |
|   zext_ln112_reg_796  |   64   |
+-----------------------+--------+
|         Total         |  1061  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_169 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_175    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1453  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1061  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1721  |  1543  |
+-----------+--------+--------+--------+--------+
