Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 872af26f5de04b25969d7beef6f1b1f1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TutVivado_tb1_func_impl xil_defaultlib.TutVivado_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Alejandro/Documents/Verilog/Vivado_DSD/Practica1/Practica1.sim/sim_1/impl/func/TutVivado_tb1_func_impl.v" Line 17. Module TutVivado has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Alejandro/Documents/Verilog/Vivado_DSD/Practica1/Practica1.sim/sim_1/impl/func/TutVivado_tb1_func_impl.v" Line 105. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Alejandro/Documents/Verilog/Vivado_DSD/Practica1/Practica1.sim/sim_1/impl/func/TutVivado_tb1_func_impl.v" Line 17. Module TutVivado has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/OBUF.v" Line 26. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/LUT6.v" Line 28. Module LUT6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2016.4/nightly/2017_01_23_1756540/data/verilog/src/unisims/IBUF.v" Line 30. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Alejandro/Documents/Verilog/Vivado_DSD/Practica1/Practica1.sim/sim_1/impl/func/TutVivado_tb1_func_impl.v" Line 105. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.TutVivado
Compiling module xil_defaultlib.TutVivado_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TutVivado_tb1_func_impl
