### Network-on-Chip (NoC)
+ [PyOCN](https://github.com/cornell-brg/pymtl3-net) (Cornell), under [BSD 3-Clause License](https://github.com/cornell-brg/pymtl3-net/blob/master/LICENSE)
  - PyOCN (PyMTL3-net) is a parameterizable and powerful OCN (on-chip network) generator to generate synthesizable Verilog for different OCNs based on user-specified configurations (e.g., network size, topology, number of virtual channels, routing strategy, switching arbitration, etc.).
+ [OpenSoC Fabric](https://github.com/LBL-CoDEx/OpenSoCFabric) (Berkeley Lab)
  - An on-chip network generation infrastructure which aims to provide a parameterizable and powerful on-chip network generator
+ [OpenSMART](https://github.com/hyoukjun/OpenSMART) (GaTech), under [MIT License](https://github.com/hyoukjun/OpenSMART/blob/master/LICENSE)
  - Single-Cycle Multi-hop NoC Generator in BSV and Chisel.
+ [NSG](https://noctegra.github.io/) (KTH), under BSD 3-Clause License
  - The NoC system Generator is a design flow, which can generate highly configurable NoC-based MPSoC for FPGA instantiation.
+ [LISNoC](https://github.com/TUM-LIS/lisnoc) (TUM)
  - A free Network-on-Chip implementation, mainly for academic or teaching purposes
+ [tnoc](https://github.com/taichi-ishitani/tnoc) (Taichi Ishitani), under [Apache License 2.0](https://github.com/taichi-ishitani/tnoc/blob/master/LICENSE)
  - Network on Chip Implementation Written in SystemVerilog.
+ [NoCRouter](https://github.com/agalimberti/NoCRouter) (Politecnico di Milano), under [MIT License](https://github.com/agalimberti/NoCRouter/blob/master/LICENSE)
  - A Network-on-Chip interconnection module with a 2D mesh topology, enabling the connection of computing nodes either in a direct or indirect network.
+ [Canal](https://github.com/StanfordAHA/canal) (Stanford)
  - Canal is a DSL that constructs the interconnect through its internal directed-graph representation.

### NoC Simulators
+ [Noxim](https://github.com/davidepatti/noxim) (Univ. of Catania), under [GNU General Public License v2.0](https://github.com/davidepatti/noxim/blob/master/doc/LICENSE.txt)
  - A SystemC cycle-accurate Simulator for On-Chip Networks.
+ [NIRGAM v2.0](http://nirgam.ecs.soton.ac.uk/) (Univ. of Southampton, Malaviya National Institute of Technology), [limited to non-commercial educational and research activities](http://nirgam.ecs.soton.ac.uk/Download.php)
  - A systemC based discrete event, cycle accurate simulator for research in Network on Chip (NoC).
+ [BookSim 2.0](https://github.com/booksim/booksim2) (Stanford), under [BSD 2-Clause License](https://github.com/booksim/booksim2/blob/master/LICENSE.md)
  - Supports a wide range of topologies such as mesh, torus and flattened butterfly networks, provides diverse routing algorithms and includes numerous options for customizing the network's router microarchitecture.
+ [ORION 3.0](https://vlsicad.ucsd.edu/ORION3/) (UCSD)
  - ORION3.0 fundamental differs from earlier versions of ORION in that the estimation models are derived from actual post P&R layout area and power data that correspond to the actual RTL generator and the actual target cell library.
+ [HNoCS](https://github.com/yanivbi/HNOCS) (Technion)
  - HNOCS is an open-source implementation of a NoC simulation framework using OMNeT++.

### Photonic Noc Simulators
- [DSENT](https://sites.google.com/site/mitdsent/) (MIT)
  - A modeling tool that connects emerging photonics with electronics for opto-electronic networks-on-chip (NoC).

### Photonic NoC Mapping Tools
- [PhoNoCMap](http://wpage.unina.it/edoardo.fusella/phonocmap/) (UniNa), under BSD 3-Clause License
  - An open-source tool for the design space exploration of photonic NoCs mapping solutions.
