
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.5 Build EDK_P.58f
# Sat Jan 14 15:09:55 2017
# Target Board:  digilent atlys Rev C
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT zio = zio, DIR = IO
 PORT rzq = rzq, DIR = IO
 PORT mcbx_dram_we_n = mcbx_dram_we_n, DIR = O
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n, DIR = IO
 PORT mcbx_dram_udqs = mcbx_dram_udqs, DIR = IO
 PORT mcbx_dram_udm = mcbx_dram_udm, DIR = O
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n, DIR = O
 PORT mcbx_dram_odt = mcbx_dram_odt, DIR = O
 PORT mcbx_dram_ldm = mcbx_dram_ldm, DIR = O
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n, DIR = IO
 PORT mcbx_dram_dqs = mcbx_dram_dqs, DIR = IO
 PORT mcbx_dram_dq = mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT mcbx_dram_clk = mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT mcbx_dram_cke = mcbx_dram_cke, DIR = O
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n, DIR = O
 PORT mcbx_dram_ba = mcbx_dram_ba, DIR = O, VEC = [2:0]
 PORT mcbx_dram_addr = mcbx_dram_addr, DIR = O, VEC = [12:0]
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT QSPI_FLASH_SS = QSPI_FLASH_SS, DIR = IO
 PORT QSPI_FLASH_SCLK = QSPI_FLASH_SCLK, DIR = IO
 PORT QSPI_FLASH_IO1 = QSPI_FLASH_IO1, DIR = IO
 PORT QSPI_FLASH_IO0 = QSPI_FLASH_IO0, DIR = IO
 PORT GCLK = GCLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT Ethernet_Lite_TX_EN = Ethernet_Lite_TX_EN, DIR = O
 PORT Ethernet_Lite_TX_CLK = Ethernet_Lite_TX_CLK, DIR = I
 PORT Ethernet_Lite_TXD = Ethernet_Lite_TXD, DIR = O, VEC = [3:0]
 PORT Ethernet_Lite_RX_ER = Ethernet_Lite_RX_ER, DIR = I
 PORT Ethernet_Lite_RX_DV = Ethernet_Lite_RX_DV, DIR = I
 PORT Ethernet_Lite_RX_CLK = Ethernet_Lite_RX_CLK, DIR = I
 PORT Ethernet_Lite_RXD = Ethernet_Lite_RXD, DIR = I, VEC = [3:0]
 PORT Ethernet_Lite_PHY_RST_N = Ethernet_Lite_PHY_RST_N, DIR = O
 PORT Ethernet_Lite_MDIO = Ethernet_Lite_MDIO, DIR = IO
 PORT Ethernet_Lite_MDC = Ethernet_Lite_MDC, DIR = O
 PORT Ethernet_Lite_CRS = Ethernet_Lite_CRS, DIR = I
 PORT Ethernet_Lite_COL = Ethernet_Lite_COL, DIR = I
 PORT iomodule_0_UART_Rx = iomodule_0_UART_Rx, DIR = I
 PORT iomodule_0_UART_Tx = iomodule_0_UART_Tx, DIR = O
 PORT iomodule_0_GPO1 = iomodule_0_GPO1, DIR = O, VEC = [31:0]
 PORT iomodule_0_GPI1 = iomodule_0_GPI1, DIR = I, VEC = [31:0]
 PORT error_i = net_error_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u00 = net_error_u00_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u01 = net_error_u01_GPIO2_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u02 = net_error_u02_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u10 = net_error_u10_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u12 = error_u11_u12_GPIO2_IO_I, DIR = I, VEC = [31:0]
 PORT error_u11 = net_error_u11_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u20 = net_error_u20_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u21 = net_error_u21_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_u22 = net_error_u22_GPIO_IO_I_pin, DIR = I, VEC = [31:0]
 PORT error_x00 = net_error_x00, DIR = I, VEC = [31:0]
 PORT error_x02 = error_x01_x02_GPIO2_IO_I, DIR = I, VEC = [31:0]
 PORT error_x01 = error_x01_x02_GPIO_IO_I, DIR = I, VEC = [31:0]
 PORT error_x11 = error_x10_x11_GPIO2_IO_I, DIR = I, VEC = [31:0]
 PORT error_x10 = error_x10_x11_GPIO_IO_I, DIR = I, VEC = [31:0]
 PORT error_x12 = error_x12_x20_GPIO_IO_I, DIR = I, VEC = [31:0]
 PORT error_x20 = error_x12_x20_GPIO2_IO_I, DIR = I, VEC = [31:0]
 PORT error_x22 = error_x21_x22_GPIO2_IO_I, DIR = I, VEC = [31:0]
 PORT error_x21 = error_x21_x22_GPIO_IO_I, DIR = I, VEC = [31:0]
 PORT u_data_in = u_data_in_out_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT u_data_out = net_u_data_out, DIR = I, VEC = [15:0]
 PORT u_address = u_address_we_GPIO_IO_O, DIR = O, VEC = [13:0]
 PORT u_we = u_address_we_GPIO2_IO_O, DIR = O
 PORT x_data_in = x_data_in_out_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT x_data_out = net_x_data_out, DIR = I, VEC = [15:0]
 PORT x_address = x_address_we_GPIO_IO_O, DIR = O, VEC = [13:0]
 PORT x_we = x_address_we_GPIO2_IO_O, DIR = O
 PORT ideal_address = ideal_address_we_GPIO_IO_O, DIR = O, VEC = [13:0]
 PORT ideal_we = ideal_address_we_GPIO2_IO_O, DIR = O
 PORT ideal_data_in = ideal_data_in_out_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT ideal_data_out = net_ideal_data_out, DIR = I, VEC = [15:0]
 PORT template_A00 = template_A00_A01_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_A01 = template_A00_A01_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_A02 = template_A02_A10_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_A10 = template_A02_A10_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_A11 = template_A11_A12_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_A12 = template_A11_A12_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_A20 = template_A20_A21_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_A21 = template_A20_A21_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_A22 = template_A22_B00_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_B00 = template_A22_B00_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_B01 = template_B01_B02_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_B02 = template_B01_B02_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_B10 = template_B10_B11_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_B11 = template_B10_B11_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_B12 = template_B12_B20_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_B20 = template_B12_B20_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_B21 = template_B21_B22_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_B22 = template_B21_B22_GPIO2_IO_O, DIR = O, VEC = [15:0]
 PORT template_I = template_I_base_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_xbnd = template_xbnd_ubnd_GPIO_IO_O, DIR = O, VEC = [15:0]
 PORT template_ubnd = template_xbnd_ubnd_GPIO2_IO_O, DIR = O, VEC = [15:0]


BEGIN axi_gpio
 PARAMETER INSTANCE = x_data_in_out
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 PARAMETER C_BASEADDR = 0xA0002000
 PARAMETER C_HIGHADDR = 0xA0002FFF
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi2axi_connector_1.M_AXI
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = x_data_in_out_GPIO_IO_O
 PORT GPIO2_IO_I = net_x_data_out
END

BEGIN axi_gpio
 PARAMETER INSTANCE = x_address_we
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xA0003000
 PARAMETER C_HIGHADDR = 0xA0003FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 14
 PARAMETER C_GPIO2_WIDTH = 1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi2axi_connector_1.M_AXI
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = x_address_we_GPIO_IO_O
 PORT GPIO2_IO_O = x_address_we_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = u_data_in_out
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 PARAMETER C_BASEADDR = 0xA0000000
 PARAMETER C_HIGHADDR = 0xA0000FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi2axi_connector_1.M_AXI
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = u_data_in_out_GPIO_IO_O
 PORT GPIO2_IO_I = net_u_data_out
END

BEGIN axi_gpio
 PARAMETER INSTANCE = u_address_we
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 14
 PARAMETER C_GPIO2_WIDTH = 1
 PARAMETER C_BASEADDR = 0xA0001000
 PARAMETER C_HIGHADDR = 0xA0001FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi2axi_connector_1.M_AXI
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = u_address_we_GPIO_IO_O
 PORT GPIO2_IO_O = u_address_we_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_I_base
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0009000
 PARAMETER C_HIGHADDR = 0xB0009FFF
 PARAMETER C_GPIO_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_I_base_GPIO_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_B21_B22
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0008000
 PARAMETER C_HIGHADDR = 0xB0008FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_B21_B22_GPIO_IO_O
 PORT GPIO2_IO_O = template_B21_B22_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_B12_B20
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0007000
 PARAMETER C_HIGHADDR = 0xB0007FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_B12_B20_GPIO_IO_O
 PORT GPIO2_IO_O = template_B12_B20_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_B10_B11
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0006000
 PARAMETER C_HIGHADDR = 0xB0006FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_B10_B11_GPIO_IO_O
 PORT GPIO2_IO_O = template_B10_B11_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_B01_B02
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0005000
 PARAMETER C_HIGHADDR = 0xB0005FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_B01_B02_GPIO_IO_O
 PORT GPIO2_IO_O = template_B01_B02_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_A22_B00
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0004000
 PARAMETER C_HIGHADDR = 0xB0004FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_A22_B00_GPIO_IO_O
 PORT GPIO2_IO_O = template_A22_B00_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_A20_A21
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 PARAMETER C_BASEADDR = 0xB0003000
 PARAMETER C_HIGHADDR = 0xB0003FFF
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_A20_A21_GPIO_IO_O
 PORT GPIO2_IO_O = template_A20_A21_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_A11_A12
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0002000
 PARAMETER C_HIGHADDR = 0xB0002FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_A11_A12_GPIO_IO_O
 PORT GPIO2_IO_O = template_A11_A12_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_A02_A10
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0001000
 PARAMETER C_HIGHADDR = 0xB0001FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_A02_A10_GPIO_IO_O
 PORT GPIO2_IO_O = template_A02_A10_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_A00_A01
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB0000000
 PARAMETER C_HIGHADDR = 0xB0000FFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_A00_A01_GPIO_IO_O
 PORT GPIO2_IO_O = template_A00_A01_GPIO2_IO_O
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT Peripheral_Reset = proc_sys_reset_0_Peripheral_Reset
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT INTR = Ethernet_Lite_IP2INTC_Irpt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 2
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 16384
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 16384
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_USE_HW_MUL = 2
 PARAMETER C_USE_DIV = 1
 PARAMETER C_ICACHE_LINE_LEN = 8
 PARAMETER C_DCACHE_LINE_LEN = 8
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 1
 PARAMETER C_ICACHE_STREAMS = 1
 PARAMETER C_ICACHE_VICTIMS = 8
 PARAMETER C_DCACHE_USE_WRITEBACK = 1
 PARAMETER C_DCACHE_VICTIMS = 8
 PARAMETER C_USE_BRANCH_TARGET_CACHE = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
END

BEGIN iomodule
 PARAMETER INSTANCE = iomodule_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x80000000
 PARAMETER C_HIGHADDR = 0x8000007f
 PARAMETER C_USE_UART_RX = 1
 PARAMETER C_USE_UART_TX = 1
 PARAMETER C_UART_BAUDRATE = 921600
 PARAMETER C_UART_PROG_BAUDRATE = 1
 PARAMETER C_USE_GPO1 = 1
 PARAMETER C_USE_GPO2 = 0
 PARAMETER C_USE_GPO3 = 0
 PARAMETER C_USE_GPI1 = 1
 PARAMETER C_USE_GPI2 = 0
 PARAMETER C_USE_GPI3 = 0
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 PORT CLK = clk_100_0000MHzPLL0
 PORT Rst = proc_sys_reset_0_Peripheral_Reset
 PORT UART_Rx = iomodule_0_UART_Rx
 PORT UART_Tx = iomodule_0_UART_Tx
 PORT GPO1 = iomodule_0_GPO1
 PORT GPI1 = iomodule_0_GPI1
END

BEGIN axi_gpio
 PARAMETER INSTANCE = ideal_data_in_out
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 PARAMETER C_BASEADDR = 0xA0004000
 PARAMETER C_HIGHADDR = 0xA0004FFF
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi2axi_connector_1.M_AXI
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = ideal_data_in_out_GPIO_IO_O
 PORT GPIO2_IO_I = net_ideal_data_out
END

BEGIN axi_gpio
 PARAMETER INSTANCE = ideal_address_we
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 14
 PARAMETER C_GPIO2_WIDTH = 1
 PARAMETER C_BASEADDR = 0xA0005000
 PARAMETER C_HIGHADDR = 0xA0005FFF
 PARAMETER C_INTERCONNECT_S_AXI_MASTERS = axi2axi_connector_1.M_AXI
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = ideal_address_we_GPIO_IO_O
 PORT GPIO2_IO_O = ideal_address_we_GPIO2_IO_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_x21_x22
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90009000
 PARAMETER C_HIGHADDR = 0x90009fff
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO2_IO_I = error_x21_x22_GPIO2_IO_I
 PORT GPIO_IO_I = error_x21_x22_GPIO_IO_I
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_x12_x20
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90008000
 PARAMETER C_HIGHADDR = 0x90008fff
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = error_x12_x20_GPIO_IO_I
 PORT GPIO2_IO_I = error_x12_x20_GPIO2_IO_I
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_x10_x11
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90007000
 PARAMETER C_HIGHADDR = 0x90007fff
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO2_IO_I = error_x10_x11_GPIO2_IO_I
 PORT GPIO_IO_I = error_x10_x11_GPIO_IO_I
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_x01_x02
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90006000
 PARAMETER C_HIGHADDR = 0x90006fff
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO2_IO_I = error_x01_x02_GPIO2_IO_I
 PORT GPIO_IO_I = error_x01_x02_GPIO_IO_I
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_u22_x00
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90005000
 PARAMETER C_HIGHADDR = 0x90005fff
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = net_error_u22_GPIO_IO_I_pin
 PORT GPIO2_IO_I = net_error_x00
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_u20_u21
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x90004000
 PARAMETER C_HIGHADDR = 0x90004fff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = net_error_u20_GPIO_IO_I_pin
 PORT GPIO2_IO_I = net_error_u21_GPIO_IO_I_pin
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_u11_u12
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x90003000
 PARAMETER C_HIGHADDR = 0x90003fff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = net_error_u11_GPIO_IO_I_pin
 PORT GPIO2_IO_I = error_u11_u12_GPIO2_IO_I
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_u02_u10
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 PARAMETER C_BASEADDR = 0x90002000
 PARAMETER C_HIGHADDR = 0x90002fff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = net_error_u02_GPIO_IO_I_pin
 PORT GPIO2_IO_I = net_error_u10_GPIO_IO_I_pin
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_u00_u01
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90001000
 PARAMETER C_HIGHADDR = 0x90001fff
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_ALL_INPUTS_2 = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = net_error_u00_GPIO_IO_I_pin
 PORT GPIO2_IO_I = net_error_u01_GPIO2_IO_I_pin
END

BEGIN axi_gpio
 PARAMETER INSTANCE = error_i_base
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x90000000
 PARAMETER C_HIGHADDR = 0x90000fff
 PARAMETER C_ALL_INPUTS = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = net_error_GPIO_IO_I_pin
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT RST = RESET
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKIN = GCLK
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_gpio
 PARAMETER INSTANCE = template_xbnd_ubnd
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0xB000A000
 PARAMETER C_HIGHADDR = 0xB000AFFF
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 16
 PARAMETER C_GPIO2_WIDTH = 16
 BUS_INTERFACE S_AXI = axi_interconnect_2
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = template_xbnd_ubnd_GPIO_IO_O
 PORT GPIO2_IO_O = template_xbnd_ubnd_GPIO2_IO_O
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = axi2axi_connector_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 11
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0xB0000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0xB0000fff
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0xB0001000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0xB0001fff
 PARAMETER C_S_AXI_RNG02_BASEADDR = 0xB0002000
 PARAMETER C_S_AXI_RNG02_HIGHADDR = 0xB0002fff
 PARAMETER C_S_AXI_RNG03_BASEADDR = 0xB0003000
 PARAMETER C_S_AXI_RNG03_HIGHADDR = 0xB0003fff
 PARAMETER C_S_AXI_RNG04_BASEADDR = 0xB0004000
 PARAMETER C_S_AXI_RNG04_HIGHADDR = 0xB0004fff
 PARAMETER C_S_AXI_RNG05_BASEADDR = 0xB0005000
 PARAMETER C_S_AXI_RNG05_HIGHADDR = 0xB0005fff
 PARAMETER C_S_AXI_RNG06_BASEADDR = 0xB0006000
 PARAMETER C_S_AXI_RNG06_HIGHADDR = 0xB0006fff
 PARAMETER C_S_AXI_RNG07_BASEADDR = 0xB0007000
 PARAMETER C_S_AXI_RNG07_HIGHADDR = 0xB0007fff
 PARAMETER C_S_AXI_RNG08_BASEADDR = 0xB0008000
 PARAMETER C_S_AXI_RNG08_HIGHADDR = 0xB0008fff
 PARAMETER C_S_AXI_RNG09_BASEADDR = 0xB0009000
 PARAMETER C_S_AXI_RNG09_HIGHADDR = 0xB0009fff
 PARAMETER C_S_AXI_RNG10_BASEADDR = 0xB000A000
 PARAMETER C_S_AXI_RNG10_HIGHADDR = 0xB000Afff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi_interconnect_2
END

BEGIN axi2axi_connector
 PARAMETER INSTANCE = axi2axi_connector_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_RNG00_BASEADDR = 0xA0000000
 PARAMETER C_S_AXI_RNG00_HIGHADDR = 0xA0000FFF
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 6
 PARAMETER C_S_AXI_RNG01_BASEADDR = 0xA0001000
 PARAMETER C_S_AXI_RNG01_HIGHADDR = 0xA0001FFF
 PARAMETER C_S_AXI_RNG02_BASEADDR = 0xA0002000
 PARAMETER C_S_AXI_RNG02_HIGHADDR = 0xA0002FFF
 PARAMETER C_S_AXI_RNG03_BASEADDR = 0xA0003000
 PARAMETER C_S_AXI_RNG03_HIGHADDR = 0xA0003FFF
 PARAMETER C_S_AXI_RNG04_BASEADDR = 0xA0004000
 PARAMETER C_S_AXI_RNG04_HIGHADDR = 0xA0004FFF
 PARAMETER C_S_AXI_RNG05_BASEADDR = 0xA0005000
 PARAMETER C_S_AXI_RNG05_HIGHADDR = 0xA0005FFF
 PARAMETER C_S_AXI_PROTOCOL = AXI4LITE
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_WRITE_FIFO_DELAY = 1
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH = 512
 PARAMETER C_INTERCONNECT_M_AXI_READ_FIFO_DELAY = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXI = axi_interconnect_1
END

BEGIN axi_quad_spi
 PARAMETER INSTANCE = QSPI_FLASH
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_FIFO_DEPTH = 16
 PARAMETER C_SCK_RATIO = 16
 PARAMETER C_SPI_MODE = 0
 PARAMETER C_USE_STARTUP = 0
 PARAMETER C_SPI_MEMORY = 1
 PARAMETER C_BASEADDR = 0x75600000
 PARAMETER C_HIGHADDR = 0x7560ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT SS = QSPI_FLASH_SS
 PORT SPISEL = net_vcc
 PORT SCK = QSPI_FLASH_SCLK
 PORT IO1 = QSPI_FLASH_IO1
 PORT IO0 = QSPI_FLASH_IO0
 PORT EXT_SPI_CLK = clk_100_0000MHzPLL0
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = L6
 PARAMETER C_MCB_ZIO_LOC = C2
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = EDE1116AXXX-8E
 PARAMETER C_MEM_BANKADDR_WIDTH = 3
 PARAMETER C_MEM_NUM_COL_BITS = 10
 PARAMETER C_SKIP_IN_TERM_CAL = 0
 PARAMETER C_S0_AXI_ENABLE = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_MEM_DDR2_RTT = 50OHMS
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S0_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xc7ffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT zio = zio
 PORT rzq = rzq
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT mcbx_dram_we_n = mcbx_dram_we_n
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n
 PORT mcbx_dram_udqs = mcbx_dram_udqs
 PORT mcbx_dram_udm = mcbx_dram_udm
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n
 PORT mcbx_dram_odt = mcbx_dram_odt
 PORT mcbx_dram_ldm = mcbx_dram_ldm
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n
 PORT mcbx_dram_dqs = mcbx_dram_dqs
 PORT mcbx_dram_dq = mcbx_dram_dq
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n
 PORT mcbx_dram_clk = mcbx_dram_clk
 PORT mcbx_dram_cke = mcbx_dram_cke
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n
 PORT mcbx_dram_ba = mcbx_dram_ba
 PORT mcbx_dram_addr = mcbx_dram_addr
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_ethernetlite
 PARAMETER INSTANCE = Ethernet_Lite
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_BASEADDR = 0x40e00000
 PARAMETER C_HIGHADDR = 0x40e0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT PHY_tx_en = Ethernet_Lite_TX_EN
 PORT PHY_tx_clk = Ethernet_Lite_TX_CLK
 PORT PHY_tx_data = Ethernet_Lite_TXD
 PORT PHY_rx_er = Ethernet_Lite_RX_ER
 PORT PHY_dv = Ethernet_Lite_RX_DV
 PORT PHY_rx_clk = Ethernet_Lite_RX_CLK
 PORT PHY_rx_data = Ethernet_Lite_RXD
 PORT PHY_rst_n = Ethernet_Lite_PHY_RST_N
 PORT PHY_MDIO = Ethernet_Lite_MDIO
 PORT PHY_MDC = Ethernet_Lite_MDC
 PORT PHY_crs = Ethernet_Lite_CRS
 PORT PHY_col = Ethernet_Lite_COL
 PORT IP2INTC_Irpt = Ethernet_Lite_IP2INTC_Irpt
END

