$comment
	File created using the following command:
		vcd file TreinoMux.msim.vcd -direction
$end
$date
	Thu Nov 30 15:43:25 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module block2_vhd_vec_tst $end
$var wire 1 ! S [1] $end
$var wire 1 " S [0] $end
$var wire 1 # X0 $end
$var wire 1 $ X1 $end
$var wire 1 % X2 $end
$var wire 1 & X3 $end
$var wire 1 ' X4 $end
$var wire 1 ( X5 $end
$var wire 1 ) X6 $end
$var wire 1 * X7 $end
$var wire 1 + Y $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_Y $end
$var wire 1 6 ww_X0 $end
$var wire 1 7 ww_X1 $end
$var wire 1 8 ww_X2 $end
$var wire 1 9 ww_X3 $end
$var wire 1 : ww_X4 $end
$var wire 1 ; ww_X5 $end
$var wire 1 < ww_X6 $end
$var wire 1 = ww_X7 $end
$var wire 1 > ww_S [1] $end
$var wire 1 ? ww_S [0] $end
$var wire 1 @ \Y~output_o\ $end
$var wire 1 A \S[0]~input_o\ $end
$var wire 1 B \X2~input_o\ $end
$var wire 1 C \X6~input_o\ $end
$var wire 1 D \X1~input_o\ $end
$var wire 1 E \inst|or~0_combout\ $end
$var wire 1 F \S[1]~input_o\ $end
$var wire 1 G \X0~input_o\ $end
$var wire 1 H \X4~input_o\ $end
$var wire 1 I \X5~input_o\ $end
$var wire 1 J \X3~input_o\ $end
$var wire 1 K \X7~input_o\ $end
$var wire 1 L \inst|or~1_combout\ $end
$var wire 1 M \inst|or~2_combout\ $end
$var wire 1 N \inst|or~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
x.
1/
10
11
12
13
14
05
06
07
08
09
0:
0;
0<
0=
0@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0!
1"
0>
1?
$end
#20000
1#
1$
1%
1&
1'
1(
1)
1*
16
17
18
19
1:
1;
1<
1=
1K
1C
1I
1H
1J
1B
1D
1G
1M
1E
1L
1N
1@
15
1+
#60000
0#
0$
0%
0&
0'
0(
0)
0*
06
07
08
09
0:
0;
0<
0=
0K
0C
0I
0H
0J
0B
0D
0G
0M
0E
0L
0N
0@
05
0+
#80000
1!
0"
0?
1>
1F
0A
#120000
1"
1?
1A
#160000
0"
0?
0A
#180000
1#
1$
1%
1&
1'
1(
1)
1*
16
17
18
19
1:
1;
1<
1=
1K
1C
1I
1H
1J
1B
1D
1G
1E
1L
1M
1N
1@
15
1+
#200000
0!
0>
0F
#240000
1!
1"
1?
1>
1F
1A
#260000
0#
0$
0%
0&
0'
0(
0)
0*
06
07
08
09
0:
0;
0<
0=
0K
0C
0I
0H
0J
0B
0D
0G
0E
0L
0M
0N
0@
05
0+
#280000
0"
0?
0A
#300000
1#
1$
1%
1&
1'
1(
1)
1*
16
17
18
19
1:
1;
1<
1=
1K
1C
1I
1H
1J
1B
1D
1G
1E
1L
1M
1N
1@
15
1+
#320000
1"
0!
1?
0>
0F
1A
#360000
0"
0?
0A
#400000
1!
1>
1F
#420000
0#
0$
0%
0&
0'
0(
0)
0*
06
07
08
09
0:
0;
0<
0=
0K
0C
0I
0H
0J
0B
0D
0G
0E
0L
0M
0N
0@
05
0+
#440000
0!
0>
0F
#460000
1#
1$
1%
1&
1'
1(
1)
1*
16
17
18
19
1:
1;
1<
1=
1K
1C
1I
1H
1J
1B
1D
1G
1M
1E
1L
1N
1@
15
1+
#480000
1"
1?
1A
#520000
0"
0?
0A
#560000
1"
1!
1?
1>
1F
1A
#600000
0!
0>
0F
#620000
0#
0$
0%
0&
0'
0(
0)
0*
06
07
08
09
0:
0;
0<
0=
0K
0C
0I
0H
0J
0B
0D
0G
0M
0E
0L
0N
0@
05
0+
#640000
0"
0?
0A
#660000
1#
1$
1%
1&
1'
1(
1)
1*
16
17
18
19
1:
1;
1<
1=
1K
1C
1I
1H
1J
1B
1D
1G
1M
1E
1L
1N
1@
15
1+
#720000
1"
1!
1?
1>
1F
1A
#740000
0#
0$
0%
0&
0'
0(
0)
0*
06
07
08
09
0:
0;
0<
0=
0K
0C
0I
0H
0J
0B
0D
0G
0E
0L
0M
0N
0@
05
0+
#760000
0"
0?
0A
#900000
1#
1$
1%
1&
1'
1(
1)
1*
16
17
18
19
1:
1;
1<
1=
1K
1C
1I
1H
1J
1B
1D
1G
1E
1L
1M
1N
1@
15
1+
#920000
0!
0>
0F
#940000
0#
0$
0%
0&
0'
0(
0)
0*
06
07
08
09
0:
0;
0<
0=
0K
0C
0I
0H
0J
0B
0D
0G
0M
0E
0L
0N
0@
05
0+
#960000
1!
1"
1?
1>
1F
1A
#1000000
