# A CLASSIC 5 STAGE PIPELLINED PROCESSOR.
### Non PIPELLINED PROCESSOR(SCHEMATIC).
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/NON%20PIPELINED%20PROCESSOR.JPG)
### BASIC PIPELLINING STAGES
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/piplining%20stages.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/ps2.JPG)
### STAGE 1: INSTRUCTION FETCH
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/IF1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/IF2.JPG)
### STAGE 2: INSTRUCTION DECODE
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/ID1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/ID2.JPG)
### STAGE 3: EXECUTE
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/EX1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/EX2.JPG)
### STAGE 4: MEMORY ACCESS
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/MEM1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/MEM2.JPG)
### STAGE 5: WRITE_BACK
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/WB1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/WB2.JPG)
### 5 stage PIPELLINED PROCESSOR (SCHEMATIC)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/PIPELLINED_PROCESSOR.JPG)

![](https://github.com/anandbaheti/MIPS/blob/main/DATA/rtl1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/rtl2.JPG)
# RTL SCHEMATIC IN XILINX VIVADO
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/RTL_FULLVIEW.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/EXTENDED_RTL.JPG)
![]()
![]()
![]()

