`timescale 1ns / 1ps

module MEM_WB(Clk, PCSrc_MEM, PCSrc_WB, ReadDataMem_MEM, ReadDataMem_WB, ALUresult_MEM, ALUresult_WB, MemToReg_MEM, MemToReg_WB, WriteReg_MEM, WriteReg_WB);

    input Clk;
    input PCSrc_MEM, MemToReg_MEM;
    input [31:0] ReadDataMem_MEM, ALUresult_MEM;
    input [4:0] WriteReg_MEM;
    output reg PCSrc_WB, MemToReg_WB;
    output reg [31:0] ReadDataMem_WB, ALUresult_WB;
    output reg [4:0] WriteReg_WB;

    always @(posedge Clk) begin
    
        PCSrc_WB <= PCSrc_MEM;
        ReadDataMem_WB <= ReadDataMem_MEM;
        ALUresult_WB <= ALUresult_MEM;
        MemToReg_WB <= MemToReg_MEM;
        WriteReg_WB <= WriteReg_MEM;
        
    end

endmodule
