#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 25 17:09:15 2023
# Process ID: 20312
# Current directory: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1
# Command line: vivado.exe -log SOC_TOP_V2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SOC_TOP_V2.tcl
# Log file: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/SOC_TOP_V2.vds
# Journal file: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SOC_TOP_V2.tcl -notrace
Command: synth_design -top SOC_TOP_V2 -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20820 
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:113]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:114]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:115]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:116]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:119]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:120]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:121]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:122]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:126]
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:78]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:79]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:80]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:81]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:84]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:85]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:86]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:87]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:88]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:89]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:90]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:91]
WARNING: [Synth 8-2306] macro TRN_IDLE redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:113]
WARNING: [Synth 8-2306] macro TRN_BUSY redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:114]
WARNING: [Synth 8-2306] macro TRN_NONSEQ redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:115]
WARNING: [Synth 8-2306] macro TRN_SEQ redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:116]
WARNING: [Synth 8-2306] macro BUR_SINGLE redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:119]
WARNING: [Synth 8-2306] macro BUR_INCR redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:120]
WARNING: [Synth 8-2306] macro BUR_WRAP4 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:121]
WARNING: [Synth 8-2306] macro BUR_INCR4 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:122]
WARNING: [Synth 8-2306] macro BUR_WRAP8 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:123]
WARNING: [Synth 8-2306] macro BUR_INCR8 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:124]
WARNING: [Synth 8-2306] macro BUR_WRAP16 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:125]
WARNING: [Synth 8-2306] macro BUR_INCR16 redefined [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 978.125 ; gain = 274.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SOC_TOP_V2' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:23]
	Parameter SimPresent bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/vivado/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/vivado/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/.Xil/Vivado-20312-DESKTOP-30P060O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/.Xil/Vivado-20312-DESKTOP-30P060O/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'swdio_tri_buf' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/swdio_tri_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/vivado/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (3#1) [C:/vivado/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'swdio_tri_buf' (4#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/swdio_tri_buf.v:22]
INFO: [Synth 8-6157] synthesizing module 'cortexm3ds_logic' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm3ds_logic' (5#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:27]
WARNING: [Synth 8-7023] instance 'ulogic' of module 'cortexm3ds_logic' has 122 connections declared, but only 71 given [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:178]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtx.v:49]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxInStg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:32]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:405]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxInStg' (6#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtx_default_slave' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtx_default_slave' (7#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS0' (8#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS1' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS1' (9#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS1.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS2' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS2' (10#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS2.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS3' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS3.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS3' (11#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS3.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxDecS4' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS4.v:36]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxDecS4' (12#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxDecS4.v:36]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM0.v:35]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM0.v:167]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM0.v:170]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM0' (13#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM0' (14#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM0.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM1' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM1' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM1.v:35]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM1.v:170]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM1.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM1' (15#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM1' (16#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM1.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM2' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM2' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM2' (17#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM2' (18#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM2.v:38]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM3' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM3.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM3' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM3.v:35]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM3.v:170]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM3.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM3' (19#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM3' (20#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM3.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxOutStgM4' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM4.v:35]
INFO: [Synth 8-6157] synthesizing module 'L1AhbMtxArbM4' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM4.v:35]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM4.v:170]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM4.v:173]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxArbM4' (21#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxArbM4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtxOutStgM4' (22#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM4.v:35]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L1AhbMtx does not have driver. [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtx.v:446]
INFO: [Synth 8-6155] done synthesizing module 'L1AhbMtx' (23#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1AhbMtx/L1AhbMtx.v:49]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L1AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:512]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L1AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:527]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM2' does not match port width (4) of module 'L1AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:542]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM3' does not match port width (4) of module 'L1AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:557]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM4' does not match port width (4) of module 'L1AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:572]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_ahb_sync' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync.v:30]
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 2 - type: integer 
	Parameter BURST bound to: 1 - type: integer 
	Parameter HSIZE_W bound to: 2 - type: integer 
	Parameter HSIZE_MAX bound to: 1 - type: integer 
	Parameter TRN_IDLE bound to: 2'b00 
	Parameter TRN_BUSY bound to: 2'b01 
	Parameter TRN_NONSEQ bound to: 2'b10 
	Parameter TRN_SEQ bound to: 2'b11 
	Parameter RESP_OKAY bound to: 1'b0 
	Parameter RESP_ERR bound to: 1'b1 
	Parameter BUR_SINGLE bound to: 3'b000 
	Parameter BUR_INCR bound to: 3'b001 
	Parameter BUR_WRAP4 bound to: 3'b010 
	Parameter BUR_INCR4 bound to: 3'b011 
	Parameter BUR_WRAP8 bound to: 3'b100 
	Parameter BUR_INCR8 bound to: 3'b101 
	Parameter BUR_WRAP16 bound to: 3'b110 
	Parameter BUR_INCR16 bound to: 3'b111 
	Parameter FSM_IDLE bound to: 4'b0100 
	Parameter FSM_ADDR bound to: 4'b0001 
	Parameter FSM_UNLOCK bound to: 4'b0000 
	Parameter FSM_WAIT bound to: 4'b0010 
	Parameter FSM_DONE bound to: 4'b0110 
	Parameter FSM_ERR1 bound to: 4'b1000 
	Parameter FSM_ERR2 bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_ahb_sync_error_canc' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:31]
	Parameter TRN_IDLE bound to: 2'b00 
	Parameter TRN_BUSY bound to: 2'b01 
	Parameter TRN_NONSEQ bound to: 2'b10 
	Parameter TRN_SEQ bound to: 2'b11 
	Parameter RSP_OKAY bound to: 1'b0 
	Parameter RSP_ERROR bound to: 1'b1 
	Parameter ST_CONTROL_IDLE bound to: 1'b0 
	Parameter ST_CONTROL_ERROR bound to: 1'b1 
	Parameter ST_GEN_IDLE bound to: 2'b01 
	Parameter ST_GEN_ERROR1 bound to: 2'b10 
	Parameter ST_GEN_ERROR2 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:163]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_ahb_sync_error_canc' (24#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v:31]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_ahb_sync' (25#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync.v:30]
INFO: [Synth 8-6157] synthesizing module 'L2AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbMtx.v:45]
INFO: [Synth 8-6157] synthesizing module 'L2AhbInStg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:32]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:405]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:421]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbInStg' (26#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbInStg.v:32]
INFO: [Synth 8-6157] synthesizing module 'L2AhbDecS0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L2AhbMtx_default_slave' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbMtx_default_slave' (27#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbMtx_default_slave.v:31]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbDecS0' (28#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbDecS0.v:36]
INFO: [Synth 8-6157] synthesizing module 'L2AhbOutStg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbOutStg.v:35]
INFO: [Synth 8-6157] synthesizing module 'L2AhbArb' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:35]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:166]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:169]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbArb' (29#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbArb.v:35]
WARNING: [Synth 8-6014] Unused sequential element data_in_port_reg was removed.  [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbOutStg.v:301]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbOutStg' (30#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbOutStg.v:35]
WARNING: [Synth 8-3848] Net SCANOUTHCLK in module/entity L2AhbMtx does not have driver. [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbMtx.v:190]
INFO: [Synth 8-6155] done synthesizing module 'L2AhbMtx' (31#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L2AhbMtx/L2AhbMtx.v:45]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM0' does not match port width (4) of module 'L2AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:700]
WARNING: [Synth 8-689] width (2) of port connection 'HMASTERM1' does not match port width (4) of module 'L2AhbMtx' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:715]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_apb' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cmsdk_ahb_to_apb.v:31]
	Parameter ADDRWIDTH bound to: 16 - type: integer 
	Parameter REGISTER_RDATA bound to: 1 - type: integer 
	Parameter REGISTER_WDATA bound to: 1 - type: integer 
	Parameter ST_BITS bound to: 3 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_APB_WAIT bound to: 3'b001 
	Parameter ST_APB_TRNF bound to: 3'b010 
	Parameter ST_APB_TRNF2 bound to: 3'b011 
	Parameter ST_APB_ENDOK bound to: 3'b100 
	Parameter ST_APB_ERR1 bound to: 3'b101 
	Parameter ST_APB_ERR2 bound to: 3'b110 
	Parameter ST_ILLEGAL bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_apb' (32#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cmsdk_ahb_to_apb.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_apb' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:750]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_slave_mux' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/apb/cmsdk_apb_slave_mux.v:26]
	Parameter PORT0_ENABLE bound to: 1 - type: integer 
	Parameter PORT1_ENABLE bound to: 1 - type: integer 
	Parameter PORT2_ENABLE bound to: 1 - type: integer 
	Parameter PORT3_ENABLE bound to: 0 - type: integer 
	Parameter PORT4_ENABLE bound to: 0 - type: integer 
	Parameter PORT5_ENABLE bound to: 0 - type: integer 
	Parameter PORT6_ENABLE bound to: 0 - type: integer 
	Parameter PORT7_ENABLE bound to: 0 - type: integer 
	Parameter PORT8_ENABLE bound to: 0 - type: integer 
	Parameter PORT9_ENABLE bound to: 0 - type: integer 
	Parameter PORT10_ENABLE bound to: 0 - type: integer 
	Parameter PORT11_ENABLE bound to: 0 - type: integer 
	Parameter PORT12_ENABLE bound to: 0 - type: integer 
	Parameter PORT13_ENABLE bound to: 0 - type: integer 
	Parameter PORT14_ENABLE bound to: 0 - type: integer 
	Parameter PORT15_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_slave_mux' (33#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/apb/cmsdk_apb_slave_mux.v:26]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_sram' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_ahb_to_sram.v:26]
	Parameter AW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_sram' (34#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_ahb_to_sram.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:920]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_fpga_sram' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_fpga_sram.v:27]
	Parameter AW bound to: 14 - type: integer 
	Parameter AWT bound to: 16383 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/FPGA/ARM_SPI/CortexM3_Eval/software/image.hex' is read successfully [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_fpga_sram.v:55]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_fpga_sram' (35#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_fpga_sram.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (16) of module 'cmsdk_ahb_to_sram' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:967]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb_uart' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_apb_uart.v:53]
	Parameter ARM_CMSDK_APB_UART_PID4 bound to: 8'b00000100 
	Parameter ARM_CMSDK_APB_UART_PID5 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID6 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID7 bound to: 8'b00000000 
	Parameter ARM_CMSDK_APB_UART_PID0 bound to: 8'b00100001 
	Parameter ARM_CMSDK_APB_UART_PID1 bound to: 8'b10111000 
	Parameter ARM_CMSDK_APB_UART_PID2 bound to: 8'b00011011 
	Parameter ARM_CMSDK_APB_UART_PID3 bound to: 4'b0000 
	Parameter ARM_CMSDK_APB_UART_CID0 bound to: 8'b00001101 
	Parameter ARM_CMSDK_APB_UART_CID1 bound to: 8'b11110000 
	Parameter ARM_CMSDK_APB_UART_CID2 bound to: 8'b00000101 
	Parameter ARM_CMSDK_APB_UART_CID3 bound to: 8'b10110001 
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_apb_uart.v:260]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_apb_uart.v:271]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb_uart' (36#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_apb_uart.v:53]
WARNING: [Synth 8-7023] instance 'UART' of module 'cmsdk_apb_uart' has 21 connections declared, but only 19 given [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1002]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb3_eg_slave_led' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/led/cmsdk_apb3_eg_slave_led.v:28]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_apb3_eg_slave_interface_led' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/led/cmsdk_apb3_eg_slave_interface_led.v:27]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb3_eg_slave_interface_led' (37#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/led/cmsdk_apb3_eg_slave_interface_led.v:27]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_led' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/led/custom_apb_led.v:2]
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_led' (38#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/led/custom_apb_led.v:2]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_apb3_eg_slave_led' (39#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/led/cmsdk_apb3_eg_slave_led.v:28]
INFO: [Synth 8-6157] synthesizing module 'custom_apb_button' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/button/custom_apb_button.v:1]
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'custom_apb_button' (40#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/button/custom_apb_button.v:1]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_default_slave' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_ahb_default_slave.v:30]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_default_slave' (41#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/peripheral/cmsdk_ahb_default_slave.v:30]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_gpio' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_ahb_gpio.v:24]
	Parameter ALTERNATE_FUNC_MASK bound to: 16'b1111111111111111 
	Parameter ALTERNATE_FUNC_DEFAULT bound to: 16'b0000000000000000 
	Parameter BE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_iop' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_ahb_to_iop.v:28]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_iop' (42#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_ahb_to_iop.v:28]
INFO: [Synth 8-6157] synthesizing module 'cmsdk_iop_gpio' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_iop_gpio.v:46]
	Parameter ALTERNATE_FUNC_MASK bound to: 16'b1111111111111111 
	Parameter ALTERNATE_FUNC_DEFAULT bound to: 16'b0000000000000000 
	Parameter BE bound to: 0 - type: integer 
	Parameter PortWidth bound to: 16 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID0 bound to: 32 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID1 bound to: 184 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID2 bound to: 27 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID3 bound to: 0 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID4 bound to: 4 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID5 bound to: 0 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID6 bound to: 0 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_PID7 bound to: 0 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_CID0 bound to: 13 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_CID1 bound to: 240 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_CID2 bound to: 5 - type: integer 
	Parameter ARM_CMSDK_IOP_GPIO_CID3 bound to: 177 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_iop_gpio.v:163]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_iop_gpio.v:166]
INFO: [Synth 8-226] default block is never used [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_iop_gpio.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'IOWDATALE_reg' and it is trimmed from '32' to '16' bits. [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_iop_gpio.v:232]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_iop_gpio' (43#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_iop_gpio.v:46]
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_gpio' (44#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/gpio/cmsdk_ahb_gpio.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'HADDR' does not match port width (12) of module 'cmsdk_ahb_gpio' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1141]
WARNING: [Synth 8-689] width (2) of port connection 'HRESP' does not match port width (1) of module 'cmsdk_ahb_gpio' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1149]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1200]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/.Xil/Vivado-20312-DESKTOP-30P060O/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (45#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/.Xil/Vivado-20312-DESKTOP-30P060O/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:1200]
INFO: [Synth 8-6155] done synthesizing module 'SOC_TOP_V2' (46#1) [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/new/ARM_SOC_TOP.v:23]
WARNING: [Synth 8-3331] design cmsdk_ahb_default_slave has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[31]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[30]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[29]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[28]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[27]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[26]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[25]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[24]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[23]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[22]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[21]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[20]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[19]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[18]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[17]
WARNING: [Synth 8-3331] design cmsdk_iop_gpio has unconnected port IOWDATA[16]
WARNING: [Synth 8-3331] design cmsdk_ahb_to_iop has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design cmsdk_ahb_to_iop has unconnected port HSIZE[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port psel
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[11]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[9]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[8]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[7]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[6]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[5]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[4]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[3]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port paddr[0]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port penable
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwrite
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[31]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[30]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[29]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[28]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[27]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[26]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[25]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[24]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[23]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[22]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[21]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[20]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[19]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[18]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[17]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[16]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[15]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[14]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[13]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[12]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[11]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[10]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[9]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[8]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[7]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[6]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[5]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[4]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[3]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[2]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[1]
WARNING: [Synth 8-3331] design custom_apb_button has unconnected port pwdata[0]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[11]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[10]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[9]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[8]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[7]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[6]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[5]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[4]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[3]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[2]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[1]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_interface_led has unconnected port paddr[0]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[3]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[2]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[1]
WARNING: [Synth 8-3331] design cmsdk_apb3_eg_slave_led has unconnected port ECOREVNUM[0]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design cmsdk_apb_uart has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design cmsdk_ahb_to_sram has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design cmsdk_ahb_to_sram has unconnected port HSIZE[2]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PREADY3
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[31]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[30]
WARNING: [Synth 8-3331] design cmsdk_apb_slave_mux has unconnected port PRDATA3[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.663 . Memory (MB): peak = 2119.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Global_clk'
Finished Parsing XDC File [d:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'Global_clk'
Parsing XDC File [d:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [d:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc]
WARNING: [Vivado 12-507] No nets matched 'SWCLK_IBUF'. [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc:21]
Finished Parsing XDC File [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SOC_TOP_V2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/constrs_1/new/SOC1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SOC_TOP_V2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SOC_TOP_V2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2119.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 2119.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK125m. (constraint file  d:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK125m. (constraint file  d:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Global_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Et2nz6_reg' into 'Er2nz6_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:7214]
INFO: [Synth 8-4471] merging register 'Hs2nz6_reg' into 'Su2nz6_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:7213]
INFO: [Synth 8-4471] merging register 'Ms3nz6_reg' into 'Ul3nz6_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:7232]
INFO: [Synth 8-4471] merging register 'Ki0oz6_reg' into 'Ek0oz6_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:7733]
INFO: [Synth 8-4471] merging register 'Ldbu07_reg' into 'Zabu07_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:11151]
INFO: [Synth 8-4471] merging register 'Rhbu07_reg' into 'Dkbu07_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:11153]
INFO: [Synth 8-4471] merging register 'Vqbu07_reg' into 'Jobu07_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:11157]
INFO: [Synth 8-4471] merging register 'Nxbu07_reg' into 'Bvbu07_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:11160]
INFO: [Synth 8-4471] merging register 'F4cu07_reg' into 'T1cu07_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:11163]
INFO: [Synth 8-4471] merging register 'Xacu07_reg' into 'L8cu07_reg' [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:11166]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/rtl_cortex/cortexm3ds_logic.v:13205]
INFO: [Synth 8-5544] ROM "next_burst_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_burst_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_burst_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_burst_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_reg' in module 'cmsdk_ahb_to_ahb_sync_error_canc'
INFO: [Synth 8-802] inferred FSM for state register 'reg_fsm_state_reg' in module 'cmsdk_ahb_to_ahb_sync'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'cmsdk_ahb_to_apb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ST_GEN_IDLE |                              100 |                               01
           ST_GEN_ERROR1 |                              010 |                               10
           ST_GEN_ERROR2 |                              001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_reg' using encoding 'one-hot' in module 'cmsdk_ahb_to_ahb_sync_error_canc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                          0000001 |                             0100
                FSM_ADDR |                          0000010 |                             0001
                FSM_WAIT |                          0000100 |                             0010
                FSM_ERR1 |                          0001000 |                             1000
                FSM_ERR2 |                          0010000 |                             1100
                FSM_DONE |                          0100000 |                             0110
              FSM_UNLOCK |                          1000000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_fsm_state_reg' using encoding 'one-hot' in module 'cmsdk_ahb_to_ahb_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                          0001000 |                              000
             ST_APB_WAIT |                          0000100 |                              001
             ST_APB_TRNF |                          0000010 |                              010
            ST_APB_TRNF2 |                          1000000 |                              011
             ST_APB_ERR1 |                          0010000 |                              101
             ST_APB_ERR2 |                          0000001 |                              110
            ST_APB_ENDOK |                          0100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'cmsdk_ahb_to_apb'
WARNING: [Synth 8-6841] Block RAM (BRAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:55 ; elapsed = 00:03:58 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |cortexm3ds_logic__GB0 |           1|     49562|
|2     |cortexm3ds_logic__GB1 |           1|     27484|
|3     |SOC_TOP_V2__GC0       |           1|      9652|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 11    
	   2 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1256  
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 5758  
+---RAMs : 
	             512K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 33    
	   7 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 47    
	   5 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 11    
	   7 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 36    
	   3 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 41    
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2238  
	   4 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SOC_TOP_V2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cortexm3ds_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 11    
	   2 Input     33 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1256  
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5652  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2130  
Module L1AhbMtxInStg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module L1AhbMtxInStg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module L1AhbMtxInStg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module L1AhbMtxInStg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module L1AhbMtxInStg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module L1AhbMtx_default_slave 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1AhbMtxDecS0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module L1AhbMtx_default_slave__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1AhbMtxDecS1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module L1AhbMtx_default_slave__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1AhbMtxDecS2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module L1AhbMtx_default_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1AhbMtxDecS3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module L1AhbMtx_default_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L1AhbMtxDecS4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module L1AhbMtxArbM0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module L1AhbMtxOutStgM0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module L1AhbMtxArbM1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module L1AhbMtxOutStgM1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module L1AhbMtxArbM2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module L1AhbMtxOutStgM2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module L1AhbMtxArbM3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module L1AhbMtxOutStgM3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module L1AhbMtxArbM4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module L1AhbMtxOutStgM4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module cmsdk_ahb_to_ahb_sync_error_canc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cmsdk_ahb_to_ahb_sync 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module L2AhbInStg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module L2AhbMtx_default_slave 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module L2AhbDecS0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module L2AhbArb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module L2AhbOutStg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module L2AhbArb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module L2AhbOutStg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cmsdk_ahb_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cmsdk_ahb_to_sram__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module cmsdk_fpga_sram__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module cmsdk_ahb_to_sram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module cmsdk_fpga_sram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module cmsdk_apb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cmsdk_apb3_eg_slave_interface_led 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module custom_apb_led 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module custom_apb_button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module cmsdk_ahb_default_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cmsdk_ahb_to_iop 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module cmsdk_iop_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 22    
Module cmsdk_ahb_default_slave 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Glym17, operation Mode is: A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: Generating DSP Glym17, operation Mode is: A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: Generating DSP Glym17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
DSP Report: operator Glym17 is absorbed into DSP Glym17.
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (BRAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (BRAM_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM BRAM_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_burst_reg[0]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[2]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_size_reg[2]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_burst_reg[0]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[0]' (FDC) to 'i_0/u_custom_apb_button/KEY_IRQ_reg'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[1]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[2]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[3]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[4]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[5]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[6]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[7]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[8]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[9]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[10]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[11]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[12]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[13]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[14]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[15]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[16]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[17]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[18]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[19]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[20]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[21]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[22]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[23]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[24]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[25]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[26]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[27]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[28]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[29]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/btn_reg_reg[30]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_custom_apb_button/\btn_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_mastlock_reg' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_mastlock_reg' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_burst_reg[2]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_burst_reg[2]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_burst_reg[1]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_trans_reg[0]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_trans_reg[1]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_burst_reg[1]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[0]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_trans_reg[1]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_1/reg_mastlock_reg' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_1/reg_write_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_0/reg_mastlock_reg )
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_l1ahbmtxoutstgm0_0/u_output_arb/i_addr_in_port_reg[1]' (FDCE) to 'i_0/u_L1AhbMtx/u_l1ahbmtxoutstgm0_0/u_output_arb/i_addr_in_port_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxoutstgm0_0/u_output_arb/i_addr_in_port_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_l1ahbmtxoutstgm2_2/u_output_arb/iaddr_in_port_reg[0]' (FDCE) to 'i_0/u_L1AhbMtx/u_l1ahbmtxoutstgm2_2/u_output_arb/iaddr_in_port_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxoutstgm2_2/u_output_arb/iaddr_in_port_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[1]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[2]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[3]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[4]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[5]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[6]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[7]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[8]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[9]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[10]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[11]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[12]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[13]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[14]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[15]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[16]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[17]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[18]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[19]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[20]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[21]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[22]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[23]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[24]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[25]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[26]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[27]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[28]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[29]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[30]' (FDC) to 'i_0/u_custom_apb_button/prdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_l1ahbmtxoutstgm2_2/data_in_port_reg[0]' (FDCE) to 'i_0/u_L1AhbMtx/u_l1ahbmtxoutstgm2_2/data_in_port_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_custom_apb_button/prdata_reg[31]' (FDC) to 'i_0/u_custom_apb_button/btn_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[2]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[2]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[3]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[3]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[4]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[4]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[5]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[5]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[6]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[6]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[7]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[7]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[8]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[8]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[9]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[9]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[10]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[10]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_3/reg_addr_reg[11]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_addr_reg[11]' (FDCE) to 'i_0/u_L1AhbMtx/u_L1AhbMtxInStg_4/reg_size_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_4/burst_override_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_3/pend_tran_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_4/reg_write_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_4/pend_tran_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxdecs1/data_out_port_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_1/reg_write_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxdecs0/data_out_port_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ApbBridge/\FSM_onehot_state_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxdecs2/u_L1AhbMtx_default_slave/i_hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxdecs1/u_L1AhbMtx_default_slave/i_hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxdecs0/u_L1AhbMtx_default_slave/i_hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_custom_apb_button/\btn_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_l1ahbmtxoutstgm1_1/data_in_port_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ApbBridge/\FSM_onehot_state_reg_reg[4] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg_reg[4]) is unused and will be removed from module cmsdk_ahb_to_apb.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_2/Ab3nz6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Nyqs07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Yg3nz6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Z7ua17_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/S84g07_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ulogici_1/Etbnz6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_2/reg_burst_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_1/reg_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L1AhbMtx/\u_L1AhbMtxInStg_0/reg_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_L2AhbMtx/\u_L2AhbInStg_0/reg_burst_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:52 ; elapsed = 00:10:57 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/ITCM    | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
|i_0/DTCM    | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm3ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm3ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm3ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |cortexm3ds_logic__GB0 |           1|     34004|
|2     |cortexm3ds_logic__GB1 |           1|     21875|
|3     |SOC_TOP_V2__GC0       |           1|      4462|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:11:04 ; elapsed = 00:11:10 . Memory (MB): peak = 2119.707 ; gain = 1415.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:23:02 ; elapsed = 00:23:08 . Memory (MB): peak = 2532.250 ; gain = 1828.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|i_0/ITCM    | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
|i_0/DTCM    | BRAM_reg   | 16 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |SOC_TOP_V2__GC0 |           1|      4462|
|2     |SOC_TOP_V2_GT0  |           1|     55877|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ITCM/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance DTCM/BRAM_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:23:23 ; elapsed = 00:23:29 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop cpuresetn_reg is being inverted and renamed to cpuresetn_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:23:27 ; elapsed = 00:23:34 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:23:28 ; elapsed = 00:23:34 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:23:29 ; elapsed = 00:23:36 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:23:29 ; elapsed = 00:23:36 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:23:31 ; elapsed = 00:23:37 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:23:31 ; elapsed = 00:23:37 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_wiz_0   |     1|
|2     |ila_0       |     1|
|3     |BUFG        |     2|
|4     |CARRY4      |   301|
|5     |DSP48E1     |     3|
|6     |LUT1        |   252|
|7     |LUT2        |  1379|
|8     |LUT3        |  1414|
|9     |LUT4        |  2738|
|10    |LUT5        |  3586|
|11    |LUT6        |  8068|
|12    |MUXF7       |    20|
|13    |MUXF8       |     3|
|14    |RAMB36E1    |     2|
|15    |RAMB36E1_1  |     2|
|16    |RAMB36E1_10 |     2|
|17    |RAMB36E1_11 |     2|
|18    |RAMB36E1_12 |     2|
|19    |RAMB36E1_13 |     2|
|20    |RAMB36E1_14 |     2|
|21    |RAMB36E1_15 |     2|
|22    |RAMB36E1_2  |     2|
|23    |RAMB36E1_3  |     2|
|24    |RAMB36E1_4  |     2|
|25    |RAMB36E1_5  |     2|
|26    |RAMB36E1_6  |     2|
|27    |RAMB36E1_7  |     2|
|28    |RAMB36E1_8  |     2|
|29    |RAMB36E1_9  |     2|
|30    |FDCE        |  3511|
|31    |FDPE        |   100|
|32    |FDRE        |  2240|
|33    |IBUF        |     4|
|34    |IOBUF       |    17|
|35    |OBUF        |     5|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------+------+
|      |Instance                                 |Module                            |Cells |
+------+-----------------------------------------+----------------------------------+------+
|1     |top                                      |                                  | 23677|
|2     |  AhbBridge                              |cmsdk_ahb_to_ahb_sync             |   126|
|3     |    \gen_burst_support.u_ahb_error_canc  |cmsdk_ahb_to_ahb_sync_error_canc  |    21|
|4     |  AhbDtcm                                |cmsdk_ahb_to_sram                 |   127|
|5     |  AhbItcm                                |cmsdk_ahb_to_sram_0               |   158|
|6     |  ApbBridge                              |cmsdk_ahb_to_apb                  |   141|
|7     |  DTCM                                   |cmsdk_fpga_sram                   |    21|
|8     |  Default4DDR                            |cmsdk_ahb_default_slave           |     5|
|9     |  Default4LCD                            |cmsdk_ahb_default_slave_1         |     4|
|10    |  GPIO_test                              |cmsdk_ahb_gpio                    |   482|
|11    |    u_ahb_to_gpio                        |cmsdk_ahb_to_iop                  |   158|
|12    |    u_iop_gpio                           |cmsdk_iop_gpio                    |   324|
|13    |  ITCM                                   |cmsdk_fpga_sram_2                 |    21|
|14    |  LED                                    |cmsdk_apb3_eg_slave_led           |    48|
|15    |    u_apb_eg_slave_interface_led         |cmsdk_apb3_eg_slave_interface_led |    44|
|16    |    u_custom_apb_led                     |custom_apb_led                    |     4|
|17    |  UART                                   |cmsdk_apb_uart                    |   223|
|18    |  swdio_tri_buf_0                        |swdio_tri_buf                     |     3|
|19    |  u_L1AhbMtx                             |L1AhbMtx                          |   529|
|20    |    u_L1AhbMtxInStg_0                    |L1AhbMtxInStg                     |    69|
|21    |    u_L1AhbMtxInStg_1                    |L1AhbMtxInStg_5                   |    46|
|22    |    u_L1AhbMtxInStg_2                    |L1AhbMtxInStg_6                   |   149|
|23    |    u_l1ahbmtxdecs0                      |L1AhbMtxDecS0                     |     5|
|24    |      u_L1AhbMtx_default_slave           |L1AhbMtx_default_slave_8          |     4|
|25    |    u_l1ahbmtxdecs1                      |L1AhbMtxDecS1                     |     5|
|26    |      u_L1AhbMtx_default_slave           |L1AhbMtx_default_slave_7          |     4|
|27    |    u_l1ahbmtxdecs2                      |L1AhbMtxDecS2                     |    46|
|28    |      u_L1AhbMtx_default_slave           |L1AhbMtx_default_slave            |     6|
|29    |    u_l1ahbmtxoutstgm0_0                 |L1AhbMtxOutStgM0                  |    47|
|30    |      u_output_arb                       |L1AhbMtxArbM0                     |    46|
|31    |    u_l1ahbmtxoutstgm1_1                 |L1AhbMtxOutStgM1                  |    89|
|32    |      u_output_arb                       |L1AhbMtxArbM1                     |    55|
|33    |    u_l1ahbmtxoutstgm2_2                 |L1AhbMtxOutStgM2                  |    15|
|34    |      u_output_arb                       |L1AhbMtxArbM2                     |    12|
|35    |    u_l1ahbmtxoutstgm3_3                 |L1AhbMtxOutStgM3                  |    25|
|36    |      u_output_arb                       |L1AhbMtxArbM3                     |    22|
|37    |    u_l1ahbmtxoutstgm4_4                 |L1AhbMtxOutStgM4                  |    33|
|38    |      u_output_arb                       |L1AhbMtxArbM4                     |    30|
|39    |  u_L2AhbMtx                             |L2AhbMtx                          |   103|
|40    |    u_L2AhbInStg_0                       |L2AhbInStg                        |    66|
|41    |    u_l2ahbdecs0                         |L2AhbDecS0                        |    28|
|42    |      u_L2AhbMtx_default_slave           |L2AhbMtx_default_slave            |     7|
|43    |    u_l2ahboutstg_0                      |L2AhbOutStg                       |     3|
|44    |      u_output_arb                       |L2AhbArb_4                        |     1|
|45    |    u_l2ahboutstg_1                      |L2AhbOutStg_3                     |     6|
|46    |      u_output_arb                       |L2AhbArb                          |     2|
|47    |  u_custom_apb_button                    |custom_apb_button                 |    58|
|48    |  ulogic                                 |cortexm3ds_logic                  | 21597|
+------+-----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:23:31 ; elapsed = 00:23:37 . Memory (MB): peak = 2959.551 ; gain = 2255.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:22:14 ; elapsed = 00:23:26 . Memory (MB): peak = 2959.551 ; gain = 2255.699
Synthesis Optimization Complete : Time (s): cpu = 00:23:31 ; elapsed = 00:23:38 . Memory (MB): peak = 2959.551 ; gain = 2255.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2959.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SOC_TOP_V2' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2959.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
313 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:40 ; elapsed = 00:23:48 . Memory (MB): peak = 2959.551 ; gain = 2530.609
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2959.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/SOC_TOP_V2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SOC_TOP_V2_utilization_synth.rpt -pb SOC_TOP_V2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 17:33:14 2023...
