
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001e8c  08001e8c  00011e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08001ecc  08001ecc  00011ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08001ed4  08001ed4  00011ed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08001ed8  08001ed8  00011ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08001edc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003e04  2000000c  08001ee8  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20003e10  08001ee8  00023e10  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018955  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000031ba  00000000  00000000  00038991  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000083e8  00000000  00000000  0003bb4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c60  00000000  00000000  00043f38  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000fc0  00000000  00000000  00044b98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006604  00000000  00000000  00045b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004def  00000000  00000000  0004c15c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00050f4b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002438  00000000  00000000  00050fc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000000c 	.word	0x2000000c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08001e74 	.word	0x08001e74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000010 	.word	0x20000010
 80001dc:	08001e74 	.word	0x08001e74

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b97a 	b.w	80004ec <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	468c      	mov	ip, r1
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	9e08      	ldr	r6, [sp, #32]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d151      	bne.n	80002c4 <__udivmoddi4+0xb4>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d96d      	bls.n	8000302 <__udivmoddi4+0xf2>
 8000226:	fab2 fe82 	clz	lr, r2
 800022a:	f1be 0f00 	cmp.w	lr, #0
 800022e:	d00b      	beq.n	8000248 <__udivmoddi4+0x38>
 8000230:	f1ce 0c20 	rsb	ip, lr, #32
 8000234:	fa01 f50e 	lsl.w	r5, r1, lr
 8000238:	fa20 fc0c 	lsr.w	ip, r0, ip
 800023c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000240:	ea4c 0c05 	orr.w	ip, ip, r5
 8000244:	fa00 f40e 	lsl.w	r4, r0, lr
 8000248:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800024c:	0c25      	lsrs	r5, r4, #16
 800024e:	fbbc f8fa 	udiv	r8, ip, sl
 8000252:	fa1f f987 	uxth.w	r9, r7
 8000256:	fb0a cc18 	mls	ip, sl, r8, ip
 800025a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800025e:	fb08 f309 	mul.w	r3, r8, r9
 8000262:	42ab      	cmp	r3, r5
 8000264:	d90a      	bls.n	800027c <__udivmoddi4+0x6c>
 8000266:	19ed      	adds	r5, r5, r7
 8000268:	f108 32ff 	add.w	r2, r8, #4294967295
 800026c:	f080 8123 	bcs.w	80004b6 <__udivmoddi4+0x2a6>
 8000270:	42ab      	cmp	r3, r5
 8000272:	f240 8120 	bls.w	80004b6 <__udivmoddi4+0x2a6>
 8000276:	f1a8 0802 	sub.w	r8, r8, #2
 800027a:	443d      	add	r5, r7
 800027c:	1aed      	subs	r5, r5, r3
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb5 f0fa 	udiv	r0, r5, sl
 8000284:	fb0a 5510 	mls	r5, sl, r0, r5
 8000288:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800028c:	fb00 f909 	mul.w	r9, r0, r9
 8000290:	45a1      	cmp	r9, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x98>
 8000294:	19e4      	adds	r4, r4, r7
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 810a 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 800029e:	45a1      	cmp	r9, r4
 80002a0:	f240 8107 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	eba4 0409 	sub.w	r4, r4, r9
 80002ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002b0:	2100      	movs	r1, #0
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	d061      	beq.n	800037a <__udivmoddi4+0x16a>
 80002b6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ba:	2300      	movs	r3, #0
 80002bc:	6034      	str	r4, [r6, #0]
 80002be:	6073      	str	r3, [r6, #4]
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d907      	bls.n	80002d8 <__udivmoddi4+0xc8>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	d054      	beq.n	8000376 <__udivmoddi4+0x166>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e886 0021 	stmia.w	r6, {r0, r5}
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	f040 808e 	bne.w	80003fe <__udivmoddi4+0x1ee>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xdc>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80fa 	bhi.w	80004e0 <__udivmoddi4+0x2d0>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0503 	sbc.w	r5, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	46ac      	mov	ip, r5
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d03f      	beq.n	800037a <__udivmoddi4+0x16a>
 80002fa:	e886 1010 	stmia.w	r6, {r4, ip}
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	b912      	cbnz	r2, 800030a <__udivmoddi4+0xfa>
 8000304:	2701      	movs	r7, #1
 8000306:	fbb7 f7f2 	udiv	r7, r7, r2
 800030a:	fab7 fe87 	clz	lr, r7
 800030e:	f1be 0f00 	cmp.w	lr, #0
 8000312:	d134      	bne.n	800037e <__udivmoddi4+0x16e>
 8000314:	1beb      	subs	r3, r5, r7
 8000316:	0c3a      	lsrs	r2, r7, #16
 8000318:	fa1f fc87 	uxth.w	ip, r7
 800031c:	2101      	movs	r1, #1
 800031e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000322:	0c25      	lsrs	r5, r4, #16
 8000324:	fb02 3318 	mls	r3, r2, r8, r3
 8000328:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800032c:	fb0c f308 	mul.w	r3, ip, r8
 8000330:	42ab      	cmp	r3, r5
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x134>
 8000334:	19ed      	adds	r5, r5, r7
 8000336:	f108 30ff 	add.w	r0, r8, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x132>
 800033c:	42ab      	cmp	r3, r5
 800033e:	f200 80d1 	bhi.w	80004e4 <__udivmoddi4+0x2d4>
 8000342:	4680      	mov	r8, r0
 8000344:	1aed      	subs	r5, r5, r3
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb5 f0f2 	udiv	r0, r5, r2
 800034c:	fb02 5510 	mls	r5, r2, r0, r5
 8000350:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000354:	fb0c fc00 	mul.w	ip, ip, r0
 8000358:	45a4      	cmp	ip, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x15c>
 800035c:	19e4      	adds	r4, r4, r7
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x15a>
 8000364:	45a4      	cmp	ip, r4
 8000366:	f200 80b8 	bhi.w	80004da <__udivmoddi4+0x2ca>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 040c 	sub.w	r4, r4, ip
 8000370:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000374:	e79d      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000376:	4631      	mov	r1, r6
 8000378:	4630      	mov	r0, r6
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	f1ce 0420 	rsb	r4, lr, #32
 8000382:	fa05 f30e 	lsl.w	r3, r5, lr
 8000386:	fa07 f70e 	lsl.w	r7, r7, lr
 800038a:	fa20 f804 	lsr.w	r8, r0, r4
 800038e:	0c3a      	lsrs	r2, r7, #16
 8000390:	fa25 f404 	lsr.w	r4, r5, r4
 8000394:	ea48 0803 	orr.w	r8, r8, r3
 8000398:	fbb4 f1f2 	udiv	r1, r4, r2
 800039c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003a0:	fb02 4411 	mls	r4, r2, r1, r4
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ac:	fb01 f30c 	mul.w	r3, r1, ip
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1bc>
 80003b8:	19ed      	adds	r5, r5, r7
 80003ba:	f101 30ff 	add.w	r0, r1, #4294967295
 80003be:	f080 808a 	bcs.w	80004d6 <__udivmoddi4+0x2c6>
 80003c2:	42ab      	cmp	r3, r5
 80003c4:	f240 8087 	bls.w	80004d6 <__udivmoddi4+0x2c6>
 80003c8:	3902      	subs	r1, #2
 80003ca:	443d      	add	r5, r7
 80003cc:	1aeb      	subs	r3, r5, r3
 80003ce:	fa1f f588 	uxth.w	r5, r8
 80003d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003d6:	fb02 3310 	mls	r3, r2, r0, r3
 80003da:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003de:	fb00 f30c 	mul.w	r3, r0, ip
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d907      	bls.n	80003f6 <__udivmoddi4+0x1e6>
 80003e6:	19ed      	adds	r5, r5, r7
 80003e8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003ec:	d26f      	bcs.n	80004ce <__udivmoddi4+0x2be>
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d96d      	bls.n	80004ce <__udivmoddi4+0x2be>
 80003f2:	3802      	subs	r0, #2
 80003f4:	443d      	add	r5, r7
 80003f6:	1aeb      	subs	r3, r5, r3
 80003f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003fc:	e78f      	b.n	800031e <__udivmoddi4+0x10e>
 80003fe:	f1c1 0720 	rsb	r7, r1, #32
 8000402:	fa22 f807 	lsr.w	r8, r2, r7
 8000406:	408b      	lsls	r3, r1
 8000408:	fa05 f401 	lsl.w	r4, r5, r1
 800040c:	ea48 0303 	orr.w	r3, r8, r3
 8000410:	fa20 fe07 	lsr.w	lr, r0, r7
 8000414:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000418:	40fd      	lsrs	r5, r7
 800041a:	ea4e 0e04 	orr.w	lr, lr, r4
 800041e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000422:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000426:	fb0c 5519 	mls	r5, ip, r9, r5
 800042a:	fa1f f883 	uxth.w	r8, r3
 800042e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000432:	fb09 f408 	mul.w	r4, r9, r8
 8000436:	42ac      	cmp	r4, r5
 8000438:	fa02 f201 	lsl.w	r2, r2, r1
 800043c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x244>
 8000442:	18ed      	adds	r5, r5, r3
 8000444:	f109 30ff 	add.w	r0, r9, #4294967295
 8000448:	d243      	bcs.n	80004d2 <__udivmoddi4+0x2c2>
 800044a:	42ac      	cmp	r4, r5
 800044c:	d941      	bls.n	80004d2 <__udivmoddi4+0x2c2>
 800044e:	f1a9 0902 	sub.w	r9, r9, #2
 8000452:	441d      	add	r5, r3
 8000454:	1b2d      	subs	r5, r5, r4
 8000456:	fa1f fe8e 	uxth.w	lr, lr
 800045a:	fbb5 f0fc 	udiv	r0, r5, ip
 800045e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000462:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000466:	fb00 f808 	mul.w	r8, r0, r8
 800046a:	45a0      	cmp	r8, r4
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x26e>
 800046e:	18e4      	adds	r4, r4, r3
 8000470:	f100 35ff 	add.w	r5, r0, #4294967295
 8000474:	d229      	bcs.n	80004ca <__udivmoddi4+0x2ba>
 8000476:	45a0      	cmp	r8, r4
 8000478:	d927      	bls.n	80004ca <__udivmoddi4+0x2ba>
 800047a:	3802      	subs	r0, #2
 800047c:	441c      	add	r4, r3
 800047e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fba0 8902 	umull	r8, r9, r0, r2
 800048a:	454c      	cmp	r4, r9
 800048c:	46c6      	mov	lr, r8
 800048e:	464d      	mov	r5, r9
 8000490:	d315      	bcc.n	80004be <__udivmoddi4+0x2ae>
 8000492:	d012      	beq.n	80004ba <__udivmoddi4+0x2aa>
 8000494:	b156      	cbz	r6, 80004ac <__udivmoddi4+0x29c>
 8000496:	ebba 030e 	subs.w	r3, sl, lr
 800049a:	eb64 0405 	sbc.w	r4, r4, r5
 800049e:	fa04 f707 	lsl.w	r7, r4, r7
 80004a2:	40cb      	lsrs	r3, r1
 80004a4:	431f      	orrs	r7, r3
 80004a6:	40cc      	lsrs	r4, r1
 80004a8:	6037      	str	r7, [r6, #0]
 80004aa:	6074      	str	r4, [r6, #4]
 80004ac:	2100      	movs	r1, #0
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	4618      	mov	r0, r3
 80004b4:	e6f8      	b.n	80002a8 <__udivmoddi4+0x98>
 80004b6:	4690      	mov	r8, r2
 80004b8:	e6e0      	b.n	800027c <__udivmoddi4+0x6c>
 80004ba:	45c2      	cmp	sl, r8
 80004bc:	d2ea      	bcs.n	8000494 <__udivmoddi4+0x284>
 80004be:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c2:	eb69 0503 	sbc.w	r5, r9, r3
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7e4      	b.n	8000494 <__udivmoddi4+0x284>
 80004ca:	4628      	mov	r0, r5
 80004cc:	e7d7      	b.n	800047e <__udivmoddi4+0x26e>
 80004ce:	4640      	mov	r0, r8
 80004d0:	e791      	b.n	80003f6 <__udivmoddi4+0x1e6>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e7be      	b.n	8000454 <__udivmoddi4+0x244>
 80004d6:	4601      	mov	r1, r0
 80004d8:	e778      	b.n	80003cc <__udivmoddi4+0x1bc>
 80004da:	3802      	subs	r0, #2
 80004dc:	443c      	add	r4, r7
 80004de:	e745      	b.n	800036c <__udivmoddi4+0x15c>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e708      	b.n	80002f6 <__udivmoddi4+0xe6>
 80004e4:	f1a8 0802 	sub.w	r8, r8, #2
 80004e8:	443d      	add	r5, r7
 80004ea:	e72b      	b.n	8000344 <__udivmoddi4+0x134>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004f0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <HAL_Init+0x30>)
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80004fa:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000502:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000504:	681a      	ldr	r2, [r3, #0]
 8000506:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800050a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800050c:	2003      	movs	r0, #3
 800050e:	f000 f81b 	bl	8000548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000512:	2000      	movs	r0, #0
 8000514:	f001 fbea 	bl	8001cec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000518:	f001 fb78 	bl	8001c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800051c:	2000      	movs	r0, #0
 800051e:	bd08      	pop	{r3, pc}
 8000520:	40023c00 	.word	0x40023c00

08000524 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000524:	4a03      	ldr	r2, [pc, #12]	; (8000534 <HAL_IncTick+0x10>)
 8000526:	4b04      	ldr	r3, [pc, #16]	; (8000538 <HAL_IncTick+0x14>)
 8000528:	6811      	ldr	r1, [r2, #0]
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	440b      	add	r3, r1
 800052e:	6013      	str	r3, [r2, #0]
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	20003d74 	.word	0x20003d74
 8000538:	20000000 	.word	0x20000000

0800053c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800053c:	4b01      	ldr	r3, [pc, #4]	; (8000544 <HAL_GetTick+0x8>)
 800053e:	6818      	ldr	r0, [r3, #0]
}
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	20003d74 	.word	0x20003d74

08000548 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000548:	4a07      	ldr	r2, [pc, #28]	; (8000568 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800054a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800054c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000550:	041b      	lsls	r3, r3, #16
 8000552:	0c1b      	lsrs	r3, r3, #16
 8000554:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000558:	0200      	lsls	r0, r0, #8
 800055a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800055e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000562:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000564:	60d3      	str	r3, [r2, #12]
 8000566:	4770      	bx	lr
 8000568:	e000ed00 	.word	0xe000ed00

0800056c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800056c:	4b17      	ldr	r3, [pc, #92]	; (80005cc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	68dc      	ldr	r4, [r3, #12]
 8000572:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000576:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800057a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800057c:	2b04      	cmp	r3, #4
 800057e:	bf28      	it	cs
 8000580:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000582:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000584:	f04f 0501 	mov.w	r5, #1
 8000588:	fa05 f303 	lsl.w	r3, r5, r3
 800058c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000590:	bf8c      	ite	hi
 8000592:	3c03      	subhi	r4, #3
 8000594:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000596:	4019      	ands	r1, r3
 8000598:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800059a:	fa05 f404 	lsl.w	r4, r5, r4
 800059e:	3c01      	subs	r4, #1
 80005a0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005a2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a4:	ea42 0201 	orr.w	r2, r2, r1
 80005a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	bfaf      	iteee	ge
 80005ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005b2:	f000 000f 	andlt.w	r0, r0, #15
 80005b6:	4b06      	ldrlt	r3, [pc, #24]	; (80005d0 <HAL_NVIC_SetPriority+0x64>)
 80005b8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ba:	bfa5      	ittet	ge
 80005bc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005c0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	bf00      	nop
 80005cc:	e000ed00 	.word	0xe000ed00
 80005d0:	e000ed14 	.word	0xe000ed14

080005d4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80005d4:	0942      	lsrs	r2, r0, #5
 80005d6:	2301      	movs	r3, #1
 80005d8:	f000 001f 	and.w	r0, r0, #31
 80005dc:	fa03 f000 	lsl.w	r0, r3, r0
 80005e0:	4b01      	ldr	r3, [pc, #4]	; (80005e8 <HAL_NVIC_EnableIRQ+0x14>)
 80005e2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80005e6:	4770      	bx	lr
 80005e8:	e000e100 	.word	0xe000e100

080005ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80005ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005f0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005f2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f4:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8000794 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80005f8:	4a64      	ldr	r2, [pc, #400]	; (800078c <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80005fa:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 80005fc:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000600:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000602:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000604:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000608:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 800060c:	42b7      	cmp	r7, r6
 800060e:	f040 80ad 	bne.w	800076c <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000612:	684c      	ldr	r4, [r1, #4]
 8000614:	f024 0a10 	bic.w	sl, r4, #16
 8000618:	f1ba 0f02 	cmp.w	sl, #2
 800061c:	d116      	bne.n	800064c <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 800061e:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000622:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000626:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800062a:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800062e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000632:	f04f 0e0f 	mov.w	lr, #15
 8000636:	fa0e fe0b 	lsl.w	lr, lr, fp
 800063a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800063e:	690d      	ldr	r5, [r1, #16]
 8000640:	fa05 f50b 	lsl.w	r5, r5, fp
 8000644:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000648:	f8cc 5020 	str.w	r5, [ip, #32]
 800064c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000650:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000652:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000656:	fa05 f50c 	lsl.w	r5, r5, ip
 800065a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800065c:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000660:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000664:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000668:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800066c:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000670:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000674:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 8000676:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800067a:	d815      	bhi.n	80006a8 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 800067c:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000680:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000684:	68cd      	ldr	r5, [r1, #12]
 8000686:	fa05 fa0c 	lsl.w	sl, r5, ip
 800068a:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 800068e:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8000692:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000696:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800069a:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 800069e:	fa0e fe03 	lsl.w	lr, lr, r3
 80006a2:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80006a6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80006a8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80006aa:	9d00      	ldr	r5, [sp, #0]
 80006ac:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80006ae:	688f      	ldr	r7, [r1, #8]
 80006b0:	fa07 f70c 	lsl.w	r7, r7, ip
 80006b4:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80006b6:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80006b8:	00e5      	lsls	r5, r4, #3
 80006ba:	d557      	bpl.n	800076c <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006bc:	f04f 0b00 	mov.w	fp, #0
 80006c0:	f8cd b00c 	str.w	fp, [sp, #12]
 80006c4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006c8:	4d31      	ldr	r5, [pc, #196]	; (8000790 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ca:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80006ce:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80006d2:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80006d6:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80006da:	9703      	str	r7, [sp, #12]
 80006dc:	9f03      	ldr	r7, [sp, #12]
 80006de:	f023 0703 	bic.w	r7, r3, #3
 80006e2:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80006e6:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006ea:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 80006ee:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80006f2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80006f6:	f04f 0e0f 	mov.w	lr, #15
 80006fa:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006fe:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000700:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000704:	d039      	beq.n	800077a <HAL_GPIO_Init+0x18e>
 8000706:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800070a:	42a8      	cmp	r0, r5
 800070c:	d037      	beq.n	800077e <HAL_GPIO_Init+0x192>
 800070e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000712:	42a8      	cmp	r0, r5
 8000714:	d035      	beq.n	8000782 <HAL_GPIO_Init+0x196>
 8000716:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800071a:	42a8      	cmp	r0, r5
 800071c:	d033      	beq.n	8000786 <HAL_GPIO_Init+0x19a>
 800071e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000722:	42a8      	cmp	r0, r5
 8000724:	bf14      	ite	ne
 8000726:	2507      	movne	r5, #7
 8000728:	2504      	moveq	r5, #4
 800072a:	fa05 f50c 	lsl.w	r5, r5, ip
 800072e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000732:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000734:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000736:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000738:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800073c:	bf0c      	ite	eq
 800073e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000740:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000742:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000744:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000746:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800074a:	bf0c      	ite	eq
 800074c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800074e:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000750:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000752:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000754:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000758:	bf0c      	ite	eq
 800075a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800075c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800075e:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000760:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000762:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000764:	bf54      	ite	pl
 8000766:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000768:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800076a:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800076c:	3301      	adds	r3, #1
 800076e:	2b10      	cmp	r3, #16
 8000770:	f47f af47 	bne.w	8000602 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000774:	b005      	add	sp, #20
 8000776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800077a:	465d      	mov	r5, fp
 800077c:	e7d5      	b.n	800072a <HAL_GPIO_Init+0x13e>
 800077e:	2501      	movs	r5, #1
 8000780:	e7d3      	b.n	800072a <HAL_GPIO_Init+0x13e>
 8000782:	2502      	movs	r5, #2
 8000784:	e7d1      	b.n	800072a <HAL_GPIO_Init+0x13e>
 8000786:	2503      	movs	r5, #3
 8000788:	e7cf      	b.n	800072a <HAL_GPIO_Init+0x13e>
 800078a:	bf00      	nop
 800078c:	40013c00 	.word	0x40013c00
 8000790:	40020000 	.word	0x40020000
 8000794:	40023800 	.word	0x40023800

08000798 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000798:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800079c:	4604      	mov	r4, r0
 800079e:	b918      	cbnz	r0, 80007a8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80007a0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80007a2:	b002      	add	sp, #8
 80007a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007a8:	6803      	ldr	r3, [r0, #0]
 80007aa:	07dd      	lsls	r5, r3, #31
 80007ac:	d410      	bmi.n	80007d0 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007ae:	6823      	ldr	r3, [r4, #0]
 80007b0:	0798      	lsls	r0, r3, #30
 80007b2:	d458      	bmi.n	8000866 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80007b4:	6823      	ldr	r3, [r4, #0]
 80007b6:	071a      	lsls	r2, r3, #28
 80007b8:	f100 809a 	bmi.w	80008f0 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80007bc:	6823      	ldr	r3, [r4, #0]
 80007be:	075b      	lsls	r3, r3, #29
 80007c0:	f100 80b8 	bmi.w	8000934 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80007c4:	69a2      	ldr	r2, [r4, #24]
 80007c6:	2a00      	cmp	r2, #0
 80007c8:	f040 8119 	bne.w	80009fe <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80007cc:	2000      	movs	r0, #0
 80007ce:	e7e8      	b.n	80007a2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80007d0:	4ba6      	ldr	r3, [pc, #664]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 80007d2:	689a      	ldr	r2, [r3, #8]
 80007d4:	f002 020c 	and.w	r2, r2, #12
 80007d8:	2a04      	cmp	r2, #4
 80007da:	d007      	beq.n	80007ec <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007dc:	689a      	ldr	r2, [r3, #8]
 80007de:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80007e2:	2a08      	cmp	r2, #8
 80007e4:	d10a      	bne.n	80007fc <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	0259      	lsls	r1, r3, #9
 80007ea:	d507      	bpl.n	80007fc <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007ec:	4b9f      	ldr	r3, [pc, #636]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	039a      	lsls	r2, r3, #14
 80007f2:	d5dc      	bpl.n	80007ae <HAL_RCC_OscConfig+0x16>
 80007f4:	6863      	ldr	r3, [r4, #4]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1d9      	bne.n	80007ae <HAL_RCC_OscConfig+0x16>
 80007fa:	e7d1      	b.n	80007a0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007fc:	6863      	ldr	r3, [r4, #4]
 80007fe:	4d9b      	ldr	r5, [pc, #620]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000800:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000804:	d111      	bne.n	800082a <HAL_RCC_OscConfig+0x92>
 8000806:	682b      	ldr	r3, [r5, #0]
 8000808:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800080c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800080e:	f7ff fe95 	bl	800053c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000812:	4d96      	ldr	r5, [pc, #600]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000814:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000816:	682b      	ldr	r3, [r5, #0]
 8000818:	039b      	lsls	r3, r3, #14
 800081a:	d4c8      	bmi.n	80007ae <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800081c:	f7ff fe8e 	bl	800053c <HAL_GetTick>
 8000820:	1b80      	subs	r0, r0, r6
 8000822:	2864      	cmp	r0, #100	; 0x64
 8000824:	d9f7      	bls.n	8000816 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000826:	2003      	movs	r0, #3
 8000828:	e7bb      	b.n	80007a2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800082a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800082e:	d104      	bne.n	800083a <HAL_RCC_OscConfig+0xa2>
 8000830:	682b      	ldr	r3, [r5, #0]
 8000832:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000836:	602b      	str	r3, [r5, #0]
 8000838:	e7e5      	b.n	8000806 <HAL_RCC_OscConfig+0x6e>
 800083a:	682a      	ldr	r2, [r5, #0]
 800083c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000840:	602a      	str	r2, [r5, #0]
 8000842:	682a      	ldr	r2, [r5, #0]
 8000844:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000848:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800084a:	2b00      	cmp	r3, #0
 800084c:	d1df      	bne.n	800080e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800084e:	f7ff fe75 	bl	800053c <HAL_GetTick>
 8000852:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000854:	682b      	ldr	r3, [r5, #0]
 8000856:	039f      	lsls	r7, r3, #14
 8000858:	d5a9      	bpl.n	80007ae <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800085a:	f7ff fe6f 	bl	800053c <HAL_GetTick>
 800085e:	1b80      	subs	r0, r0, r6
 8000860:	2864      	cmp	r0, #100	; 0x64
 8000862:	d9f7      	bls.n	8000854 <HAL_RCC_OscConfig+0xbc>
 8000864:	e7df      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000866:	4b81      	ldr	r3, [pc, #516]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000868:	689a      	ldr	r2, [r3, #8]
 800086a:	f012 0f0c 	tst.w	r2, #12
 800086e:	d007      	beq.n	8000880 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000870:	689a      	ldr	r2, [r3, #8]
 8000872:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000876:	2a08      	cmp	r2, #8
 8000878:	d111      	bne.n	800089e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	025e      	lsls	r6, r3, #9
 800087e:	d40e      	bmi.n	800089e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000880:	4b7a      	ldr	r3, [pc, #488]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	0795      	lsls	r5, r2, #30
 8000886:	d502      	bpl.n	800088e <HAL_RCC_OscConfig+0xf6>
 8000888:	68e2      	ldr	r2, [r4, #12]
 800088a:	2a01      	cmp	r2, #1
 800088c:	d188      	bne.n	80007a0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	6921      	ldr	r1, [r4, #16]
 8000892:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000896:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800089a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800089c:	e78a      	b.n	80007b4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800089e:	68e2      	ldr	r2, [r4, #12]
 80008a0:	4b73      	ldr	r3, [pc, #460]	; (8000a70 <HAL_RCC_OscConfig+0x2d8>)
 80008a2:	b1b2      	cbz	r2, 80008d2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80008a4:	2201      	movs	r2, #1
 80008a6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008a8:	f7ff fe48 	bl	800053c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008ac:	4d6f      	ldr	r5, [pc, #444]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008ae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008b0:	682b      	ldr	r3, [r5, #0]
 80008b2:	0798      	lsls	r0, r3, #30
 80008b4:	d507      	bpl.n	80008c6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008b6:	682b      	ldr	r3, [r5, #0]
 80008b8:	6922      	ldr	r2, [r4, #16]
 80008ba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80008be:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80008c2:	602b      	str	r3, [r5, #0]
 80008c4:	e776      	b.n	80007b4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008c6:	f7ff fe39 	bl	800053c <HAL_GetTick>
 80008ca:	1b80      	subs	r0, r0, r6
 80008cc:	2802      	cmp	r0, #2
 80008ce:	d9ef      	bls.n	80008b0 <HAL_RCC_OscConfig+0x118>
 80008d0:	e7a9      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 80008d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80008d4:	f7ff fe32 	bl	800053c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008d8:	4d64      	ldr	r5, [pc, #400]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80008da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008dc:	682b      	ldr	r3, [r5, #0]
 80008de:	0799      	lsls	r1, r3, #30
 80008e0:	f57f af68 	bpl.w	80007b4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008e4:	f7ff fe2a 	bl	800053c <HAL_GetTick>
 80008e8:	1b80      	subs	r0, r0, r6
 80008ea:	2802      	cmp	r0, #2
 80008ec:	d9f6      	bls.n	80008dc <HAL_RCC_OscConfig+0x144>
 80008ee:	e79a      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80008f0:	6962      	ldr	r2, [r4, #20]
 80008f2:	4b60      	ldr	r3, [pc, #384]	; (8000a74 <HAL_RCC_OscConfig+0x2dc>)
 80008f4:	b17a      	cbz	r2, 8000916 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80008f6:	2201      	movs	r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80008fa:	f7ff fe1f 	bl	800053c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008fe:	4d5b      	ldr	r5, [pc, #364]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000900:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000902:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000904:	079f      	lsls	r7, r3, #30
 8000906:	f53f af59 	bmi.w	80007bc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800090a:	f7ff fe17 	bl	800053c <HAL_GetTick>
 800090e:	1b80      	subs	r0, r0, r6
 8000910:	2802      	cmp	r0, #2
 8000912:	d9f6      	bls.n	8000902 <HAL_RCC_OscConfig+0x16a>
 8000914:	e787      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000916:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000918:	f7ff fe10 	bl	800053c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800091c:	4d53      	ldr	r5, [pc, #332]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800091e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000920:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000922:	0798      	lsls	r0, r3, #30
 8000924:	f57f af4a 	bpl.w	80007bc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000928:	f7ff fe08 	bl	800053c <HAL_GetTick>
 800092c:	1b80      	subs	r0, r0, r6
 800092e:	2802      	cmp	r0, #2
 8000930:	d9f6      	bls.n	8000920 <HAL_RCC_OscConfig+0x188>
 8000932:	e778      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000934:	4b4d      	ldr	r3, [pc, #308]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000936:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000938:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800093c:	d128      	bne.n	8000990 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800093e:	9201      	str	r2, [sp, #4]
 8000940:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000942:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000946:	641a      	str	r2, [r3, #64]	; 0x40
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800094e:	9301      	str	r3, [sp, #4]
 8000950:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000952:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000954:	4d48      	ldr	r5, [pc, #288]	; (8000a78 <HAL_RCC_OscConfig+0x2e0>)
 8000956:	682b      	ldr	r3, [r5, #0]
 8000958:	05d9      	lsls	r1, r3, #23
 800095a:	d51b      	bpl.n	8000994 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800095c:	68a3      	ldr	r3, [r4, #8]
 800095e:	4d43      	ldr	r5, [pc, #268]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000960:	2b01      	cmp	r3, #1
 8000962:	d127      	bne.n	80009b4 <HAL_RCC_OscConfig+0x21c>
 8000964:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000966:	f043 0301 	orr.w	r3, r3, #1
 800096a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800096c:	f7ff fde6 	bl	800053c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000970:	4d3e      	ldr	r5, [pc, #248]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000972:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000974:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000978:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800097a:	079b      	lsls	r3, r3, #30
 800097c:	d539      	bpl.n	80009f2 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800097e:	2e00      	cmp	r6, #0
 8000980:	f43f af20 	beq.w	80007c4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000984:	4a39      	ldr	r2, [pc, #228]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000986:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800098c:	6413      	str	r3, [r2, #64]	; 0x40
 800098e:	e719      	b.n	80007c4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000990:	2600      	movs	r6, #0
 8000992:	e7df      	b.n	8000954 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000994:	682b      	ldr	r3, [r5, #0]
 8000996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800099a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800099c:	f7ff fdce 	bl	800053c <HAL_GetTick>
 80009a0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009a2:	682b      	ldr	r3, [r5, #0]
 80009a4:	05da      	lsls	r2, r3, #23
 80009a6:	d4d9      	bmi.n	800095c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009a8:	f7ff fdc8 	bl	800053c <HAL_GetTick>
 80009ac:	1bc0      	subs	r0, r0, r7
 80009ae:	2802      	cmp	r0, #2
 80009b0:	d9f7      	bls.n	80009a2 <HAL_RCC_OscConfig+0x20a>
 80009b2:	e738      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009b4:	2b05      	cmp	r3, #5
 80009b6:	d104      	bne.n	80009c2 <HAL_RCC_OscConfig+0x22a>
 80009b8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009ba:	f043 0304 	orr.w	r3, r3, #4
 80009be:	672b      	str	r3, [r5, #112]	; 0x70
 80009c0:	e7d0      	b.n	8000964 <HAL_RCC_OscConfig+0x1cc>
 80009c2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80009c4:	f022 0201 	bic.w	r2, r2, #1
 80009c8:	672a      	str	r2, [r5, #112]	; 0x70
 80009ca:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80009cc:	f022 0204 	bic.w	r2, r2, #4
 80009d0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d1ca      	bne.n	800096c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 80009d6:	f7ff fdb1 	bl	800053c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009da:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80009de:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009e0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80009e2:	0798      	lsls	r0, r3, #30
 80009e4:	d5cb      	bpl.n	800097e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009e6:	f7ff fda9 	bl	800053c <HAL_GetTick>
 80009ea:	1bc0      	subs	r0, r0, r7
 80009ec:	4540      	cmp	r0, r8
 80009ee:	d9f7      	bls.n	80009e0 <HAL_RCC_OscConfig+0x248>
 80009f0:	e719      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009f2:	f7ff fda3 	bl	800053c <HAL_GetTick>
 80009f6:	1bc0      	subs	r0, r0, r7
 80009f8:	4540      	cmp	r0, r8
 80009fa:	d9bd      	bls.n	8000978 <HAL_RCC_OscConfig+0x1e0>
 80009fc:	e713      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80009fe:	4d1b      	ldr	r5, [pc, #108]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
 8000a00:	68ab      	ldr	r3, [r5, #8]
 8000a02:	f003 030c 	and.w	r3, r3, #12
 8000a06:	2b08      	cmp	r3, #8
 8000a08:	f43f aeca 	beq.w	80007a0 <HAL_RCC_OscConfig+0x8>
 8000a0c:	4e1b      	ldr	r6, [pc, #108]	; (8000a7c <HAL_RCC_OscConfig+0x2e4>)
 8000a0e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a10:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000a12:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a14:	d134      	bne.n	8000a80 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000a16:	f7ff fd91 	bl	800053c <HAL_GetTick>
 8000a1a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a1c:	682b      	ldr	r3, [r5, #0]
 8000a1e:	0199      	lsls	r1, r3, #6
 8000a20:	d41e      	bmi.n	8000a60 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a22:	6a22      	ldr	r2, [r4, #32]
 8000a24:	69e3      	ldr	r3, [r4, #28]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a2a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000a2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000a30:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000a34:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a36:	4c0d      	ldr	r4, [pc, #52]	; (8000a6c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000a38:	0852      	lsrs	r2, r2, #1
 8000a3a:	3a01      	subs	r2, #1
 8000a3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a40:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a42:	2301      	movs	r3, #1
 8000a44:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000a46:	f7ff fd79 	bl	800053c <HAL_GetTick>
 8000a4a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a4c:	6823      	ldr	r3, [r4, #0]
 8000a4e:	019a      	lsls	r2, r3, #6
 8000a50:	f53f aebc 	bmi.w	80007cc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a54:	f7ff fd72 	bl	800053c <HAL_GetTick>
 8000a58:	1b40      	subs	r0, r0, r5
 8000a5a:	2802      	cmp	r0, #2
 8000a5c:	d9f6      	bls.n	8000a4c <HAL_RCC_OscConfig+0x2b4>
 8000a5e:	e6e2      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a60:	f7ff fd6c 	bl	800053c <HAL_GetTick>
 8000a64:	1bc0      	subs	r0, r0, r7
 8000a66:	2802      	cmp	r0, #2
 8000a68:	d9d8      	bls.n	8000a1c <HAL_RCC_OscConfig+0x284>
 8000a6a:	e6dc      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	42470000 	.word	0x42470000
 8000a74:	42470e80 	.word	0x42470e80
 8000a78:	40007000 	.word	0x40007000
 8000a7c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000a80:	f7ff fd5c 	bl	800053c <HAL_GetTick>
 8000a84:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000a86:	682b      	ldr	r3, [r5, #0]
 8000a88:	019b      	lsls	r3, r3, #6
 8000a8a:	f57f ae9f 	bpl.w	80007cc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a8e:	f7ff fd55 	bl	800053c <HAL_GetTick>
 8000a92:	1b00      	subs	r0, r0, r4
 8000a94:	2802      	cmp	r0, #2
 8000a96:	d9f6      	bls.n	8000a86 <HAL_RCC_OscConfig+0x2ee>
 8000a98:	e6c5      	b.n	8000826 <HAL_RCC_OscConfig+0x8e>
 8000a9a:	bf00      	nop

08000a9c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000a9c:	4913      	ldr	r1, [pc, #76]	; (8000aec <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000a9e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000aa0:	688b      	ldr	r3, [r1, #8]
 8000aa2:	f003 030c 	and.w	r3, r3, #12
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d003      	beq.n	8000ab2 <HAL_RCC_GetSysClockFreq+0x16>
 8000aaa:	2b08      	cmp	r3, #8
 8000aac:	d003      	beq.n	8000ab6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000aae:	4810      	ldr	r0, [pc, #64]	; (8000af0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000ab0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000ab2:	4810      	ldr	r0, [pc, #64]	; (8000af4 <HAL_RCC_GetSysClockFreq+0x58>)
 8000ab4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ab6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000ab8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000aba:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000abc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ac0:	bf14      	ite	ne
 8000ac2:	480c      	ldrne	r0, [pc, #48]	; (8000af4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ac4:	480a      	ldreq	r0, [pc, #40]	; (8000af0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ac6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000aca:	bf18      	it	ne
 8000acc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ace:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ad2:	fba1 0100 	umull	r0, r1, r1, r0
 8000ad6:	f7ff fb83 	bl	80001e0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ada:	4b04      	ldr	r3, [pc, #16]	; (8000aec <HAL_RCC_GetSysClockFreq+0x50>)
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000ae6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000aea:	bd08      	pop	{r3, pc}
 8000aec:	40023800 	.word	0x40023800
 8000af0:	00f42400 	.word	0x00f42400
 8000af4:	017d7840 	.word	0x017d7840

08000af8 <HAL_RCC_ClockConfig>:
{
 8000af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000afc:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000afe:	4604      	mov	r4, r0
 8000b00:	b910      	cbnz	r0, 8000b08 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000b02:	2001      	movs	r0, #1
 8000b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000b08:	4b44      	ldr	r3, [pc, #272]	; (8000c1c <HAL_RCC_ClockConfig+0x124>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	f002 020f 	and.w	r2, r2, #15
 8000b10:	428a      	cmp	r2, r1
 8000b12:	d328      	bcc.n	8000b66 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b14:	6821      	ldr	r1, [r4, #0]
 8000b16:	078f      	lsls	r7, r1, #30
 8000b18:	d42d      	bmi.n	8000b76 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b1a:	07c8      	lsls	r0, r1, #31
 8000b1c:	d440      	bmi.n	8000ba0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000b1e:	4b3f      	ldr	r3, [pc, #252]	; (8000c1c <HAL_RCC_ClockConfig+0x124>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	f002 020f 	and.w	r2, r2, #15
 8000b26:	4295      	cmp	r5, r2
 8000b28:	d366      	bcc.n	8000bf8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b2a:	6822      	ldr	r2, [r4, #0]
 8000b2c:	0751      	lsls	r1, r2, #29
 8000b2e:	d46c      	bmi.n	8000c0a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b30:	0713      	lsls	r3, r2, #28
 8000b32:	d507      	bpl.n	8000b44 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000b34:	4a3a      	ldr	r2, [pc, #232]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000b36:	6921      	ldr	r1, [r4, #16]
 8000b38:	6893      	ldr	r3, [r2, #8]
 8000b3a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000b3e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b42:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b44:	f7ff ffaa 	bl	8000a9c <HAL_RCC_GetSysClockFreq>
 8000b48:	4b35      	ldr	r3, [pc, #212]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000b4a:	4a36      	ldr	r2, [pc, #216]	; (8000c24 <HAL_RCC_ClockConfig+0x12c>)
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000b52:	5cd3      	ldrb	r3, [r2, r3]
 8000b54:	40d8      	lsrs	r0, r3
 8000b56:	4b34      	ldr	r3, [pc, #208]	; (8000c28 <HAL_RCC_ClockConfig+0x130>)
 8000b58:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f001 f8c6 	bl	8001cec <HAL_InitTick>
  return HAL_OK;
 8000b60:	2000      	movs	r0, #0
 8000b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b66:	b2ca      	uxtb	r2, r1
 8000b68:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f003 030f 	and.w	r3, r3, #15
 8000b70:	4299      	cmp	r1, r3
 8000b72:	d1c6      	bne.n	8000b02 <HAL_RCC_ClockConfig+0xa>
 8000b74:	e7ce      	b.n	8000b14 <HAL_RCC_ClockConfig+0x1c>
 8000b76:	4b2a      	ldr	r3, [pc, #168]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b78:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	689a      	ldrne	r2, [r3, #8]
 8000b80:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000b84:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000b86:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000b88:	bf42      	ittt	mi
 8000b8a:	689a      	ldrmi	r2, [r3, #8]
 8000b8c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000b90:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b92:	689a      	ldr	r2, [r3, #8]
 8000b94:	68a0      	ldr	r0, [r4, #8]
 8000b96:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000b9a:	4302      	orrs	r2, r0
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	e7bc      	b.n	8000b1a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ba0:	6862      	ldr	r2, [r4, #4]
 8000ba2:	4b1f      	ldr	r3, [pc, #124]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000ba4:	2a01      	cmp	r2, #1
 8000ba6:	d11d      	bne.n	8000be4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bae:	d0a8      	beq.n	8000b02 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bb0:	4e1b      	ldr	r6, [pc, #108]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000bb2:	68b3      	ldr	r3, [r6, #8]
 8000bb4:	f023 0303 	bic.w	r3, r3, #3
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000bbc:	f7ff fcbe 	bl	800053c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bc0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000bc4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000bc6:	68b3      	ldr	r3, [r6, #8]
 8000bc8:	6862      	ldr	r2, [r4, #4]
 8000bca:	f003 030c 	and.w	r3, r3, #12
 8000bce:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000bd2:	d0a4      	beq.n	8000b1e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bd4:	f7ff fcb2 	bl	800053c <HAL_GetTick>
 8000bd8:	1bc0      	subs	r0, r0, r7
 8000bda:	4540      	cmp	r0, r8
 8000bdc:	d9f3      	bls.n	8000bc6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000bde:	2003      	movs	r0, #3
}
 8000be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000be4:	1e91      	subs	r1, r2, #2
 8000be6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000be8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000bea:	d802      	bhi.n	8000bf2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000bec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000bf0:	e7dd      	b.n	8000bae <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bf2:	f013 0f02 	tst.w	r3, #2
 8000bf6:	e7da      	b.n	8000bae <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bf8:	b2ea      	uxtb	r2, r5
 8000bfa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 030f 	and.w	r3, r3, #15
 8000c02:	429d      	cmp	r5, r3
 8000c04:	f47f af7d 	bne.w	8000b02 <HAL_RCC_ClockConfig+0xa>
 8000c08:	e78f      	b.n	8000b2a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c0a:	4905      	ldr	r1, [pc, #20]	; (8000c20 <HAL_RCC_ClockConfig+0x128>)
 8000c0c:	68e0      	ldr	r0, [r4, #12]
 8000c0e:	688b      	ldr	r3, [r1, #8]
 8000c10:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000c14:	4303      	orrs	r3, r0
 8000c16:	608b      	str	r3, [r1, #8]
 8000c18:	e78a      	b.n	8000b30 <HAL_RCC_ClockConfig+0x38>
 8000c1a:	bf00      	nop
 8000c1c:	40023c00 	.word	0x40023c00
 8000c20:	40023800 	.word	0x40023800
 8000c24:	08001eb1 	.word	0x08001eb1
 8000c28:	20000008 	.word	0x20000008

08000c2c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000c2c:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000c2e:	4a05      	ldr	r2, [pc, #20]	; (8000c44 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000c30:	689b      	ldr	r3, [r3, #8]
 8000c32:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000c36:	5cd3      	ldrb	r3, [r2, r3]
 8000c38:	4a03      	ldr	r2, [pc, #12]	; (8000c48 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000c3a:	6810      	ldr	r0, [r2, #0]
}
 8000c3c:	40d8      	lsrs	r0, r3
 8000c3e:	4770      	bx	lr
 8000c40:	40023800 	.word	0x40023800
 8000c44:	08001ec1 	.word	0x08001ec1
 8000c48:	20000008 	.word	0x20000008

08000c4c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8000c50:	4b0b      	ldr	r3, [pc, #44]	; (8000c80 <HAL_RCC_GetClockConfig+0x34>)
 8000c52:	689a      	ldr	r2, [r3, #8]
 8000c54:	f002 0203 	and.w	r2, r2, #3
 8000c58:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8000c5a:	689a      	ldr	r2, [r3, #8]
 8000c5c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000c60:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8000c62:	689a      	ldr	r2, [r3, #8]
 8000c64:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8000c68:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	08db      	lsrs	r3, r3, #3
 8000c6e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000c72:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8000c74:	4b03      	ldr	r3, [pc, #12]	; (8000c84 <HAL_RCC_GetClockConfig+0x38>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f003 030f 	and.w	r3, r3, #15
 8000c7c:	600b      	str	r3, [r1, #0]
 8000c7e:	4770      	bx	lr
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40023c00 	.word	0x40023c00

08000c88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8000c88:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	2800      	cmp	r0, #0
 8000c8e:	d036      	beq.n	8000cfe <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8000c94:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000c98:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c9c:	b91b      	cbnz	r3, 8000ca6 <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8000c9e:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8000ca2:	f000 ffd5 	bl	8001c50 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8000ca6:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000ca8:	68a0      	ldr	r0, [r4, #8]
 8000caa:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000cac:	2302      	movs	r3, #2
 8000cae:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000cb2:	680b      	ldr	r3, [r1, #0]
 8000cb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000cb8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000cba:	6863      	ldr	r3, [r4, #4]
 8000cbc:	4303      	orrs	r3, r0
 8000cbe:	68e0      	ldr	r0, [r4, #12]
 8000cc0:	4303      	orrs	r3, r0
 8000cc2:	6920      	ldr	r0, [r4, #16]
 8000cc4:	4303      	orrs	r3, r0
 8000cc6:	6960      	ldr	r0, [r4, #20]
 8000cc8:	4303      	orrs	r3, r0
 8000cca:	69e0      	ldr	r0, [r4, #28]
 8000ccc:	4303      	orrs	r3, r0
 8000cce:	6a20      	ldr	r0, [r4, #32]
 8000cd0:	4303      	orrs	r3, r0
 8000cd2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000cd4:	4303      	orrs	r3, r0
 8000cd6:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000cda:	4303      	orrs	r3, r0
 8000cdc:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000cde:	0c12      	lsrs	r2, r2, #16
 8000ce0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ce2:	f002 0204 	and.w	r2, r2, #4
 8000ce6:	431a      	orrs	r2, r3
 8000ce8:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000cea:	69cb      	ldr	r3, [r1, #28]
 8000cec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000cf0:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000cf2:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000cf4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000cf6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000cf8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8000cfc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000cfe:	2001      	movs	r0, #1
}
 8000d00:	bd10      	pop	{r4, pc}

08000d02 <HAL_TIM_Base_MspInit>:
 8000d02:	4770      	bx	lr

08000d04 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000d04:	6803      	ldr	r3, [r0, #0]
 8000d06:	68da      	ldr	r2, [r3, #12]
 8000d08:	f042 0201 	orr.w	r2, r2, #1
 8000d0c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	f042 0201 	orr.w	r2, r2, #1
 8000d14:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000d16:	2000      	movs	r0, #0
 8000d18:	4770      	bx	lr

08000d1a <HAL_TIM_OC_DelayElapsedCallback>:
 8000d1a:	4770      	bx	lr

08000d1c <HAL_TIM_IC_CaptureCallback>:
 8000d1c:	4770      	bx	lr

08000d1e <HAL_TIM_PWM_PulseFinishedCallback>:
 8000d1e:	4770      	bx	lr

08000d20 <HAL_TIM_TriggerCallback>:
 8000d20:	4770      	bx	lr

08000d22 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000d22:	6803      	ldr	r3, [r0, #0]
 8000d24:	691a      	ldr	r2, [r3, #16]
 8000d26:	0791      	lsls	r1, r2, #30
{
 8000d28:	b510      	push	{r4, lr}
 8000d2a:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000d2c:	d50e      	bpl.n	8000d4c <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000d2e:	68da      	ldr	r2, [r3, #12]
 8000d30:	0792      	lsls	r2, r2, #30
 8000d32:	d50b      	bpl.n	8000d4c <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000d34:	f06f 0202 	mvn.w	r2, #2
 8000d38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d3a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000d3c:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d3e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000d40:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000d42:	d077      	beq.n	8000e34 <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000d44:	f7ff ffea 	bl	8000d1c <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000d4c:	6823      	ldr	r3, [r4, #0]
 8000d4e:	691a      	ldr	r2, [r3, #16]
 8000d50:	0750      	lsls	r0, r2, #29
 8000d52:	d510      	bpl.n	8000d76 <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000d54:	68da      	ldr	r2, [r3, #12]
 8000d56:	0751      	lsls	r1, r2, #29
 8000d58:	d50d      	bpl.n	8000d76 <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000d5a:	f06f 0204 	mvn.w	r2, #4
 8000d5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d60:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d62:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d64:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d68:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000d6a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d6c:	d068      	beq.n	8000e40 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d6e:	f7ff ffd5 	bl	8000d1c <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d72:	2300      	movs	r3, #0
 8000d74:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000d76:	6823      	ldr	r3, [r4, #0]
 8000d78:	691a      	ldr	r2, [r3, #16]
 8000d7a:	0712      	lsls	r2, r2, #28
 8000d7c:	d50f      	bpl.n	8000d9e <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000d7e:	68da      	ldr	r2, [r3, #12]
 8000d80:	0710      	lsls	r0, r2, #28
 8000d82:	d50c      	bpl.n	8000d9e <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000d84:	f06f 0208 	mvn.w	r2, #8
 8000d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d8a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000d8c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d8e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000d90:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000d92:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d94:	d05a      	beq.n	8000e4c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d96:	f7ff ffc1 	bl	8000d1c <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000d9e:	6823      	ldr	r3, [r4, #0]
 8000da0:	691a      	ldr	r2, [r3, #16]
 8000da2:	06d2      	lsls	r2, r2, #27
 8000da4:	d510      	bpl.n	8000dc8 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000da6:	68da      	ldr	r2, [r3, #12]
 8000da8:	06d0      	lsls	r0, r2, #27
 8000daa:	d50d      	bpl.n	8000dc8 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000dac:	f06f 0210 	mvn.w	r2, #16
 8000db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000db2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000db4:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000db6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000dba:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000dbc:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000dbe:	d04b      	beq.n	8000e58 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8000dc0:	f7ff ffac 	bl	8000d1c <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000dc8:	6823      	ldr	r3, [r4, #0]
 8000dca:	691a      	ldr	r2, [r3, #16]
 8000dcc:	07d1      	lsls	r1, r2, #31
 8000dce:	d508      	bpl.n	8000de2 <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	07d2      	lsls	r2, r2, #31
 8000dd4:	d505      	bpl.n	8000de2 <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000dd6:	f06f 0201 	mvn.w	r2, #1
 8000dda:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000ddc:	4620      	mov	r0, r4
 8000dde:	f000 ff0b 	bl	8001bf8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000de2:	6823      	ldr	r3, [r4, #0]
 8000de4:	691a      	ldr	r2, [r3, #16]
 8000de6:	0610      	lsls	r0, r2, #24
 8000de8:	d508      	bpl.n	8000dfc <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000dea:	68da      	ldr	r2, [r3, #12]
 8000dec:	0611      	lsls	r1, r2, #24
 8000dee:	d505      	bpl.n	8000dfc <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000df0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000df4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000df6:	4620      	mov	r0, r4
 8000df8:	f000 f89d 	bl	8000f36 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000dfc:	6823      	ldr	r3, [r4, #0]
 8000dfe:	691a      	ldr	r2, [r3, #16]
 8000e00:	0652      	lsls	r2, r2, #25
 8000e02:	d508      	bpl.n	8000e16 <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000e04:	68da      	ldr	r2, [r3, #12]
 8000e06:	0650      	lsls	r0, r2, #25
 8000e08:	d505      	bpl.n	8000e16 <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000e0a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000e0e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000e10:	4620      	mov	r0, r4
 8000e12:	f7ff ff85 	bl	8000d20 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	691a      	ldr	r2, [r3, #16]
 8000e1a:	0691      	lsls	r1, r2, #26
 8000e1c:	d522      	bpl.n	8000e64 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000e1e:	68da      	ldr	r2, [r3, #12]
 8000e20:	0692      	lsls	r2, r2, #26
 8000e22:	d51f      	bpl.n	8000e64 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000e24:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000e28:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000e2a:	611a      	str	r2, [r3, #16]
    }
  }
}
 8000e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8000e30:	f000 b880 	b.w	8000f34 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e34:	f7ff ff71 	bl	8000d1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e38:	4620      	mov	r0, r4
 8000e3a:	f7ff ff70 	bl	8000d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8000e3e:	e783      	b.n	8000d48 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e40:	f7ff ff6b 	bl	8000d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e44:	4620      	mov	r0, r4
 8000e46:	f7ff ff6a 	bl	8000d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8000e4a:	e792      	b.n	8000d72 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e4c:	f7ff ff65 	bl	8000d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000e50:	4620      	mov	r0, r4
 8000e52:	f7ff ff64 	bl	8000d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8000e56:	e7a0      	b.n	8000d9a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e58:	f7ff ff5f 	bl	8000d1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff ff5e 	bl	8000d1e <HAL_TIM_PWM_PulseFinishedCallback>
 8000e62:	e7af      	b.n	8000dc4 <HAL_TIM_IRQHandler+0xa2>
 8000e64:	bd10      	pop	{r4, pc}
	...

08000e68 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000e68:	4a22      	ldr	r2, [pc, #136]	; (8000ef4 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8000e6a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000e6c:	4290      	cmp	r0, r2
 8000e6e:	d00e      	beq.n	8000e8e <TIM_Base_SetConfig+0x26>
 8000e70:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e74:	d00b      	beq.n	8000e8e <TIM_Base_SetConfig+0x26>
 8000e76:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000e7a:	4290      	cmp	r0, r2
 8000e7c:	d007      	beq.n	8000e8e <TIM_Base_SetConfig+0x26>
 8000e7e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e82:	4290      	cmp	r0, r2
 8000e84:	d003      	beq.n	8000e8e <TIM_Base_SetConfig+0x26>
 8000e86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e8a:	4290      	cmp	r0, r2
 8000e8c:	d119      	bne.n	8000ec2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000e8e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000e94:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000e96:	4a17      	ldr	r2, [pc, #92]	; (8000ef4 <TIM_Base_SetConfig+0x8c>)
 8000e98:	4290      	cmp	r0, r2
 8000e9a:	d104      	bne.n	8000ea6 <TIM_Base_SetConfig+0x3e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e9c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000e9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	e018      	b.n	8000ed8 <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000ea6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000eaa:	d0f7      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
 8000eac:	4a12      	ldr	r2, [pc, #72]	; (8000ef8 <TIM_Base_SetConfig+0x90>)
 8000eae:	4290      	cmp	r0, r2
 8000eb0:	d0f4      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
 8000eb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000eb6:	4290      	cmp	r0, r2
 8000eb8:	d0f0      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
 8000eba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ebe:	4290      	cmp	r0, r2
 8000ec0:	d0ec      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
 8000ec2:	4a0e      	ldr	r2, [pc, #56]	; (8000efc <TIM_Base_SetConfig+0x94>)
 8000ec4:	4290      	cmp	r0, r2
 8000ec6:	d0e9      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
 8000ec8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ecc:	4290      	cmp	r0, r2
 8000ece:	d0e5      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
 8000ed0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ed4:	4290      	cmp	r0, r2
 8000ed6:	d0e1      	beq.n	8000e9c <TIM_Base_SetConfig+0x34>
  }

  TIMx->CR1 = tmpcr1;
 8000ed8:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000eda:	688b      	ldr	r3, [r1, #8]
 8000edc:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000ede:	680b      	ldr	r3, [r1, #0]
 8000ee0:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000ee2:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <TIM_Base_SetConfig+0x8c>)
 8000ee4:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000ee6:	bf04      	itt	eq
 8000ee8:	690b      	ldreq	r3, [r1, #16]
 8000eea:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000eec:	2301      	movs	r3, #1
 8000eee:	6143      	str	r3, [r0, #20]
}
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40010000 	.word	0x40010000
 8000ef8:	40000400 	.word	0x40000400
 8000efc:	40014000 	.word	0x40014000

08000f00 <HAL_TIM_Base_Init>:
{ 
 8000f00:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000f02:	4604      	mov	r4, r0
 8000f04:	b1a0      	cbz	r0, 8000f30 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000f06:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000f0a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f0e:	b91b      	cbnz	r3, 8000f18 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000f10:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8000f14:	f7ff fef5 	bl	8000d02 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000f1e:	6820      	ldr	r0, [r4, #0]
 8000f20:	1d21      	adds	r1, r4, #4
 8000f22:	f7ff ffa1 	bl	8000e68 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000f26:	2301      	movs	r3, #1
 8000f28:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f30:	2001      	movs	r0, #1
}
 8000f32:	bd10      	pop	{r4, pc}

08000f34 <HAL_TIMEx_CommutationCallback>:
 8000f34:	4770      	bx	lr

08000f36 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000f36:	4770      	bx	lr

08000f38 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8000f38:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8000f3a:	f000 fbdd 	bl	80016f8 <vTaskStartScheduler>
  
  return osOK;
}
 8000f3e:	2000      	movs	r0, #0
 8000f40:	bd08      	pop	{r3, pc}

08000f42 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8000f42:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f44:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8000f48:	8a02      	ldrh	r2, [r0, #16]
{
 8000f4a:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f4c:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8000f50:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8000f52:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8000f54:	bf14      	ite	ne
 8000f56:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8000f58:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f5a:	a803      	add	r0, sp, #12
 8000f5c:	9001      	str	r0, [sp, #4]
 8000f5e:	9400      	str	r4, [sp, #0]
 8000f60:	4628      	mov	r0, r5
 8000f62:	f000 faf9 	bl	8001558 <xTaskCreate>
 8000f66:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8000f68:	bf0c      	ite	eq
 8000f6a:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8000f6c:	2000      	movne	r0, #0
}
 8000f6e:	b005      	add	sp, #20
 8000f70:	bd30      	pop	{r4, r5, pc}

08000f72 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8000f72:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8000f74:	2800      	cmp	r0, #0
 8000f76:	bf08      	it	eq
 8000f78:	2001      	moveq	r0, #1
 8000f7a:	f000 fd0b 	bl	8001994 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8000f7e:	2000      	movs	r0, #0
 8000f80:	bd08      	pop	{r3, pc}

08000f82 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000f82:	f100 0308 	add.w	r3, r0, #8
 8000f86:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000f88:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000f8c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000f8e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000f90:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000f92:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000f94:	6003      	str	r3, [r0, #0]
 8000f96:	4770      	bx	lr

08000f98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	6103      	str	r3, [r0, #16]
 8000f9c:	4770      	bx	lr

08000f9e <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8000f9e:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000fa0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000fa2:	689a      	ldr	r2, [r3, #8]
 8000fa4:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000faa:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8000fac:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000fae:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	6003      	str	r3, [r0, #0]
 8000fb4:	4770      	bx	lr

08000fb6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000fb6:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000fb8:	1c53      	adds	r3, r2, #1
{
 8000fba:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8000fbc:	d10a      	bne.n	8000fd4 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000fbe:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000fc0:	685a      	ldr	r2, [r3, #4]
 8000fc2:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000fc4:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000fc6:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8000fc8:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8000fca:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000fcc:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8000fce:	3301      	adds	r3, #1
 8000fd0:	6003      	str	r3, [r0, #0]
 8000fd2:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000fd4:	f100 0308 	add.w	r3, r0, #8
 8000fd8:	685c      	ldr	r4, [r3, #4]
 8000fda:	6825      	ldr	r5, [r4, #0]
 8000fdc:	42aa      	cmp	r2, r5
 8000fde:	d3ef      	bcc.n	8000fc0 <vListInsert+0xa>
 8000fe0:	4623      	mov	r3, r4
 8000fe2:	e7f9      	b.n	8000fd8 <vListInsert+0x22>

08000fe4 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000fe4:	6841      	ldr	r1, [r0, #4]
 8000fe6:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000fe8:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000fea:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000fec:	6882      	ldr	r2, [r0, #8]
 8000fee:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000ff0:	6859      	ldr	r1, [r3, #4]
 8000ff2:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000ff4:	bf08      	it	eq
 8000ff6:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8000ffc:	6818      	ldr	r0, [r3, #0]
 8000ffe:	3801      	subs	r0, #1
 8001000:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8001002:	4770      	bx	lr

08001004 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001004:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <prvTaskExitError+0x2c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	3301      	adds	r3, #1
 800100a:	d008      	beq.n	800101e <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800100c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001010:	f383 8811 	msr	BASEPRI, r3
 8001014:	f3bf 8f6f 	isb	sy
 8001018:	f3bf 8f4f 	dsb	sy
 800101c:	e7fe      	b.n	800101c <prvTaskExitError+0x18>
 800101e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001022:	f383 8811 	msr	BASEPRI, r3
 8001026:	f3bf 8f6f 	isb	sy
 800102a:	f3bf 8f4f 	dsb	sy
 800102e:	e7fe      	b.n	800102e <prvTaskExitError+0x2a>
 8001030:	20000004 	.word	0x20000004

08001034 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001034:	4806      	ldr	r0, [pc, #24]	; (8001050 <prvPortStartFirstTask+0x1c>)
 8001036:	6800      	ldr	r0, [r0, #0]
 8001038:	6800      	ldr	r0, [r0, #0]
 800103a:	f380 8808 	msr	MSP, r0
 800103e:	b662      	cpsie	i
 8001040:	b661      	cpsie	f
 8001042:	f3bf 8f4f 	dsb	sy
 8001046:	f3bf 8f6f 	isb	sy
 800104a:	df00      	svc	0
 800104c:	bf00      	nop
 800104e:	0000      	.short	0x0000
 8001050:	e000ed08 	.word	0xe000ed08

08001054 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001054:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001064 <vPortEnableVFP+0x10>
 8001058:	6801      	ldr	r1, [r0, #0]
 800105a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800105e:	6001      	str	r1, [r0, #0]
 8001060:	4770      	bx	lr
 8001062:	0000      	.short	0x0000
 8001064:	e000ed88 	.word	0xe000ed88

08001068 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001068:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800106c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001070:	4b07      	ldr	r3, [pc, #28]	; (8001090 <pxPortInitialiseStack+0x28>)
 8001072:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8001076:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800107a:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800107e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001082:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001086:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800108a:	3844      	subs	r0, #68	; 0x44
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	08001005 	.word	0x08001005
	...

080010a0 <SVC_Handler>:
	__asm volatile (
 80010a0:	4b07      	ldr	r3, [pc, #28]	; (80010c0 <pxCurrentTCBConst2>)
 80010a2:	6819      	ldr	r1, [r3, #0]
 80010a4:	6808      	ldr	r0, [r1, #0]
 80010a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010aa:	f380 8809 	msr	PSP, r0
 80010ae:	f3bf 8f6f 	isb	sy
 80010b2:	f04f 0000 	mov.w	r0, #0
 80010b6:	f380 8811 	msr	BASEPRI, r0
 80010ba:	4770      	bx	lr
 80010bc:	f3af 8000 	nop.w

080010c0 <pxCurrentTCBConst2>:
 80010c0:	20003c48 	.word	0x20003c48

080010c4 <vPortEnterCritical>:
 80010c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010c8:	f383 8811 	msr	BASEPRI, r3
 80010cc:	f3bf 8f6f 	isb	sy
 80010d0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 80010d4:	4a0a      	ldr	r2, [pc, #40]	; (8001100 <vPortEnterCritical+0x3c>)
 80010d6:	6813      	ldr	r3, [r2, #0]
 80010d8:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80010da:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80010dc:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80010de:	d10d      	bne.n	80010fc <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80010e0:	4b08      	ldr	r3, [pc, #32]	; (8001104 <vPortEnterCritical+0x40>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80010e8:	d008      	beq.n	80010fc <vPortEnterCritical+0x38>
 80010ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010ee:	f383 8811 	msr	BASEPRI, r3
 80010f2:	f3bf 8f6f 	isb	sy
 80010f6:	f3bf 8f4f 	dsb	sy
 80010fa:	e7fe      	b.n	80010fa <vPortEnterCritical+0x36>
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000004 	.word	0x20000004
 8001104:	e000ed04 	.word	0xe000ed04

08001108 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8001108:	4a08      	ldr	r2, [pc, #32]	; (800112c <vPortExitCritical+0x24>)
 800110a:	6813      	ldr	r3, [r2, #0]
 800110c:	b943      	cbnz	r3, 8001120 <vPortExitCritical+0x18>
 800110e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001112:	f383 8811 	msr	BASEPRI, r3
 8001116:	f3bf 8f6f 	isb	sy
 800111a:	f3bf 8f4f 	dsb	sy
 800111e:	e7fe      	b.n	800111e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001120:	3b01      	subs	r3, #1
 8001122:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001124:	b90b      	cbnz	r3, 800112a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001126:	f383 8811 	msr	BASEPRI, r3
 800112a:	4770      	bx	lr
 800112c:	20000004 	.word	0x20000004

08001130 <PendSV_Handler>:
	__asm volatile
 8001130:	f3ef 8009 	mrs	r0, PSP
 8001134:	f3bf 8f6f 	isb	sy
 8001138:	4b15      	ldr	r3, [pc, #84]	; (8001190 <pxCurrentTCBConst>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	f01e 0f10 	tst.w	lr, #16
 8001140:	bf08      	it	eq
 8001142:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001146:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800114a:	6010      	str	r0, [r2, #0]
 800114c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001150:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001154:	f380 8811 	msr	BASEPRI, r0
 8001158:	f3bf 8f4f 	dsb	sy
 800115c:	f3bf 8f6f 	isb	sy
 8001160:	f000 fc76 	bl	8001a50 <vTaskSwitchContext>
 8001164:	f04f 0000 	mov.w	r0, #0
 8001168:	f380 8811 	msr	BASEPRI, r0
 800116c:	bc08      	pop	{r3}
 800116e:	6819      	ldr	r1, [r3, #0]
 8001170:	6808      	ldr	r0, [r1, #0]
 8001172:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001176:	f01e 0f10 	tst.w	lr, #16
 800117a:	bf08      	it	eq
 800117c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001180:	f380 8809 	msr	PSP, r0
 8001184:	f3bf 8f6f 	isb	sy
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	f3af 8000 	nop.w

08001190 <pxCurrentTCBConst>:
 8001190:	20003c48 	.word	0x20003c48

08001194 <SysTick_Handler>:
{
 8001194:	b508      	push	{r3, lr}
	__asm volatile
 8001196:	f04f 0350 	mov.w	r3, #80	; 0x50
 800119a:	f383 8811 	msr	BASEPRI, r3
 800119e:	f3bf 8f6f 	isb	sy
 80011a2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80011a6:	f000 faeb 	bl	8001780 <xTaskIncrementTick>
 80011aa:	b118      	cbz	r0, 80011b4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <SysTick_Handler+0x28>)
 80011ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011b2:	601a      	str	r2, [r3, #0]
	__asm volatile
 80011b4:	2300      	movs	r3, #0
 80011b6:	f383 8811 	msr	BASEPRI, r3
 80011ba:	bd08      	pop	{r3, pc}
 80011bc:	e000ed04 	.word	0xe000ed04

080011c0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <vPortSetupTimerInterrupt+0x1c>)
 80011c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80011cc:	4a04      	ldr	r2, [pc, #16]	; (80011e0 <vPortSetupTimerInterrupt+0x20>)
 80011ce:	3b01      	subs	r3, #1
 80011d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80011d2:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <vPortSetupTimerInterrupt+0x24>)
 80011d4:	2207      	movs	r2, #7
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20000008 	.word	0x20000008
 80011e0:	e000e014 	.word	0xe000e014
 80011e4:	e000e010 	.word	0xe000e010

080011e8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80011e8:	4b31      	ldr	r3, [pc, #196]	; (80012b0 <xPortStartScheduler+0xc8>)
 80011ea:	4a32      	ldr	r2, [pc, #200]	; (80012b4 <xPortStartScheduler+0xcc>)
{
 80011ec:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80011ee:	6819      	ldr	r1, [r3, #0]
 80011f0:	4291      	cmp	r1, r2
 80011f2:	d108      	bne.n	8001206 <xPortStartScheduler+0x1e>
	__asm volatile
 80011f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011f8:	f383 8811 	msr	BASEPRI, r3
 80011fc:	f3bf 8f6f 	isb	sy
 8001200:	f3bf 8f4f 	dsb	sy
 8001204:	e7fe      	b.n	8001204 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b2b      	ldr	r3, [pc, #172]	; (80012b8 <xPortStartScheduler+0xd0>)
 800120a:	429a      	cmp	r2, r3
 800120c:	d108      	bne.n	8001220 <xPortStartScheduler+0x38>
 800120e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001212:	f383 8811 	msr	BASEPRI, r3
 8001216:	f3bf 8f6f 	isb	sy
 800121a:	f3bf 8f4f 	dsb	sy
 800121e:	e7fe      	b.n	800121e <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001220:	4b26      	ldr	r3, [pc, #152]	; (80012bc <xPortStartScheduler+0xd4>)
 8001222:	781a      	ldrb	r2, [r3, #0]
 8001224:	b2d2      	uxtb	r2, r2
 8001226:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001228:	22ff      	movs	r2, #255	; 0xff
 800122a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800122c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800122e:	4a24      	ldr	r2, [pc, #144]	; (80012c0 <xPortStartScheduler+0xd8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001230:	b2db      	uxtb	r3, r3
 8001232:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001236:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800123a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800123e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001240:	4b20      	ldr	r3, [pc, #128]	; (80012c4 <xPortStartScheduler+0xdc>)
 8001242:	2207      	movs	r2, #7
 8001244:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001246:	2100      	movs	r1, #0
 8001248:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800124c:	0600      	lsls	r0, r0, #24
 800124e:	f102 34ff 	add.w	r4, r2, #4294967295
 8001252:	d423      	bmi.n	800129c <xPortStartScheduler+0xb4>
 8001254:	b101      	cbz	r1, 8001258 <xPortStartScheduler+0x70>
 8001256:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800125c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001260:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001262:	9b01      	ldr	r3, [sp, #4]
 8001264:	4a15      	ldr	r2, [pc, #84]	; (80012bc <xPortStartScheduler+0xd4>)
 8001266:	b2db      	uxtb	r3, r3
 8001268:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800126a:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <xPortStartScheduler+0xe0>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001272:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800127a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 800127c:	f7ff ffa0 	bl	80011c0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <xPortStartScheduler+0xe4>)
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8001286:	f7ff fee5 	bl	8001054 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800128a:	4a11      	ldr	r2, [pc, #68]	; (80012d0 <xPortStartScheduler+0xe8>)
 800128c:	6813      	ldr	r3, [r2, #0]
 800128e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001292:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8001294:	f7ff fece 	bl	8001034 <prvPortStartFirstTask>
	prvTaskExitError();
 8001298:	f7ff feb4 	bl	8001004 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800129c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80012a0:	0052      	lsls	r2, r2, #1
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	f88d 2003 	strb.w	r2, [sp, #3]
 80012a8:	2101      	movs	r1, #1
 80012aa:	4622      	mov	r2, r4
 80012ac:	e7cc      	b.n	8001248 <xPortStartScheduler+0x60>
 80012ae:	bf00      	nop
 80012b0:	e000ed00 	.word	0xe000ed00
 80012b4:	410fc271 	.word	0x410fc271
 80012b8:	410fc270 	.word	0x410fc270
 80012bc:	e000e400 	.word	0xe000e400
 80012c0:	20000028 	.word	0x20000028
 80012c4:	2000002c 	.word	0x2000002c
 80012c8:	e000ed20 	.word	0xe000ed20
 80012cc:	20000004 	.word	0x20000004
 80012d0:	e000ef34 	.word	0xe000ef34

080012d4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80012d4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <prvInsertBlockIntoFreeList+0x40>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	4282      	cmp	r2, r0
 80012dc:	d318      	bcc.n	8001310 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80012de:	685c      	ldr	r4, [r3, #4]
 80012e0:	1919      	adds	r1, r3, r4
 80012e2:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80012e4:	bf01      	itttt	eq
 80012e6:	6841      	ldreq	r1, [r0, #4]
 80012e8:	4618      	moveq	r0, r3
 80012ea:	1909      	addeq	r1, r1, r4
 80012ec:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80012ee:	6844      	ldr	r4, [r0, #4]
 80012f0:	1901      	adds	r1, r0, r4
 80012f2:	428a      	cmp	r2, r1
 80012f4:	d107      	bne.n	8001306 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80012f6:	4908      	ldr	r1, [pc, #32]	; (8001318 <prvInsertBlockIntoFreeList+0x44>)
 80012f8:	6809      	ldr	r1, [r1, #0]
 80012fa:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80012fc:	bf1f      	itttt	ne
 80012fe:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001300:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001302:	1909      	addne	r1, r1, r4
 8001304:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001306:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001308:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800130a:	bf18      	it	ne
 800130c:	6018      	strne	r0, [r3, #0]
 800130e:	bd10      	pop	{r4, pc}
 8001310:	4613      	mov	r3, r2
 8001312:	e7e1      	b.n	80012d8 <prvInsertBlockIntoFreeList+0x4>
 8001314:	20003c40 	.word	0x20003c40
 8001318:	20000030 	.word	0x20000030

0800131c <pvPortMalloc>:
{
 800131c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001320:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001322:	f000 fa25 	bl	8001770 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001326:	493e      	ldr	r1, [pc, #248]	; (8001420 <pvPortMalloc+0x104>)
 8001328:	4d3e      	ldr	r5, [pc, #248]	; (8001424 <pvPortMalloc+0x108>)
 800132a:	680b      	ldr	r3, [r1, #0]
 800132c:	bb0b      	cbnz	r3, 8001372 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800132e:	4a3e      	ldr	r2, [pc, #248]	; (8001428 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001330:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001332:	bf1f      	itttt	ne
 8001334:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001336:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800133a:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 800133e:	1a1b      	subne	r3, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001340:	bf14      	ite	ne
 8001342:	4602      	movne	r2, r0
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001344:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001348:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800134a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800134c:	f023 0307 	bic.w	r3, r3, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001350:	4e36      	ldr	r6, [pc, #216]	; (800142c <pvPortMalloc+0x110>)
	pxEnd = ( void * ) uxAddress;
 8001352:	600b      	str	r3, [r1, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001354:	2000      	movs	r0, #0
 8001356:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001358:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 800135a:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800135c:	6018      	str	r0, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800135e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001360:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001362:	4b33      	ldr	r3, [pc, #204]	; (8001430 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001364:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001366:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001368:	4b32      	ldr	r3, [pc, #200]	; (8001434 <pvPortMalloc+0x118>)
 800136a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800136c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001370:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001372:	682f      	ldr	r7, [r5, #0]
 8001374:	4227      	tst	r7, r4
 8001376:	d116      	bne.n	80013a6 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001378:	2c00      	cmp	r4, #0
 800137a:	d041      	beq.n	8001400 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 800137c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001380:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001382:	bf1c      	itt	ne
 8001384:	f023 0307 	bicne.w	r3, r3, #7
 8001388:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800138a:	b163      	cbz	r3, 80013a6 <pvPortMalloc+0x8a>
 800138c:	4a29      	ldr	r2, [pc, #164]	; (8001434 <pvPortMalloc+0x118>)
 800138e:	6816      	ldr	r6, [r2, #0]
 8001390:	42b3      	cmp	r3, r6
 8001392:	4690      	mov	r8, r2
 8001394:	d807      	bhi.n	80013a6 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001396:	4a25      	ldr	r2, [pc, #148]	; (800142c <pvPortMalloc+0x110>)
 8001398:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800139a:	6868      	ldr	r0, [r5, #4]
 800139c:	4283      	cmp	r3, r0
 800139e:	d804      	bhi.n	80013aa <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 80013a0:	6809      	ldr	r1, [r1, #0]
 80013a2:	428d      	cmp	r5, r1
 80013a4:	d107      	bne.n	80013b6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 80013a6:	2400      	movs	r4, #0
 80013a8:	e02a      	b.n	8001400 <pvPortMalloc+0xe4>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80013aa:	682c      	ldr	r4, [r5, #0]
 80013ac:	2c00      	cmp	r4, #0
 80013ae:	d0f7      	beq.n	80013a0 <pvPortMalloc+0x84>
 80013b0:	462a      	mov	r2, r5
 80013b2:	4625      	mov	r5, r4
 80013b4:	e7f1      	b.n	800139a <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80013b6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80013b8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80013ba:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80013bc:	1ac2      	subs	r2, r0, r3
 80013be:	2a10      	cmp	r2, #16
 80013c0:	d90f      	bls.n	80013e2 <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80013c2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80013c4:	0741      	lsls	r1, r0, #29
 80013c6:	d008      	beq.n	80013da <pvPortMalloc+0xbe>
 80013c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013cc:	f383 8811 	msr	BASEPRI, r3
 80013d0:	f3bf 8f6f 	isb	sy
 80013d4:	f3bf 8f4f 	dsb	sy
 80013d8:	e7fe      	b.n	80013d8 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80013da:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80013dc:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80013de:	f7ff ff79 	bl	80012d4 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013e2:	4913      	ldr	r1, [pc, #76]	; (8001430 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013e4:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013e6:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013e8:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013ea:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013ec:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 80013ee:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013f2:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80013f6:	bf38      	it	cc
 80013f8:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80013fa:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013fc:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80013fe:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001400:	f000 fa50 	bl	80018a4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001404:	0763      	lsls	r3, r4, #29
 8001406:	d008      	beq.n	800141a <pvPortMalloc+0xfe>
 8001408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800140c:	f383 8811 	msr	BASEPRI, r3
 8001410:	f3bf 8f6f 	isb	sy
 8001414:	f3bf 8f4f 	dsb	sy
 8001418:	e7fe      	b.n	8001418 <pvPortMalloc+0xfc>
}
 800141a:	4620      	mov	r0, r4
 800141c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001420:	20000030 	.word	0x20000030
 8001424:	20003c34 	.word	0x20003c34
 8001428:	20000034 	.word	0x20000034
 800142c:	20003c40 	.word	0x20003c40
 8001430:	20003c3c 	.word	0x20003c3c
 8001434:	20003c38 	.word	0x20003c38

08001438 <vPortFree>:
{
 8001438:	b510      	push	{r4, lr}
	if( pv != NULL )
 800143a:	4604      	mov	r4, r0
 800143c:	b370      	cbz	r0, 800149c <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800143e:	4a18      	ldr	r2, [pc, #96]	; (80014a0 <vPortFree+0x68>)
 8001440:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	4213      	tst	r3, r2
 8001448:	d108      	bne.n	800145c <vPortFree+0x24>
 800144a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800144e:	f383 8811 	msr	BASEPRI, r3
 8001452:	f3bf 8f6f 	isb	sy
 8001456:	f3bf 8f4f 	dsb	sy
 800145a:	e7fe      	b.n	800145a <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800145c:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001460:	b141      	cbz	r1, 8001474 <vPortFree+0x3c>
 8001462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001466:	f383 8811 	msr	BASEPRI, r3
 800146a:	f3bf 8f6f 	isb	sy
 800146e:	f3bf 8f4f 	dsb	sy
 8001472:	e7fe      	b.n	8001472 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001474:	ea23 0302 	bic.w	r3, r3, r2
 8001478:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800147c:	f000 f978 	bl	8001770 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <vPortFree+0x6c>)
 8001482:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001486:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001488:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800148c:	440b      	add	r3, r1
 800148e:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001490:	f7ff ff20 	bl	80012d4 <prvInsertBlockIntoFreeList>
}
 8001494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001498:	f000 ba04 	b.w	80018a4 <xTaskResumeAll>
 800149c:	bd10      	pop	{r4, pc}
 800149e:	bf00      	nop
 80014a0:	20003c34 	.word	0x20003c34
 80014a4:	20003c38 	.word	0x20003c38

080014a8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80014a8:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <prvResetNextTaskUnblockTime+0x1c>)
 80014aa:	6813      	ldr	r3, [r2, #0]
 80014ac:	6819      	ldr	r1, [r3, #0]
 80014ae:	4b06      	ldr	r3, [pc, #24]	; (80014c8 <prvResetNextTaskUnblockTime+0x20>)
 80014b0:	b919      	cbnz	r1, 80014ba <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80014b2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80014be:	68d2      	ldr	r2, [r2, #12]
 80014c0:	6852      	ldr	r2, [r2, #4]
 80014c2:	e7f8      	b.n	80014b6 <prvResetNextTaskUnblockTime+0xe>
 80014c4:	20003c4c 	.word	0x20003c4c
 80014c8:	20003d24 	.word	0x20003d24

080014cc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80014cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80014ce:	4b1b      	ldr	r3, [pc, #108]	; (800153c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014d0:	4e1b      	ldr	r6, [pc, #108]	; (8001540 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 80014d2:	681d      	ldr	r5, [r3, #0]
{
 80014d4:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014d6:	6830      	ldr	r0, [r6, #0]
 80014d8:	3004      	adds	r0, #4
{
 80014da:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80014dc:	f7ff fd82 	bl	8000fe4 <uxListRemove>
 80014e0:	4633      	mov	r3, r6
 80014e2:	b940      	cbnz	r0, 80014f6 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80014e4:	6831      	ldr	r1, [r6, #0]
 80014e6:	4e17      	ldr	r6, [pc, #92]	; (8001544 <prvAddCurrentTaskToDelayedList+0x78>)
 80014e8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80014ea:	6832      	ldr	r2, [r6, #0]
 80014ec:	2001      	movs	r0, #1
 80014ee:	4088      	lsls	r0, r1
 80014f0:	ea22 0200 	bic.w	r2, r2, r0
 80014f4:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80014f6:	1c62      	adds	r2, r4, #1
 80014f8:	d107      	bne.n	800150a <prvAddCurrentTaskToDelayedList+0x3e>
 80014fa:	b137      	cbz	r7, 800150a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80014fc:	6819      	ldr	r1, [r3, #0]
 80014fe:	4812      	ldr	r0, [pc, #72]	; (8001548 <prvAddCurrentTaskToDelayedList+0x7c>)
 8001500:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8001502:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001506:	f7ff bd4a 	b.w	8000f9e <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800150a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800150c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800150e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001510:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8001512:	d907      	bls.n	8001524 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001514:	4a0d      	ldr	r2, [pc, #52]	; (800154c <prvAddCurrentTaskToDelayedList+0x80>)
 8001516:	6810      	ldr	r0, [r2, #0]
 8001518:	6819      	ldr	r1, [r3, #0]
}
 800151a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800151e:	3104      	adds	r1, #4
 8001520:	f7ff bd49 	b.w	8000fb6 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001524:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <prvAddCurrentTaskToDelayedList+0x84>)
 8001526:	6810      	ldr	r0, [r2, #0]
 8001528:	6819      	ldr	r1, [r3, #0]
 800152a:	3104      	adds	r1, #4
 800152c:	f7ff fd43 	bl	8000fb6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <prvAddCurrentTaskToDelayedList+0x88>)
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8001536:	bf38      	it	cc
 8001538:	601c      	strcc	r4, [r3, #0]
 800153a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800153c:	20003d6c 	.word	0x20003d6c
 8001540:	20003c48 	.word	0x20003c48
 8001544:	20003cf4 	.word	0x20003cf4
 8001548:	20003d44 	.word	0x20003d44
 800154c:	20003c50 	.word	0x20003c50
 8001550:	20003c4c 	.word	0x20003c4c
 8001554:	20003d24 	.word	0x20003d24

08001558 <xTaskCreate>:
	{
 8001558:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800155c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8001560:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001562:	4650      	mov	r0, sl
	{
 8001564:	460f      	mov	r7, r1
 8001566:	4699      	mov	r9, r3
 8001568:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800156a:	f7ff fed7 	bl	800131c <pvPortMalloc>
			if( pxStack != NULL )
 800156e:	4605      	mov	r5, r0
 8001570:	2800      	cmp	r0, #0
 8001572:	f000 8096 	beq.w	80016a2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001576:	2054      	movs	r0, #84	; 0x54
 8001578:	f7ff fed0 	bl	800131c <pvPortMalloc>
				if( pxNewTCB != NULL )
 800157c:	4604      	mov	r4, r0
 800157e:	2800      	cmp	r0, #0
 8001580:	f000 808c 	beq.w	800169c <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001584:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8001588:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800158a:	4455      	add	r5, sl
 800158c:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800158e:	f025 0a07 	bic.w	sl, r5, #7
 8001592:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8001596:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001598:	7859      	ldrb	r1, [r3, #1]
 800159a:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800159e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80015a2:	b109      	cbz	r1, 80015a8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80015a4:	42bb      	cmp	r3, r7
 80015a6:	d1f7      	bne.n	8001598 <xTaskCreate+0x40>
 80015a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80015aa:	2d06      	cmp	r5, #6
 80015ac:	bf28      	it	cs
 80015ae:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80015b0:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80015b4:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 80015b6:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80015b8:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80015ba:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80015bc:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 80015c0:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80015c4:	f7ff fce8 	bl	8000f98 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80015c8:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80015cc:	f104 0018 	add.w	r0, r4, #24
 80015d0:	f7ff fce2 	bl	8000f98 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80015d4:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80015d8:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80015da:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80015dc:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80015de:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80015e2:	464a      	mov	r2, r9
 80015e4:	4641      	mov	r1, r8
 80015e6:	4650      	mov	r0, sl
 80015e8:	f7ff fd3e 	bl	8001068 <pxPortInitialiseStack>
 80015ec:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80015ee:	b106      	cbz	r6, 80015f2 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80015f0:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 80015f2:	f7ff fd67 	bl	80010c4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80015f6:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80015f8:	4e32      	ldr	r6, [pc, #200]	; (80016c4 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 80016f0 <xTaskCreate+0x198>
 8001600:	3201      	adds	r2, #1
 8001602:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8001604:	6835      	ldr	r5, [r6, #0]
 8001606:	2d00      	cmp	r5, #0
 8001608:	d14e      	bne.n	80016a8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800160a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d11d      	bne.n	800164e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001612:	eb08 0005 	add.w	r0, r8, r5
 8001616:	3514      	adds	r5, #20
 8001618:	f7ff fcb3 	bl	8000f82 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800161c:	2d8c      	cmp	r5, #140	; 0x8c
 800161e:	d1f8      	bne.n	8001612 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8001620:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80016f4 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8001624:	4d28      	ldr	r5, [pc, #160]	; (80016c8 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8001626:	4648      	mov	r0, r9
 8001628:	f7ff fcab 	bl	8000f82 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800162c:	4628      	mov	r0, r5
 800162e:	f7ff fca8 	bl	8000f82 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8001632:	4826      	ldr	r0, [pc, #152]	; (80016cc <xTaskCreate+0x174>)
 8001634:	f7ff fca5 	bl	8000f82 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8001638:	4825      	ldr	r0, [pc, #148]	; (80016d0 <xTaskCreate+0x178>)
 800163a:	f7ff fca2 	bl	8000f82 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800163e:	4825      	ldr	r0, [pc, #148]	; (80016d4 <xTaskCreate+0x17c>)
 8001640:	f7ff fc9f 	bl	8000f82 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8001644:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <xTaskCreate+0x180>)
 8001646:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800164a:	4b24      	ldr	r3, [pc, #144]	; (80016dc <xTaskCreate+0x184>)
 800164c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800164e:	4a24      	ldr	r2, [pc, #144]	; (80016e0 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8001650:	4924      	ldr	r1, [pc, #144]	; (80016e4 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8001652:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8001654:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8001656:	3301      	adds	r3, #1
 8001658:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800165a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800165c:	2501      	movs	r5, #1
 800165e:	fa05 f302 	lsl.w	r3, r5, r2
 8001662:	4303      	orrs	r3, r0
 8001664:	2014      	movs	r0, #20
 8001666:	600b      	str	r3, [r1, #0]
 8001668:	fb00 8002 	mla	r0, r0, r2, r8
 800166c:	4639      	mov	r1, r7
 800166e:	f7ff fc96 	bl	8000f9e <vListInsertEnd>
	taskEXIT_CRITICAL();
 8001672:	f7ff fd49 	bl	8001108 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8001676:	4b1c      	ldr	r3, [pc, #112]	; (80016e8 <xTaskCreate+0x190>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	b163      	cbz	r3, 8001696 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800167c:	6833      	ldr	r3, [r6, #0]
 800167e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001680:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001682:	429a      	cmp	r2, r3
 8001684:	d207      	bcs.n	8001696 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8001686:	4b19      	ldr	r3, [pc, #100]	; (80016ec <xTaskCreate+0x194>)
 8001688:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	f3bf 8f4f 	dsb	sy
 8001692:	f3bf 8f6f 	isb	sy
	}
 8001696:	4628      	mov	r0, r5
 8001698:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 800169c:	4628      	mov	r0, r5
 800169e:	f7ff fecb 	bl	8001438 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80016a2:	f04f 35ff 	mov.w	r5, #4294967295
 80016a6:	e7f6      	b.n	8001696 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <xTaskCreate+0x190>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1ce      	bne.n	800164e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80016b0:	6833      	ldr	r3, [r6, #0]
 80016b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016b6:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 80016b8:	bf98      	it	ls
 80016ba:	6034      	strls	r4, [r6, #0]
 80016bc:	e7c7      	b.n	800164e <xTaskCreate+0xf6>
 80016be:	bf00      	nop
 80016c0:	20003ce0 	.word	0x20003ce0
 80016c4:	20003c48 	.word	0x20003c48
 80016c8:	20003d0c 	.word	0x20003d0c
 80016cc:	20003d2c 	.word	0x20003d2c
 80016d0:	20003d58 	.word	0x20003d58
 80016d4:	20003d44 	.word	0x20003d44
 80016d8:	20003c4c 	.word	0x20003c4c
 80016dc:	20003c50 	.word	0x20003c50
 80016e0:	20003cf0 	.word	0x20003cf0
 80016e4:	20003cf4 	.word	0x20003cf4
 80016e8:	20003d40 	.word	0x20003d40
 80016ec:	e000ed04 	.word	0xe000ed04
 80016f0:	20003c54 	.word	0x20003c54
 80016f4:	20003cf8 	.word	0x20003cf8

080016f8 <vTaskStartScheduler>:
{
 80016f8:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80016fa:	4b17      	ldr	r3, [pc, #92]	; (8001758 <vTaskStartScheduler+0x60>)
 80016fc:	9301      	str	r3, [sp, #4]
 80016fe:	2400      	movs	r4, #0
 8001700:	9400      	str	r4, [sp, #0]
 8001702:	4623      	mov	r3, r4
 8001704:	2280      	movs	r2, #128	; 0x80
 8001706:	4915      	ldr	r1, [pc, #84]	; (800175c <vTaskStartScheduler+0x64>)
 8001708:	4815      	ldr	r0, [pc, #84]	; (8001760 <vTaskStartScheduler+0x68>)
 800170a:	f7ff ff25 	bl	8001558 <xTaskCreate>
	if( xReturn == pdPASS )
 800170e:	2801      	cmp	r0, #1
 8001710:	d114      	bne.n	800173c <vTaskStartScheduler+0x44>
 8001712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001716:	f383 8811 	msr	BASEPRI, r3
 800171a:	f3bf 8f6f 	isb	sy
 800171e:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8001722:	4b10      	ldr	r3, [pc, #64]	; (8001764 <vTaskStartScheduler+0x6c>)
 8001724:	f04f 32ff 	mov.w	r2, #4294967295
 8001728:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800172a:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <vTaskStartScheduler+0x70>)
 800172c:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800172e:	4b0f      	ldr	r3, [pc, #60]	; (800176c <vTaskStartScheduler+0x74>)
 8001730:	601c      	str	r4, [r3, #0]
}
 8001732:	b002      	add	sp, #8
 8001734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8001738:	f7ff bd56 	b.w	80011e8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800173c:	3001      	adds	r0, #1
 800173e:	d108      	bne.n	8001752 <vTaskStartScheduler+0x5a>
 8001740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001744:	f383 8811 	msr	BASEPRI, r3
 8001748:	f3bf 8f6f 	isb	sy
 800174c:	f3bf 8f4f 	dsb	sy
 8001750:	e7fe      	b.n	8001750 <vTaskStartScheduler+0x58>
}
 8001752:	b002      	add	sp, #8
 8001754:	bd10      	pop	{r4, pc}
 8001756:	bf00      	nop
 8001758:	20003d20 	.word	0x20003d20
 800175c:	08001ea0 	.word	0x08001ea0
 8001760:	080019dd 	.word	0x080019dd
 8001764:	20003d24 	.word	0x20003d24
 8001768:	20003d40 	.word	0x20003d40
 800176c:	20003d6c 	.word	0x20003d6c

08001770 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8001770:	4a02      	ldr	r2, [pc, #8]	; (800177c <vTaskSuspendAll+0xc>)
 8001772:	6813      	ldr	r3, [r2, #0]
 8001774:	3301      	adds	r3, #1
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20003cec 	.word	0x20003cec

08001780 <xTaskIncrementTick>:
{
 8001780:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001784:	4b3c      	ldr	r3, [pc, #240]	; (8001878 <xTaskIncrementTick+0xf8>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d153      	bne.n	8001834 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 800178c:	4b3b      	ldr	r3, [pc, #236]	; (800187c <xTaskIncrementTick+0xfc>)
 800178e:	681c      	ldr	r4, [r3, #0]
 8001790:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8001792:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 8001794:	b9bc      	cbnz	r4, 80017c6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8001796:	4b3a      	ldr	r3, [pc, #232]	; (8001880 <xTaskIncrementTick+0x100>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	b142      	cbz	r2, 80017b0 <xTaskIncrementTick+0x30>
 800179e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017a2:	f383 8811 	msr	BASEPRI, r3
 80017a6:	f3bf 8f6f 	isb	sy
 80017aa:	f3bf 8f4f 	dsb	sy
 80017ae:	e7fe      	b.n	80017ae <xTaskIncrementTick+0x2e>
 80017b0:	4a34      	ldr	r2, [pc, #208]	; (8001884 <xTaskIncrementTick+0x104>)
 80017b2:	6819      	ldr	r1, [r3, #0]
 80017b4:	6810      	ldr	r0, [r2, #0]
 80017b6:	6018      	str	r0, [r3, #0]
 80017b8:	6011      	str	r1, [r2, #0]
 80017ba:	4a33      	ldr	r2, [pc, #204]	; (8001888 <xTaskIncrementTick+0x108>)
 80017bc:	6813      	ldr	r3, [r2, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	6013      	str	r3, [r2, #0]
 80017c2:	f7ff fe71 	bl	80014a8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80017c6:	4d31      	ldr	r5, [pc, #196]	; (800188c <xTaskIncrementTick+0x10c>)
 80017c8:	4f31      	ldr	r7, [pc, #196]	; (8001890 <xTaskIncrementTick+0x110>)
 80017ca:	682b      	ldr	r3, [r5, #0]
 80017cc:	429c      	cmp	r4, r3
 80017ce:	f04f 0b00 	mov.w	fp, #0
 80017d2:	d33e      	bcc.n	8001852 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80017d4:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8001880 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 80017d8:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80018a0 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80017dc:	f8d8 2000 	ldr.w	r2, [r8]
 80017e0:	6812      	ldr	r2, [r2, #0]
 80017e2:	bb72      	cbnz	r2, 8001842 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80017e4:	f04f 32ff 	mov.w	r2, #4294967295
 80017e8:	602a      	str	r2, [r5, #0]
					break;
 80017ea:	e032      	b.n	8001852 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80017ec:	f106 0a04 	add.w	sl, r6, #4
 80017f0:	4650      	mov	r0, sl
 80017f2:	f7ff fbf7 	bl	8000fe4 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80017f6:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 80017f8:	b119      	cbz	r1, 8001802 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80017fa:	f106 0018 	add.w	r0, r6, #24
 80017fe:	f7ff fbf1 	bl	8000fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001802:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8001804:	f8d9 3000 	ldr.w	r3, [r9]
 8001808:	2201      	movs	r2, #1
 800180a:	fa02 f100 	lsl.w	r1, r2, r0
 800180e:	4319      	orrs	r1, r3
 8001810:	4b20      	ldr	r3, [pc, #128]	; (8001894 <xTaskIncrementTick+0x114>)
 8001812:	f8c9 1000 	str.w	r1, [r9]
 8001816:	f04f 0e14 	mov.w	lr, #20
 800181a:	4651      	mov	r1, sl
 800181c:	fb0e 3000 	mla	r0, lr, r0, r3
 8001820:	f7ff fbbd 	bl	8000f9e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001824:	6838      	ldr	r0, [r7, #0]
 8001826:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8001828:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800182a:	4291      	cmp	r1, r2
 800182c:	bf28      	it	cs
 800182e:	f04f 0b01 	movcs.w	fp, #1
 8001832:	e7d3      	b.n	80017dc <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <xTaskIncrementTick+0x118>)
 8001836:	6813      	ldr	r3, [r2, #0]
 8001838:	3301      	adds	r3, #1
 800183a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800183c:	f04f 0b00 	mov.w	fp, #0
 8001840:	e011      	b.n	8001866 <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001842:	f8d8 2000 	ldr.w	r2, [r8]
 8001846:	68d2      	ldr	r2, [r2, #12]
 8001848:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800184a:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 800184c:	428c      	cmp	r4, r1
 800184e:	d2cd      	bcs.n	80017ec <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8001850:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <xTaskIncrementTick+0x114>)
 8001856:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001858:	2214      	movs	r2, #20
 800185a:	434a      	muls	r2, r1
 800185c:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800185e:	2a02      	cmp	r2, #2
 8001860:	bf28      	it	cs
 8001862:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8001866:	4a0d      	ldr	r2, [pc, #52]	; (800189c <xTaskIncrementTick+0x11c>)
 8001868:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 800186a:	2a00      	cmp	r2, #0
 800186c:	bf18      	it	ne
 800186e:	f04f 0b01 	movne.w	fp, #1
}
 8001872:	4658      	mov	r0, fp
 8001874:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001878:	20003cec 	.word	0x20003cec
 800187c:	20003d6c 	.word	0x20003d6c
 8001880:	20003c4c 	.word	0x20003c4c
 8001884:	20003c50 	.word	0x20003c50
 8001888:	20003d28 	.word	0x20003d28
 800188c:	20003d24 	.word	0x20003d24
 8001890:	20003c48 	.word	0x20003c48
 8001894:	20003c54 	.word	0x20003c54
 8001898:	20003ce8 	.word	0x20003ce8
 800189c:	20003d70 	.word	0x20003d70
 80018a0:	20003cf4 	.word	0x20003cf4

080018a4 <xTaskResumeAll>:
{
 80018a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80018a8:	4c31      	ldr	r4, [pc, #196]	; (8001970 <xTaskResumeAll+0xcc>)
 80018aa:	6823      	ldr	r3, [r4, #0]
 80018ac:	b943      	cbnz	r3, 80018c0 <xTaskResumeAll+0x1c>
 80018ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018b2:	f383 8811 	msr	BASEPRI, r3
 80018b6:	f3bf 8f6f 	isb	sy
 80018ba:	f3bf 8f4f 	dsb	sy
 80018be:	e7fe      	b.n	80018be <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80018c0:	f7ff fc00 	bl	80010c4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80018c4:	6823      	ldr	r3, [r4, #0]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80018ca:	6824      	ldr	r4, [r4, #0]
 80018cc:	b12c      	cbz	r4, 80018da <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80018ce:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80018d0:	f7ff fc1a 	bl	8001108 <vPortExitCritical>
}
 80018d4:	4620      	mov	r0, r4
 80018d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80018da:	4b26      	ldr	r3, [pc, #152]	; (8001974 <xTaskResumeAll+0xd0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d0f5      	beq.n	80018ce <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80018e2:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 800198c <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 80018e6:	4f24      	ldr	r7, [pc, #144]	; (8001978 <xTaskResumeAll+0xd4>)
 80018e8:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8001990 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80018ec:	f8d9 3000 	ldr.w	r3, [r9]
 80018f0:	b9e3      	cbnz	r3, 800192c <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 80018f2:	b10c      	cbz	r4, 80018f8 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 80018f4:	f7ff fdd8 	bl	80014a8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80018f8:	4d20      	ldr	r5, [pc, #128]	; (800197c <xTaskResumeAll+0xd8>)
 80018fa:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80018fc:	b144      	cbz	r4, 8001910 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 80018fe:	4e20      	ldr	r6, [pc, #128]	; (8001980 <xTaskResumeAll+0xdc>)
 8001900:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8001902:	f7ff ff3d 	bl	8001780 <xTaskIncrementTick>
 8001906:	b100      	cbz	r0, 800190a <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8001908:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800190a:	3c01      	subs	r4, #1
 800190c:	d1f9      	bne.n	8001902 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 800190e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8001910:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <xTaskResumeAll+0xdc>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d0da      	beq.n	80018ce <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8001918:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <xTaskResumeAll+0xe0>)
 800191a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	f3bf 8f4f 	dsb	sy
 8001924:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8001928:	2401      	movs	r4, #1
 800192a:	e7d1      	b.n	80018d0 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800192c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8001930:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001932:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001934:	f104 0018 	add.w	r0, r4, #24
 8001938:	f7ff fb54 	bl	8000fe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800193c:	4630      	mov	r0, r6
 800193e:	f7ff fb51 	bl	8000fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001942:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001944:	6839      	ldr	r1, [r7, #0]
 8001946:	2501      	movs	r5, #1
 8001948:	fa05 f302 	lsl.w	r3, r5, r2
 800194c:	2014      	movs	r0, #20
 800194e:	430b      	orrs	r3, r1
 8001950:	fb00 8002 	mla	r0, r0, r2, r8
 8001954:	4631      	mov	r1, r6
 8001956:	603b      	str	r3, [r7, #0]
 8001958:	f7ff fb21 	bl	8000f9e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <xTaskResumeAll+0xe4>)
 800195e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001964:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 8001966:	bf24      	itt	cs
 8001968:	4b05      	ldrcs	r3, [pc, #20]	; (8001980 <xTaskResumeAll+0xdc>)
 800196a:	601d      	strcs	r5, [r3, #0]
 800196c:	e7be      	b.n	80018ec <xTaskResumeAll+0x48>
 800196e:	bf00      	nop
 8001970:	20003cec 	.word	0x20003cec
 8001974:	20003ce0 	.word	0x20003ce0
 8001978:	20003cf4 	.word	0x20003cf4
 800197c:	20003ce8 	.word	0x20003ce8
 8001980:	20003d70 	.word	0x20003d70
 8001984:	e000ed04 	.word	0xe000ed04
 8001988:	20003c48 	.word	0x20003c48
 800198c:	20003d2c 	.word	0x20003d2c
 8001990:	20003c54 	.word	0x20003c54

08001994 <vTaskDelay>:
	{
 8001994:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001996:	b940      	cbnz	r0, 80019aa <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8001998:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <vTaskDelay+0x40>)
 800199a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	f3bf 8f4f 	dsb	sy
 80019a4:	f3bf 8f6f 	isb	sy
 80019a8:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80019aa:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <vTaskDelay+0x44>)
 80019ac:	6819      	ldr	r1, [r3, #0]
 80019ae:	b141      	cbz	r1, 80019c2 <vTaskDelay+0x2e>
 80019b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b4:	f383 8811 	msr	BASEPRI, r3
 80019b8:	f3bf 8f6f 	isb	sy
 80019bc:	f3bf 8f4f 	dsb	sy
 80019c0:	e7fe      	b.n	80019c0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80019c2:	f7ff fed5 	bl	8001770 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80019c6:	f7ff fd81 	bl	80014cc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80019ca:	f7ff ff6b 	bl	80018a4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80019ce:	2800      	cmp	r0, #0
 80019d0:	d0e2      	beq.n	8001998 <vTaskDelay+0x4>
 80019d2:	bd08      	pop	{r3, pc}
 80019d4:	e000ed04 	.word	0xe000ed04
 80019d8:	20003cec 	.word	0x20003cec

080019dc <prvIdleTask>:
{
 80019dc:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80019de:	4e17      	ldr	r6, [pc, #92]	; (8001a3c <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80019e0:	4c17      	ldr	r4, [pc, #92]	; (8001a40 <prvIdleTask+0x64>)
 80019e2:	6823      	ldr	r3, [r4, #0]
 80019e4:	b963      	cbnz	r3, 8001a00 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80019e6:	4b17      	ldr	r3, [pc, #92]	; (8001a44 <prvIdleTask+0x68>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d9f8      	bls.n	80019e0 <prvIdleTask+0x4>
				taskYIELD();
 80019ee:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <prvIdleTask+0x6c>)
 80019f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	f3bf 8f4f 	dsb	sy
 80019fa:	f3bf 8f6f 	isb	sy
 80019fe:	e7ef      	b.n	80019e0 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8001a00:	f7ff feb6 	bl	8001770 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8001a04:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 8001a06:	f7ff ff4d 	bl	80018a4 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 8001a0a:	2d00      	cmp	r5, #0
 8001a0c:	d0e9      	beq.n	80019e2 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8001a0e:	f7ff fb59 	bl	80010c4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001a12:	68f3      	ldr	r3, [r6, #12]
 8001a14:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001a16:	1d28      	adds	r0, r5, #4
 8001a18:	f7ff fae4 	bl	8000fe4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	; (8001a4c <prvIdleTask+0x70>)
 8001a1e:	6813      	ldr	r3, [r2, #0]
 8001a20:	3b01      	subs	r3, #1
 8001a22:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8001a24:	6823      	ldr	r3, [r4, #0]
 8001a26:	3b01      	subs	r3, #1
 8001a28:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 8001a2a:	f7ff fb6d 	bl	8001108 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8001a2e:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001a30:	f7ff fd02 	bl	8001438 <vPortFree>
			vPortFree( pxTCB );
 8001a34:	4628      	mov	r0, r5
 8001a36:	f7ff fcff 	bl	8001438 <vPortFree>
 8001a3a:	e7d2      	b.n	80019e2 <prvIdleTask+0x6>
 8001a3c:	20003d58 	.word	0x20003d58
 8001a40:	20003ce4 	.word	0x20003ce4
 8001a44:	20003c54 	.word	0x20003c54
 8001a48:	e000ed04 	.word	0xe000ed04
 8001a4c:	20003ce0 	.word	0x20003ce0

08001a50 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001a50:	4b17      	ldr	r3, [pc, #92]	; (8001ab0 <vTaskSwitchContext+0x60>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <vTaskSwitchContext+0x64>)
{
 8001a56:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001a58:	b112      	cbz	r2, 8001a60 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8001a5a:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8001a60:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <vTaskSwitchContext+0x68>)
 8001a64:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	f1c3 031f 	rsb	r3, r3, #31
 8001a70:	2214      	movs	r2, #20
 8001a72:	4912      	ldr	r1, [pc, #72]	; (8001abc <vTaskSwitchContext+0x6c>)
 8001a74:	435a      	muls	r2, r3
 8001a76:	1888      	adds	r0, r1, r2
 8001a78:	588c      	ldr	r4, [r1, r2]
 8001a7a:	b944      	cbnz	r4, 8001a8e <vTaskSwitchContext+0x3e>
	__asm volatile
 8001a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a80:	f383 8811 	msr	BASEPRI, r3
 8001a84:	f3bf 8f6f 	isb	sy
 8001a88:	f3bf 8f4f 	dsb	sy
 8001a8c:	e7fe      	b.n	8001a8c <vTaskSwitchContext+0x3c>
 8001a8e:	6844      	ldr	r4, [r0, #4]
 8001a90:	3208      	adds	r2, #8
 8001a92:	6864      	ldr	r4, [r4, #4]
 8001a94:	6044      	str	r4, [r0, #4]
 8001a96:	440a      	add	r2, r1
 8001a98:	4294      	cmp	r4, r2
 8001a9a:	bf04      	itt	eq
 8001a9c:	6862      	ldreq	r2, [r4, #4]
 8001a9e:	6042      	streq	r2, [r0, #4]
 8001aa0:	2214      	movs	r2, #20
 8001aa2:	fb02 1303 	mla	r3, r2, r3, r1
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	68da      	ldr	r2, [r3, #12]
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <vTaskSwitchContext+0x70>)
 8001aac:	e7d6      	b.n	8001a5c <vTaskSwitchContext+0xc>
 8001aae:	bf00      	nop
 8001ab0:	20003cec 	.word	0x20003cec
 8001ab4:	20003d70 	.word	0x20003d70
 8001ab8:	20003cf4 	.word	0x20003cf4
 8001abc:	20003c54 	.word	0x20003c54
 8001ac0:	20003c48 	.word	0x20003c48

08001ac4 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ac4:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7ff fa53 	bl	8000f72 <osDelay>
 8001acc:	e7fb      	b.n	8001ac6 <StartDefaultTask+0x2>
	...

08001ad0 <SystemClock_Config>:
{
 8001ad0:	b530      	push	{r4, r5, lr}
 8001ad2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ad4:	2230      	movs	r2, #48	; 0x30
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	a808      	add	r0, sp, #32
 8001ada:	f000 f9c3 	bl	8001e64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2214      	movs	r2, #20
 8001ae2:	a803      	add	r0, sp, #12
 8001ae4:	f000 f9be 	bl	8001e64 <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae8:	2500      	movs	r5, #0
 8001aea:	4b1c      	ldr	r3, [pc, #112]	; (8001b5c <SystemClock_Config+0x8c>)
 8001aec:	9501      	str	r5, [sp, #4]
 8001aee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001af0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001af4:	641a      	str	r2, [r3, #64]	; 0x40
 8001af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001af8:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b02:	9502      	str	r5, [sp, #8]
 8001b04:	6813      	ldr	r3, [r2, #0]
 8001b06:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b12:	950f      	str	r5, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b18:	9302      	str	r3, [sp, #8]
 8001b1a:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b20:	2310      	movs	r3, #16
 8001b22:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b24:	2308      	movs	r3, #8
 8001b26:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001b28:	2354      	movs	r3, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b2a:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001b2c:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b2e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b30:	2304      	movs	r3, #4
 8001b32:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b34:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b36:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b38:	9412      	str	r4, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b3a:	f7fe fe2d 	bl	8000798 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b3e:	230f      	movs	r3, #15
 8001b40:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b42:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b48:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b4a:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b4c:	9505      	str	r5, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b4e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b50:	9507      	str	r5, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b52:	f7fe ffd1 	bl	8000af8 <HAL_RCC_ClockConfig>
}
 8001b56:	b015      	add	sp, #84	; 0x54
 8001b58:	bd30      	pop	{r4, r5, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40007000 	.word	0x40007000

08001b64 <main>:
{
 8001b64:	b500      	push	{lr}
 8001b66:	b089      	sub	sp, #36	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b68:	2400      	movs	r4, #0
  HAL_Init();
 8001b6a:	f7fe fcc1 	bl	80004f0 <HAL_Init>
  SystemClock_Config();
 8001b6e:	f7ff ffaf 	bl	8001ad0 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <main+0x80>)
 8001b74:	9401      	str	r4, [sp, #4]
 8001b76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  hspi2.Instance = SPI2;
 8001b78:	481b      	ldr	r0, [pc, #108]	; (8001be8 <main+0x84>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001b7a:	4e1c      	ldr	r6, [pc, #112]	; (8001bec <main+0x88>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7c:	f042 0204 	orr.w	r2, r2, #4
 8001b80:	631a      	str	r2, [r3, #48]	; 0x30
 8001b82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b84:	f002 0204 	and.w	r2, r2, #4
 8001b88:	9201      	str	r2, [sp, #4]
 8001b8a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8c:	9402      	str	r4, [sp, #8]
 8001b8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b90:	f042 0202 	orr.w	r2, r2, #2
 8001b94:	631a      	str	r2, [r3, #48]	; 0x30
 8001b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b98:	4a15      	ldr	r2, [pc, #84]	; (8001bf0 <main+0x8c>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b9a:	6084      	str	r4, [r0, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	9302      	str	r3, [sp, #8]
 8001ba2:	9b02      	ldr	r3, [sp, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ba4:	60c4      	str	r4, [r0, #12]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ba6:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001baa:	e880 000c 	stmia.w	r0, {r2, r3}
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bb2:	6183      	str	r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 8001bb4:	230a      	movs	r3, #10
 8001bb6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bb8:	6104      	str	r4, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bba:	6144      	str	r4, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bbc:	61c4      	str	r4, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bbe:	6204      	str	r4, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bc0:	6244      	str	r4, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc2:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bc4:	f7ff f860 	bl	8000c88 <HAL_SPI_Init>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001bc8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001bca:	ad03      	add	r5, sp, #12
 8001bcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bce:	6833      	ldr	r3, [r6, #0]
 8001bd0:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001bd2:	4621      	mov	r1, r4
 8001bd4:	a803      	add	r0, sp, #12
 8001bd6:	f7ff f9b4 	bl	8000f42 <osThreadCreate>
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <main+0x90>)
 8001bdc:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8001bde:	f7ff f9ab 	bl	8000f38 <osKernelStart>
 8001be2:	e7fe      	b.n	8001be2 <main+0x7e>
 8001be4:	40023800 	.word	0x40023800
 8001be8:	20003d7c 	.word	0x20003d7c
 8001bec:	08001e8c 	.word	0x08001e8c
 8001bf0:	40003800 	.word	0x40003800
 8001bf4:	20003d78 	.word	0x20003d78

08001bf8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001bf8:	6802      	ldr	r2, [r0, #0]
 8001bfa:	4b03      	ldr	r3, [pc, #12]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d101      	bne.n	8001c04 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8001c00:	f7fe bc90 	b.w	8000524 <HAL_IncTick>
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40010000 	.word	0x40010000

08001c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c0c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c0e:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <HAL_MspInit+0x40>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	9200      	str	r2, [sp, #0]
 8001c14:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001c16:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001c1a:	6459      	str	r1, [r3, #68]	; 0x44
 8001c1c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001c1e:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8001c22:	9100      	str	r1, [sp, #0]
 8001c24:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c26:	9201      	str	r2, [sp, #4]
 8001c28:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001c2a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001c2e:	6419      	str	r1, [r3, #64]	; 0x40
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c38:	210f      	movs	r1, #15
 8001c3a:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c40:	f7fe fc94 	bl	800056c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c44:	b003      	add	sp, #12
 8001c46:	f85d fb04 	ldr.w	pc, [sp], #4
 8001c4a:	bf00      	nop
 8001c4c:	40023800 	.word	0x40023800

08001c50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c52:	4604      	mov	r4, r0
 8001c54:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c56:	2214      	movs	r2, #20
 8001c58:	2100      	movs	r1, #0
 8001c5a:	a803      	add	r0, sp, #12
 8001c5c:	f000 f902 	bl	8001e64 <memset>
  if(hspi->Instance==SPI2)
 8001c60:	6822      	ldr	r2, [r4, #0]
 8001c62:	4b1f      	ldr	r3, [pc, #124]	; (8001ce0 <HAL_SPI_MspInit+0x90>)
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d138      	bne.n	8001cda <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c68:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001c6c:	2400      	movs	r4, #0
 8001c6e:	9400      	str	r4, [sp, #0]
 8001c70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c72:	481c      	ldr	r0, [pc, #112]	; (8001ce4 <HAL_SPI_MspInit+0x94>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001c74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c78:	641a      	str	r2, [r3, #64]	; 0x40
 8001c7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c7c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001c80:	9200      	str	r2, [sp, #0]
 8001c82:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c84:	9401      	str	r4, [sp, #4]
 8001c86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c88:	f042 0204 	orr.w	r2, r2, #4
 8001c8c:	631a      	str	r2, [r3, #48]	; 0x30
 8001c8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c90:	f002 0204 	and.w	r2, r2, #4
 8001c94:	9201      	str	r2, [sp, #4]
 8001c96:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c98:	9402      	str	r4, [sp, #8]
 8001c9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c9c:	f042 0202 	orr.w	r2, r2, #2
 8001ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8001ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cac:	230c      	movs	r3, #12
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cae:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb4:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cb6:	2505      	movs	r5, #5
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cb8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbc:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cbe:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc0:	f7fe fc94 	bl	80005ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc8:	a903      	add	r1, sp, #12
 8001cca:	4807      	ldr	r0, [pc, #28]	; (8001ce8 <HAL_SPI_MspInit+0x98>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ccc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd2:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cd4:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd6:	f7fe fc89 	bl	80005ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001cda:	b009      	add	sp, #36	; 0x24
 8001cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40003800 	.word	0x40003800
 8001ce4:	40020800 	.word	0x40020800
 8001ce8:	40020400 	.word	0x40020400

08001cec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cec:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8001cee:	4601      	mov	r1, r0
{
 8001cf0:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2019      	movs	r0, #25
 8001cf6:	f7fe fc39 	bl	800056c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8001cfa:	2019      	movs	r0, #25
 8001cfc:	f7fe fc6a 	bl	80005d4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d00:	2500      	movs	r5, #0
 8001d02:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <HAL_InitTick+0x68>)
 8001d04:	9502      	str	r5, [sp, #8]
 8001d06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001d08:	4c13      	ldr	r4, [pc, #76]	; (8001d58 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d0a:	f042 0201 	orr.w	r2, r2, #1
 8001d0e:	645a      	str	r2, [r3, #68]	; 0x44
 8001d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d18:	a901      	add	r1, sp, #4
 8001d1a:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001d1c:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d1e:	f7fe ff95 	bl	8000c4c <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001d22:	f7fe ff83 	bl	8000c2c <HAL_RCC_GetPCLK2Freq>
  htim1.Instance = TIM1;
 8001d26:	4b0d      	ldr	r3, [pc, #52]	; (8001d5c <HAL_InitTick+0x70>)
 8001d28:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001d2a:	f240 33e7 	movw	r3, #999	; 0x3e7
 8001d2e:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001d30:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <HAL_InitTick+0x74>)
 8001d32:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d36:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8001d38:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001d3a:	4620      	mov	r0, r4
  htim1.Init.ClockDivision = 0;
 8001d3c:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3e:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001d40:	f7ff f8de 	bl	8000f00 <HAL_TIM_Base_Init>
 8001d44:	b920      	cbnz	r0, 8001d50 <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001d46:	4620      	mov	r0, r4
 8001d48:	f7fe ffdc 	bl	8000d04 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8001d4c:	b009      	add	sp, #36	; 0x24
 8001d4e:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 8001d50:	2001      	movs	r0, #1
 8001d52:	e7fb      	b.n	8001d4c <HAL_InitTick+0x60>
 8001d54:	40023800 	.word	0x40023800
 8001d58:	20003dd4 	.word	0x20003dd4
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	000f4240 	.word	0x000f4240

08001d64 <NMI_Handler>:
 8001d64:	4770      	bx	lr

08001d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d66:	e7fe      	b.n	8001d66 <HardFault_Handler>

08001d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d68:	e7fe      	b.n	8001d68 <MemManage_Handler>

08001d6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d6a:	e7fe      	b.n	8001d6a <BusFault_Handler>

08001d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d6c:	e7fe      	b.n	8001d6c <UsageFault_Handler>

08001d6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d6e:	4770      	bx	lr

08001d70 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d70:	4801      	ldr	r0, [pc, #4]	; (8001d78 <TIM1_UP_TIM10_IRQHandler+0x8>)
 8001d72:	f7fe bfd6 	b.w	8000d22 <HAL_TIM_IRQHandler>
 8001d76:	bf00      	nop
 8001d78:	20003dd4 	.word	0x20003dd4

08001d7c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d7c:	490f      	ldr	r1, [pc, #60]	; (8001dbc <SystemInit+0x40>)
 8001d7e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001d82:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	; (8001dc0 <SystemInit+0x44>)
 8001d8c:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001d8e:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001d90:	f042 0201 	orr.w	r2, r2, #1
 8001d94:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001d96:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001d9e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001da2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001da4:	4a07      	ldr	r2, [pc, #28]	; (8001dc4 <SystemInit+0x48>)
 8001da6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001dae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001db0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001db2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001db6:	608b      	str	r3, [r1, #8]
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	e000ed00 	.word	0xe000ed00
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	24003010 	.word	0x24003010

08001dc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001dc8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001dcc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001dce:	e003      	b.n	8001dd8 <LoopCopyDataInit>

08001dd0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	; (8001e04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001dd2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001dd4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001dd6:	3104      	adds	r1, #4

08001dd8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001dd8:	480b      	ldr	r0, [pc, #44]	; (8001e08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001dda:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001ddc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001dde:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001de0:	d3f6      	bcc.n	8001dd0 <CopyDataInit>
  ldr  r2, =_sbss
 8001de2:	4a0b      	ldr	r2, [pc, #44]	; (8001e10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001de4:	e002      	b.n	8001dec <LoopFillZerobss>

08001de6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001de6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001de8:	f842 3b04 	str.w	r3, [r2], #4

08001dec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001dec:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001dee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001df0:	d3f9      	bcc.n	8001de6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001df2:	f7ff ffc3 	bl	8001d7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001df6:	f000 f811 	bl	8001e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dfa:	f7ff feb3 	bl	8001b64 <main>
  bx  lr    
 8001dfe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e00:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001e04:	08001edc 	.word	0x08001edc
  ldr  r0, =_sdata
 8001e08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001e0c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001e10:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001e14:	20003e10 	.word	0x20003e10

08001e18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e18:	e7fe      	b.n	8001e18 <ADC_IRQHandler>
	...

08001e1c <__libc_init_array>:
 8001e1c:	b570      	push	{r4, r5, r6, lr}
 8001e1e:	4e0d      	ldr	r6, [pc, #52]	; (8001e54 <__libc_init_array+0x38>)
 8001e20:	4c0d      	ldr	r4, [pc, #52]	; (8001e58 <__libc_init_array+0x3c>)
 8001e22:	1ba4      	subs	r4, r4, r6
 8001e24:	10a4      	asrs	r4, r4, #2
 8001e26:	2500      	movs	r5, #0
 8001e28:	42a5      	cmp	r5, r4
 8001e2a:	d109      	bne.n	8001e40 <__libc_init_array+0x24>
 8001e2c:	4e0b      	ldr	r6, [pc, #44]	; (8001e5c <__libc_init_array+0x40>)
 8001e2e:	4c0c      	ldr	r4, [pc, #48]	; (8001e60 <__libc_init_array+0x44>)
 8001e30:	f000 f820 	bl	8001e74 <_init>
 8001e34:	1ba4      	subs	r4, r4, r6
 8001e36:	10a4      	asrs	r4, r4, #2
 8001e38:	2500      	movs	r5, #0
 8001e3a:	42a5      	cmp	r5, r4
 8001e3c:	d105      	bne.n	8001e4a <__libc_init_array+0x2e>
 8001e3e:	bd70      	pop	{r4, r5, r6, pc}
 8001e40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e44:	4798      	blx	r3
 8001e46:	3501      	adds	r5, #1
 8001e48:	e7ee      	b.n	8001e28 <__libc_init_array+0xc>
 8001e4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e4e:	4798      	blx	r3
 8001e50:	3501      	adds	r5, #1
 8001e52:	e7f2      	b.n	8001e3a <__libc_init_array+0x1e>
 8001e54:	08001ed4 	.word	0x08001ed4
 8001e58:	08001ed4 	.word	0x08001ed4
 8001e5c:	08001ed4 	.word	0x08001ed4
 8001e60:	08001ed8 	.word	0x08001ed8

08001e64 <memset>:
 8001e64:	4402      	add	r2, r0
 8001e66:	4603      	mov	r3, r0
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d100      	bne.n	8001e6e <memset+0xa>
 8001e6c:	4770      	bx	lr
 8001e6e:	f803 1b01 	strb.w	r1, [r3], #1
 8001e72:	e7f9      	b.n	8001e68 <memset+0x4>

08001e74 <_init>:
 8001e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e76:	bf00      	nop
 8001e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e7a:	bc08      	pop	{r3}
 8001e7c:	469e      	mov	lr, r3
 8001e7e:	4770      	bx	lr

08001e80 <_fini>:
 8001e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e82:	bf00      	nop
 8001e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e86:	bc08      	pop	{r3}
 8001e88:	469e      	mov	lr, r3
 8001e8a:	4770      	bx	lr
