<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>
defines: 
time_elapsed: 0.532s
ram usage: 35448 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmqaxkap0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:1</a>: Top level module &#34;work@top&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>: Cannot find a module definition for &#34;work@top::bus_A&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>: Cannot find a module definition for &#34;work@top::bus_B&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:5</a>: Cannot find a module definition for &#34;work@top::test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>: Cannot find a module definition for &#34;work@top::cpu&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>: Cannot find a module definition for &#34;work@top::mem&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 5.

[WRN:EL0512] Nb undefined modules: 5.

[WRN:EL0513] Nb undefined instances: 5.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpmqaxkap0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpmqaxkap0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpmqaxkap0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiNet:
   \_logic_net: (phi1), line:2
     |vpiName:phi1
     |vpiFullName:work@top.phi1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (phi2), line:2
     |vpiName:phi2
     |vpiFullName:work@top.phi2
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@top::bus_A (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:3, parent:work@top
     |vpiDefName:work@top::bus_A
     |vpiName:a
     |vpiFullName:work@top.a
     |vpiPort:
     \_port: (phi1), parent:a
       |vpiName:phi1
       |vpiHighConn:
       \_ref_obj: (phi1), line:3
         |vpiName:phi1
         |vpiActual:
         \_logic_net: (phi1), line:2, parent:work@top
           |vpiName:phi1
           |vpiFullName:work@top.phi1
           |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1
   |vpiModule:
   \_module: work@top::bus_B (b), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:4, parent:work@top
     |vpiDefName:work@top::bus_B
     |vpiName:b
     |vpiFullName:work@top.b
     |vpiPort:
     \_port: (phi2), parent:b
       |vpiName:phi2
       |vpiHighConn:
       \_ref_obj: (phi2), line:4
         |vpiName:phi2
         |vpiActual:
         \_logic_net: (phi2), line:2, parent:work@top
           |vpiName:phi2
           |vpiFullName:work@top.phi2
           |vpiNetType:36
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1
   |vpiModule:
   \_module: work@top::test (main), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:5, parent:work@top
     |vpiDefName:work@top::test
     |vpiName:main
     |vpiFullName:work@top.main
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1
   |vpiModule:
   \_module: work@top::cpu (cpu1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:6, parent:work@top
     |vpiDefName:work@top::cpu
     |vpiName:cpu1
     |vpiFullName:work@top.cpu1
     |vpiPort:
     \_port: (a), parent:cpu1
       |vpiName:a
       |vpiHighConn:
       \_ref_obj: (a), line:6
         |vpiName:a
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1
   |vpiModule:
   \_module: work@top::mem (mem1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:7, parent:work@top
     |vpiDefName:work@top::mem
     |vpiName:mem1
     |vpiFullName:work@top.mem1
     |vpiPort:
     \_port: (b), parent:mem1
       |vpiName:b
       |vpiHighConn:
       \_ref_obj: (b), line:7
         |vpiName:b
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>, line:1
   |vpiNet:
   \_logic_net: (phi1), line:2, parent:work@top
   |vpiNet:
   \_logic_net: (phi2), line:2, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 32
Object: \phi1 of type 44
Object: \b of type 32
Object: \phi2 of type 44
Object: \main of type 32
Object: \cpu1 of type 32
Object: \a of type 44
Object: \mem1 of type 32
Object: \b of type 44
Object: \phi1 of type 36
Object: \phi2 of type 36
Object: \work_top of type 32
Object: \phi1 of type 36
Object: \phi2 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b17be0] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>.0-3.0&gt; [0x2b1b7e0] str=&#39;\a&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e050] str=&#39;\work_top::bus_A&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>.0-3.0&gt; [0x2b1e190] str=&#39;\phi1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>.0-3.0&gt; [0x2b1e310] str=&#39;\phi1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>.0-4.0&gt; [0x2b1e570] str=&#39;\b&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e9f0] str=&#39;\work_top::bus_B&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>.0-4.0&gt; [0x2b1eb70] str=&#39;\phi2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>.0-4.0&gt; [0x2b1ec90] str=&#39;\phi2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:5</a>.0-5.0&gt; [0x2b1eeb0] str=&#39;\main&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f190] str=&#39;\work_top::test&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>.0-6.0&gt; [0x2b1f2b0] str=&#39;\cpu1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f740] str=&#39;\work_top::cpu&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>.0-6.0&gt; [0x2b1f880] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>.0-6.0&gt; [0x2b1f9a0] str=&#39;\a&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>.0-7.0&gt; [0x2b1fbc0] str=&#39;\mem1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1ffc0] str=&#39;\work_top::mem&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>.0-7.0&gt; [0x2b20120] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>.0-7.0&gt; [0x2b20240] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:2</a>.0-2.0&gt; [0x2b20500] str=&#39;\phi1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:2</a>.0-2.0&gt; [0x2b20680] str=&#39;\phi2&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b17be0] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>.0-3.0&gt; [0x2b1b7e0] str=&#39;\a&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e050] str=&#39;\work_top::bus_A&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>.0-3.0&gt; [0x2b1e190] str=&#39;\phi1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:3</a>.0-3.0&gt; [0x2b1e310 -&gt; 0x2b20500] str=&#39;\phi1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>.0-4.0&gt; [0x2b1e570] str=&#39;\b&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e9f0] str=&#39;\work_top::bus_B&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>.0-4.0&gt; [0x2b1eb70] str=&#39;\phi2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:4</a>.0-4.0&gt; [0x2b1ec90 -&gt; 0x2b20680] str=&#39;\phi2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:5</a>.0-5.0&gt; [0x2b1eeb0] str=&#39;\main&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f190] str=&#39;\work_top::test&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>.0-6.0&gt; [0x2b1f2b0] str=&#39;\cpu1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f740] str=&#39;\work_top::cpu&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>.0-6.0&gt; [0x2b1f880] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:6</a>.0-6.0&gt; [0x2b1f9a0 -&gt; 0x2b1b7e0] str=&#39;\a&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>.0-7.0&gt; [0x2b1fbc0] str=&#39;\mem1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1ffc0] str=&#39;\work_top::mem&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>.0-7.0&gt; [0x2b20120] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:7</a>.0-7.0&gt; [0x2b20240 -&gt; 0x2b1e570] str=&#39;\b&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:2</a>.0-2.0&gt; [0x2b20500] str=&#39;\phi1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:2</a>.0-2.0&gt; [0x2b20680] str=&#39;\phi2&#39; basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::bus_B&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e690] str=&#39;\work_top::bus_B&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e7e0] str=&#39;\phi2&#39; port=2
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e690] str=&#39;\work_top::bus_B&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1e7e0] str=&#39;\phi2&#39; basic_prep port=2 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::bus_A&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b0a2d0] str=&#39;\work_top::bus_A&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1de20] str=&#39;\phi1&#39; port=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b0a2d0] str=&#39;\work_top::bus_A&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1de20] str=&#39;\phi1&#39; basic_prep port=1 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::mem&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1fce0] str=&#39;\work_top::mem&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1fe00] str=&#39;\b&#39; port=4
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1fce0] str=&#39;\work_top::mem&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1fe00] str=&#39;\b&#39; basic_prep port=4 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1efd0] str=&#39;\work_top::test&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1efd0] str=&#39;\work_top::test&#39; basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top::cpu&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f3d0] str=&#39;\work_top::cpu&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f550] str=&#39;\a&#39; port=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f3d0] str=&#39;\work_top::cpu&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b1f550] str=&#39;\a&#39; basic_prep port=3 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_top::mem&#39; referenced in module `work_top&#39; in cell `mem1&#39; does not have a port named &#39;b&#39;.

</pre>
</body>