{"vcs1":{"timestamp_begin":1747294348.544842819, "rt":10.78, "ut":10.90, "st":0.66}}
{"vcselab":{"timestamp_begin":1747294359.396080610, "rt":0.41, "ut":0.27, "st":0.14}}
{"link":{"timestamp_begin":1747294359.879479937, "rt":0.44, "ut":0.18, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747294347.899271611}
{"VCS_COMP_START_TIME": 1747294347.899271611}
{"VCS_COMP_END_TIME": 1747294360.494592821}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487516}}
{"vcselab": {"peak_mem": 183884}}
