<?xml version="1.0"?>
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="BLK_IG-tests" num_pb="1">
  <input equivalent="false" name="a" num_pins="1"/>
  <input equivalent="false" name="b" num_pins="1"/>
  <input equivalent="false" name="ci" num_pins="1"/>
  <input equivalent="false" name="clk" num_pins="1"/>
  <output equivalent="false" name="co" num_pins="1"/>
  <output equivalent="false" name="q" num_pins="1"/>
  <mode name="ADD">

    <pb_type xmlns:xi="http://www.w3.org/2001/XInclude" blif_model=".subckt adder" name="BEL_BB-adder" num_pb="1" xml:base="adder/adder.pb_type.xml">
      <input equivalent="false" name="a" num_pins="1"/>
      <input equivalent="false" name="b" num_pins="1"/>
      <input equivalent="false" name="ci" num_pins="1"/>
      <output equivalent="false" name="co" num_pins="1"/>
      <output equivalent="false" name="y" num_pins="1"/>
      <delay_constant in_port="BEL_BB-adder.a" max="10e-12" out_port="BEL_BB-adder.co"/>
      <delay_constant in_port="BEL_BB-adder.b" max="10e-12" out_port="BEL_BB-adder.co"/>
      <delay_constant in_port="BEL_BB-adder.ci" max="7e-12" out_port="BEL_BB-adder.co"/>
      <delay_constant in_port="BEL_BB-adder.a" max="20e-12" out_port="BEL_BB-adder.y"/>
      <delay_constant in_port="BEL_BB-adder.b" max="20e-12" out_port="BEL_BB-adder.y"/>
      <delay_constant in_port="BEL_BB-adder.ci" max="10e-12" out_port="BEL_BB-adder.y"/>
    </pb_type>


    <pb_type xmlns:xi="http://www.w3.org/2001/XInclude" blif_model=".latch" class="flipflop" name="BEL_FF-dff" num_pb="1" xml:base="dff/dff.pb_type.xml">
      <clock equivalent="false" name="clk" num_pins="1" port_class="clock"/>
      <input equivalent="false" name="d" num_pins="1" port_class="D"/>
      <output equivalent="false" name="q" num_pins="1" port_class="Q"/>
      <T_setup clock="clk" port="BEL_FF-dff.d" value="200e-12"/>
      <T_hold clock="clk" port="BEL_FF-dff.d" value="50e-12"/>
      <T_clock_to_Q clock="clk" max="400e-12" port="BEL_FF-dff.q"/>
    </pb_type>

    <interconnect>
      <direct input="BLK_IG-tests.a" name="BEL_BB-adder_a" output="BEL_BB-adder.a"/>
      <direct input="BLK_IG-tests.b" name="BEL_BB-adder_b" output="BEL_BB-adder.b"/>
      <direct input="BLK_IG-tests.ci" name="BEL_BB-adder_ci" output="BEL_BB-adder.ci"/>
      <direct input="BEL_BB-adder.co" name="BLK_IG-tests_co" output="BLK_IG-tests.co"/>
      <direct input="BLK_IG-tests.clk" name="BEL_FF-dff_clk" output="BEL_FF-dff.clk"/>
      <direct input="BEL_BB-adder.y" name="BEL_FF-dff_d" output="BEL_FF-dff.d"/>
      <direct input="BEL_FF-dff.q" name="BLK_IG-tests_q" output="BLK_IG-tests.q"/>
    </interconnect>
  </mode>
  <mode name="LUT">

    <pb_type xmlns:xi="http://www.w3.org/2001/XInclude" blif_model=".latch" class="flipflop" name="BEL_FF-dff" num_pb="1" xml:base="dff/dff.pb_type.xml">
      <clock equivalent="false" name="clk" num_pins="1" port_class="clock"/>
      <input equivalent="false" name="d" num_pins="1" port_class="D"/>
      <output equivalent="false" name="q" num_pins="1" port_class="Q"/>
      <T_setup clock="clk" port="BEL_FF-dff.d" value="200e-12"/>
      <T_hold clock="clk" port="BEL_FF-dff.d" value="50e-12"/>
      <T_clock_to_Q clock="clk" max="400e-12" port="BEL_FF-dff.q"/>
    </pb_type>


    <pb_type xmlns:xi="http://www.w3.org/2001/XInclude" blif_model=".subckt lut2" name="BEL_BB-lut2" num_pb="1" xml:base="lut2/lut2.pb_type.xml">
      <input equivalent="false" name="in" num_pins="2"/>
      <output equivalent="false" name="y" num_pins="1"/>
      <delay_matrix in_port="BEL_BB-lut2.in" out_port="BEL_BB-lut2.y" type="max">
10e-12
 10e-12
</delay_matrix>
    </pb_type>

    <interconnect>
      <direct input="BLK_IG-tests.clk" name="BEL_FF-dff_clk" output="BEL_FF-dff.clk"/>
      <direct input="BEL_BB-lut2.y" name="BEL_FF-dff_d" output="BEL_FF-dff.d"/>
      <direct input="BEL_FF-dff.q" name="BLK_IG-tests_q" output="BLK_IG-tests.q"/>
      <direct input="BLK_IG-tests.a" name="BEL_BB-lut2_in_0" output="BEL_BB-lut2.in[0]"/>
      <direct input="BLK_IG-tests.b" name="BEL_BB-lut2_in_1" output="BEL_BB-lut2.in[1]"/>
    </interconnect>
  </mode>
</pb_type>
