

================================================================
== Vitis HLS Report for 'compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4'
================================================================
* Date:           Sat Dec 11 19:30:59 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.879 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_3_VITIS_LOOP_197_4  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      346|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|      102|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      515|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      515|      630|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_28s_28s_46_1_1_U1070  |mul_28s_28s_46_1_1  |        0|   3|  0|  37|    0|
    |mux_164_28_1_1_U1069      |mux_164_28_1_1      |        0|   0|  0|  65|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   3|  0| 102|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln193_1_fu_474_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln193_2_fu_415_p2              |         +|   0|  0|  43|          36|           1|
    |add_ln193_3_fu_487_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln193_fu_424_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln197_fu_501_p2                |         +|   0|  0|  12|           5|           1|
    |ret_V_fu_614_p2                    |         +|   0|  0|  53|          46|          46|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter5_stage0  |       and|   0|  0|   2|           1|           1|
    |cmp8_fu_404_p2                     |      icmp|   0|  0|  20|          32|           1|
    |cmp8_mid1_fu_456_p2                |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln193_fu_410_p2               |      icmp|   0|  0|  20|          36|          36|
    |icmp_ln197_fu_430_p2               |      icmp|   0|  0|  10|           5|           6|
    |empty_fu_599_p3                    |    select|   0|  0|  28|           1|           1|
    |select_ln193_1_fu_594_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln193_2_fu_462_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln193_4_fu_479_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln193_fu_436_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 346|         262|         172|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |fout_1_fu_100            |   9|          2|    5|         10|
    |indvar_flatten_fu_108    |   9|          2|   36|         72|
    |n2_fu_104                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   76|        152|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln193_1_reg_685                        |  18|   0|   18|          0|
    |add_ln193_3_reg_690                        |  10|   0|   10|          0|
    |all_attention_coefficients_V_load_reg_791  |  28|   0|   28|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |cmp8_mid1_reg_680                          |   1|   0|    1|          0|
    |cmp8_reg_666                               |   1|   0|    1|          0|
    |fout_1_fu_100                              |   5|   0|    5|          0|
    |icmp_ln197_reg_675                         |   1|   0|    1|          0|
    |indvar_flatten_fu_108                      |  36|   0|   36|          0|
    |n2_fu_104                                  |  32|   0|   32|          0|
    |out_nodes_features_sum_V_addr_reg_695      |   4|   0|    4|          0|
    |prev_V_reg_801                             |  28|   0|   28|          0|
    |r_V_reg_806                                |  46|   0|   46|          0|
    |tmp_reg_796                                |  28|   0|   28|          0|
    |trunc_ln1171_2_reg_701                     |   4|   0|    4|          0|
    |trunc_ln1171_2_reg_701_pp0_iter2_reg       |   4|   0|    4|          0|
    |zext_ln190_cast_reg_661                    |   3|   0|   10|          7|
    |cmp8_mid1_reg_680                          |  64|  32|    1|          0|
    |cmp8_reg_666                               |  64|  32|    1|          0|
    |icmp_ln197_reg_675                         |  64|  32|    1|          0|
    |out_nodes_features_sum_V_addr_reg_695      |  64|  32|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 515| 128|  273|          7|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4|  return value|
|bound                                  |   in|   36|     ap_none|                                                                  bound|        scalar|
|mul_ln195_1                            |   in|   18|     ap_none|                                                            mul_ln195_1|        scalar|
|zext_ln190                             |   in|    3|     ap_none|                                                             zext_ln190|        scalar|
|all_attention_coefficients_V_address0  |  out|   18|   ap_memory|                                           all_attention_coefficients_V|         array|
|all_attention_coefficients_V_ce0       |  out|    1|   ap_memory|                                           all_attention_coefficients_V|         array|
|all_attention_coefficients_V_q0        |   in|   28|   ap_memory|                                           all_attention_coefficients_V|         array|
|nodes_features_proj_V_0_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_0|         array|
|nodes_features_proj_V_0_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_0|         array|
|nodes_features_proj_V_0_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_0|         array|
|nodes_features_proj_V_1_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_1|         array|
|nodes_features_proj_V_1_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_1|         array|
|nodes_features_proj_V_1_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_1|         array|
|nodes_features_proj_V_2_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_2|         array|
|nodes_features_proj_V_2_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_2|         array|
|nodes_features_proj_V_2_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_2|         array|
|nodes_features_proj_V_3_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_3|         array|
|nodes_features_proj_V_3_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_3|         array|
|nodes_features_proj_V_3_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_3|         array|
|nodes_features_proj_V_4_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_4|         array|
|nodes_features_proj_V_4_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_4|         array|
|nodes_features_proj_V_4_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_4|         array|
|nodes_features_proj_V_5_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_5|         array|
|nodes_features_proj_V_5_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_5|         array|
|nodes_features_proj_V_5_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_5|         array|
|nodes_features_proj_V_6_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_6|         array|
|nodes_features_proj_V_6_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_6|         array|
|nodes_features_proj_V_6_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_6|         array|
|nodes_features_proj_V_7_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_7|         array|
|nodes_features_proj_V_7_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_7|         array|
|nodes_features_proj_V_7_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_7|         array|
|nodes_features_proj_V_8_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_8|         array|
|nodes_features_proj_V_8_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_8|         array|
|nodes_features_proj_V_8_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_8|         array|
|nodes_features_proj_V_9_address0       |  out|   10|   ap_memory|                                                nodes_features_proj_V_9|         array|
|nodes_features_proj_V_9_ce0            |  out|    1|   ap_memory|                                                nodes_features_proj_V_9|         array|
|nodes_features_proj_V_9_q0             |   in|   28|   ap_memory|                                                nodes_features_proj_V_9|         array|
|nodes_features_proj_V_10_address0      |  out|   10|   ap_memory|                                               nodes_features_proj_V_10|         array|
|nodes_features_proj_V_10_ce0           |  out|    1|   ap_memory|                                               nodes_features_proj_V_10|         array|
|nodes_features_proj_V_10_q0            |   in|   28|   ap_memory|                                               nodes_features_proj_V_10|         array|
|nodes_features_proj_V_11_address0      |  out|   10|   ap_memory|                                               nodes_features_proj_V_11|         array|
|nodes_features_proj_V_11_ce0           |  out|    1|   ap_memory|                                               nodes_features_proj_V_11|         array|
|nodes_features_proj_V_11_q0            |   in|   28|   ap_memory|                                               nodes_features_proj_V_11|         array|
|nodes_features_proj_V_12_address0      |  out|   10|   ap_memory|                                               nodes_features_proj_V_12|         array|
|nodes_features_proj_V_12_ce0           |  out|    1|   ap_memory|                                               nodes_features_proj_V_12|         array|
|nodes_features_proj_V_12_q0            |   in|   28|   ap_memory|                                               nodes_features_proj_V_12|         array|
|nodes_features_proj_V_13_address0      |  out|   10|   ap_memory|                                               nodes_features_proj_V_13|         array|
|nodes_features_proj_V_13_ce0           |  out|    1|   ap_memory|                                               nodes_features_proj_V_13|         array|
|nodes_features_proj_V_13_q0            |   in|   28|   ap_memory|                                               nodes_features_proj_V_13|         array|
|nodes_features_proj_V_14_address0      |  out|   10|   ap_memory|                                               nodes_features_proj_V_14|         array|
|nodes_features_proj_V_14_ce0           |  out|    1|   ap_memory|                                               nodes_features_proj_V_14|         array|
|nodes_features_proj_V_14_q0            |   in|   28|   ap_memory|                                               nodes_features_proj_V_14|         array|
|nodes_features_proj_V_15_address0      |  out|   10|   ap_memory|                                               nodes_features_proj_V_15|         array|
|nodes_features_proj_V_15_ce0           |  out|    1|   ap_memory|                                               nodes_features_proj_V_15|         array|
|nodes_features_proj_V_15_q0            |   in|   28|   ap_memory|                                               nodes_features_proj_V_15|         array|
|out_nodes_features_sum_V_address0      |  out|    4|   ap_memory|                                               out_nodes_features_sum_V|         array|
|out_nodes_features_sum_V_ce0           |  out|    1|   ap_memory|                                               out_nodes_features_sum_V|         array|
|out_nodes_features_sum_V_q0            |   in|   28|   ap_memory|                                               out_nodes_features_sum_V|         array|
|out_nodes_features_sum_V_address1      |  out|    4|   ap_memory|                                               out_nodes_features_sum_V|         array|
|out_nodes_features_sum_V_ce1           |  out|    1|   ap_memory|                                               out_nodes_features_sum_V|         array|
|out_nodes_features_sum_V_we1           |  out|    1|   ap_memory|                                               out_nodes_features_sum_V|         array|
|out_nodes_features_sum_V_d1            |  out|   28|   ap_memory|                                               out_nodes_features_sum_V|         array|
+---------------------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

