Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Wed Feb  4 01:38:23 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_42_fu_498_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 1.383ns (25.815%)  route 3.974ns (74.185%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           1.068     5.394    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X40Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_42_fu_498_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X40Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_42_fu_498_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X40Y88         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_42_fu_498_reg[16]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.363ns (25.625%)  route 3.956ns (74.375%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     4.306 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[15]_i_1/O
                         net (fo=8, routed)           1.050     5.356    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[15]
    SLICE_X40Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X40Y90         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[15]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X40Y90         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[15]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.363ns (25.764%)  route 3.927ns (74.236%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     4.306 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[15]_i_1/O
                         net (fo=8, routed)           1.021     5.327    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[15]
    SLICE_X42Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X42Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[15]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X42Y89         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[15]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 1.363ns (25.837%)  route 3.912ns (74.163%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     4.306 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[15]_i_1/O
                         net (fo=8, routed)           1.006     5.312    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[15]
    SLICE_X43Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X43Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[15]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X43Y89         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[15]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 1.383ns (26.253%)  route 3.885ns (73.747%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           0.979     5.305    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X42Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X42Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X42Y88         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.383ns (26.356%)  route 3.864ns (73.644%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           0.958     5.284    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X40Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X40Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X40Y87         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_58_fu_562_reg[16]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_34_fu_466_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.383ns (26.442%)  route 3.847ns (73.558%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           0.941     5.267    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X41Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_34_fu_466_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X41Y88         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_34_fu_466_reg[16]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X41Y88         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    10.017    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_34_fu_466_reg[16]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_18_fu_402_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.383ns (26.583%)  route 3.820ns (73.417%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           0.914     5.240    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X42Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_18_fu_402_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X42Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_18_fu_402_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X42Y85         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_18_fu_402_reg[16]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.383ns (26.597%)  route 3.817ns (73.403%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           0.911     5.237    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X42Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X42Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X42Y87         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_10_fu_370_reg[16]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_50_fu_530_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.383ns (26.823%)  route 3.773ns (73.177%))
  Logic Levels:           9  (CARRY8=1 LUT1=1 LUT3=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.037     0.037    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X42Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=24, routed)          0.139     0.271    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X42Y78         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.466 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/flow_control_loop_pipe_sequential_init_U/j_fu_326[6]_i_3/O
                         net (fo=395, routed)         1.302     1.768    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_56_fu_554[8]_i_23_0
    SLICE_X16Y83         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     1.919 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3/O
                         net (fo=1, routed)           0.016     1.935    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[0]_i_3_n_0
    SLICE_X16Y83         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.086     2.021 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[0]_i_2/O
                         net (fo=2, routed)           0.533     2.554    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/shl_ln84_2_fu_1694_p3__0[22]
    SLICE_X21Y81         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     2.618 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13/O
                         net (fo=1, routed)           0.011     2.629    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_13_n_0
    SLICE_X21Y81         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     2.924 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562_reg[8]_i_2/O[5]
                         net (fo=2, routed)           0.180     3.104    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/sub_ln84_4_fu_1710_p2[27]
    SLICE_X21Y83         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     3.282 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3/O
                         net (fo=6, routed)           0.242     3.524    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[8]_i_3_n_0
    SLICE_X25Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.624 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2/O
                         net (fo=5, routed)           0.114     3.738    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[13]_i_2_n_0
    SLICE_X27Y82         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     3.874 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4/O
                         net (fo=2, routed)           0.369     4.243    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_4_n_0
    SLICE_X27Y82         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     4.326 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_682/scale_58_fu_562[16]_i_1/O
                         net (fo=8, routed)           0.867     5.193    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_2_fu_338_reg[16]_0[16]
    SLICE_X40Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_50_fu_530_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=24059, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/ap_clk
    SLICE_X40Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_50_fu_530_reg[16]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X40Y87         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_784/scale_50_fu_530_reg[16]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  4.825    




