<!DOCTYPE html>

<html lang="en" data-content_root="../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Executable Instruction Opcodes &#8212; Icarus Verilog  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../../_static/alabaster.css?v=cb25574f" />
    <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="icon" href="../../../_static/favicon.ico"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="VPI Within VVP" href="vpi.html" />
    <link rel="prev" title="VVP Simulation Engine" href="vvp.html" />
   
  <link rel="stylesheet" href="../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="executable-instruction-opcodes">
<h1>Executable Instruction Opcodes<a class="headerlink" href="#executable-instruction-opcodes" title="Link to this heading">¶</a></h1>
<p>Instruction opcodes all start with a % character and have 0 or more
operands. In no case are there more than 3 operands. This chapter
describes the specific behavior of each opcode, in enough detail
(I hope) that its complete effect can be predicted.</p>
<p>General Principles of Arithmetic (current plan):</p>
<p>The binary arithmetic instruction in general takes three parameters,
the left operand, the right operand, and the base. The left operand is
replaced with the result, which is the same width as the left and
right operands.</p>
<p>General Principles of Arithmetic (new plan):</p>
<p>For strings, all arithmetic is stack based. That is, there is an
abstract stack of strings from which operations pull their operands
and push their results. This is somewhat like FORTH (or an HP calculator
RPN notation) and spares the need to keep register addresses in
operands. I may find this leads to a more compact form of instruction
code, and may lead to more efficient operators overall, and in
particular I may find improved efficiency overall; so after the
experience of implementing it for strings, I’ll want to change other
types around to using this method as well. Keep this in mind whenever
considering adding new instructions to vvp.</p>
<section id="flags">
<h2>Flags<a class="headerlink" href="#flags" title="Link to this heading">¶</a></h2>
<p>There are up to 16 bits in each thread that are available for
flags. These are used as destinations for operations that return
boolean values, for example comparisons. They are also used as inputs
for test and branch opcodes.</p>
<ul class="simple">
<li><p>%abs/wr</p></li>
</ul>
<p>This instruction calculates the absolute value of a real value. It uses
the fabs() function in the run-time to do the work, and manipulates
the top of the real-value stack.</p>
<ul class="simple">
<li><p>%add</p></li>
<li><p>%addi &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This opcode pops and adds two vec4 values from the vec4 stack, adds
them, and pushes the result back to the stack. The input values must
have the same size, and the pushed result will have the same width.</p>
<p>The %addi variant takes one operand from the stack, the other is an
immediate value (See %pushi/vec4).</p>
<p>See also the %sub instruction.</p>
<ul class="simple">
<li><p>%add/wr</p></li>
</ul>
<p>This is the real valued version of the %add instruction. The arguments
are popped from the stack, right operand then left, and the result
pushed in place</p>
<p>See also the %sub/wr instruction.</p>
<ul class="simple">
<li><p>%alloc &lt;scope-label&gt;</p></li>
</ul>
<p>This instruction allocates the storage for a new instance of an
automatically allocated scope.</p>
<ul class="simple">
<li><p>%and</p></li>
</ul>
<p>Perform the bitwise AND of the two vectors popped from the vec4 stack,
and push the result. Each bit is calculated independent of other
bits. AND means the following:</p>
<blockquote>
<div><p>0 and ? –&gt; 0
? and 0 –&gt; 0
1 and 1 –&gt; 1
otherwise   x</p>
</div></blockquote>
<p>The input vectors must be the same width, and the output vector will
be the width of the input.</p>
<ul class="simple">
<li><p>%and/r</p></li>
</ul>
<p>Pop the top value from the vec4 stack, perform a reduction &amp;, then
return the single-bit result.</p>
<ul class="simple">
<li><p>%assign/ar &lt;array-label&gt;, &lt;delay&gt;</p></li>
<li><p>%assign/ar/d &lt;array-label&gt;, &lt;delayx&gt;</p></li>
<li><p>%assign/ar/e &lt;array-label&gt;</p></li>
</ul>
<p>The %assign/ar instruction assigns a real value to a word in the
labeled real array. The &lt;delay&gt; is the delay in simulation time to
the assignment (0 for non-blocking assignment) and the value is popped
from the real value stack.</p>
<p>The memory word address is read from index register 3. The address is
in canonical form.</p>
<p>The %assign/ar/d variation reads the delay from an integer register that
is given by the &lt;delayx&gt; value. This should not be 3 or the &lt;bit&gt; index,
of course, since these registers contain the word address and the value.</p>
<p>The %assign/ar/e variation uses the information in the thread
event control registers to determine when to perform the assign.
%evctl is used to set the event control information.</p>
<ul class="simple">
<li><p>%assign/v0 &lt;var-label&gt;, &lt;delay&gt;, &lt;bit&gt; (XXXX Old description)</p></li>
<li><p>%assign/v0/d &lt;var-label&gt;, &lt;delayx&gt;, &lt;bit&gt; (XXXX Old description)</p></li>
<li><p>%assign/v0/e &lt;var-label&gt;, &lt;bit&gt; (XXXX Old description)</p></li>
</ul>
<p>The %assign/v0 instruction is a vector version of non-blocking
assignment. The &lt;delay&gt; is the number of clock ticks in the future
where the assignment should be schedule, and the &lt;bit&gt; is the base of
the vector to be assigned to the destination. The vector width is in
index register 0.</p>
<p>The %assign/v0/d variation gets the delay instead from an integer
register that is given by the &lt;delayx&gt; value. This should not be 0, of
course, because integer 0 is taken with the vector width.</p>
<p>The %assign/v0/e variation uses the information in the thread
event control registers to determine when to perform the assign.
%evctl is used to set the event control information.</p>
<p>The &lt;var-label&gt; references a .var object that can receive non-blocking
assignments. For blocking assignments, see %set/v.</p>
<ul class="simple">
<li><p>%assign/vec4 &lt;var-label&gt;, &lt;delay&gt;</p></li>
<li><p>%assign/vec4/d &lt;var-label&gt;, &lt;delayx&gt;</p></li>
<li><p>%assign/vec4/e &lt;var-label&gt;</p></li>
</ul>
<p>The %assign/vec4 instruction is a vec4 version of non-blocking
assignment. The &lt;delay&gt; is the number of clock ticks in the future
where the assignment should schedule, and the value to assign is
pulled from the vec4 stack.</p>
<p>The %assign/vec4/d instruction is the same, but gets its delay value
from the index register &lt;delayx&gt; instead.</p>
<ul class="simple">
<li><p>%assign/vec4/a/d &lt;var-label&gt;, &lt;off-index&gt;, &lt;delay-index&gt;</p></li>
<li><p>%assign/vec4/a/e &lt;var-label&gt;, &lt;off-index&gt;</p></li>
</ul>
<p>This instruction implements delayed assignment to an array word. The
value is popped from the vec4 stack; the width is taken from the
popped value. The &lt;off-index&gt; index register contains the canonical
offset into the memory word for a part select, and the &lt;delay-index&gt;
index register contains the delay for the assignment. Index register 3
contains the word address.</p>
<p>The &lt;off-index&gt; and &lt;delay-index&gt; index registers can be 0, which
means a zero value instead of the contents of index register 0.</p>
<p>If flag bit 4 is set, then the value will be popped from the stack,
but it will not be assigned. This handles the case that the index
values is undefined.</p>
<ul class="simple">
<li><p>%assign/vec4/off/d &lt;var-label&gt;, &lt;off-index&gt;, &lt;delay-index&gt;</p></li>
</ul>
<p>This is for writing parts to the target variable. The &lt;var-label&gt; is
the variable to write, as usual. The &lt;off-index&gt; selects an index
register that holds the offset into the target variable, and the
&lt;delay-index&gt; selects the index register that contains the delay. The
offset is in canonical bits. The width that is written is taken from
the width of the value on the stack.</p>
<p>The actual assignment is suppressed if flags-4 is 1. This is so that
calculations of offset can set the flag on errors.</p>
<ul class="simple">
<li><p>%assign/wr &lt;vpi-label&gt;, &lt;delay&gt;</p></li>
<li><p>%assign/wr/d &lt;vpi-label&gt;, &lt;delayx&gt;</p></li>
<li><p>%assign/wr/e &lt;vpi-label&gt;</p></li>
</ul>
<p>This instruction provides a non-blocking assign of the real value
given in &lt;index&gt; to the real object addressed by the &lt;vpi-label&gt;
label after the given &lt;delay&gt;. The real value is popped from the stack.</p>
<p>The %assign/wr/d variation gets the delay from integer register
&lt;delayx&gt;.</p>
<p>The %assign/wr/e variation uses the information in the thread
event control registers to determine when to perform the assign.
%evctl is used to set the event control information.</p>
<ul class="simple">
<li><p>%blend</p></li>
</ul>
<p>This instruction blends the bits of two vectors into a result in a
manner line the expressions (‘bx ? &lt;a&gt; : &lt;b&gt;). The two source vectors
are popped from the vec4 stack (and must have the same width) and the
result pushed in their place. The truth table for each bit is:</p>
<blockquote>
<div><p>1  1 –&gt; 1
0  0 –&gt; 0
z  z –&gt; z
x  x –&gt; x
…. –&gt; x</p>
</div></blockquote>
<p>In other words, if the bits are identical, then take that
value. Otherwise, the value is x.</p>
<ul class="simple">
<li><p>%blend/wr</p></li>
</ul>
<p>This instruction blends real values for the ternary operator. If the
values match return that otherwise return 0.0. Two values are popped
from the stack, one is pushed back.</p>
<ul class="simple">
<li><p>%breakpoint</p></li>
</ul>
<p>This instruction unconditionally breaks the simulator into the
interactive debugger. The idea is to stop the simulator here and give
the user a chance to display the state of the simulation using
debugger commands.</p>
<p>This may not work on all platforms. If run-time debugging is compiled
out, then this function is a no-op.</p>
<ul class="simple">
<li><p>%callf/obj &lt;code-label&gt;, &lt;scope-label&gt;</p></li>
<li><p>%callf/real &lt;code-label&gt;, &lt;scope-label&gt;</p></li>
<li><p>%callf/str &lt;code-label&gt;, &lt;scope-label&gt;</p></li>
<li><p>%callf/vec4 &lt;code-label&gt;, &lt;scope-label&gt;</p></li>
<li><p>%callf/void &lt;code-label&gt;, &lt;scope-label&gt;</p></li>
</ul>
<p>More directly implement function calling. This subsumes the %fork and
%join of the more general task and block calling, but is optimized for
functions, which are threads of a special, constrained sort.</p>
<p>The different variants reflect the different return types for the
called function. For example, if the function returns a string, the
%callf/str opcode is used, and will push the string return value into
the caller’s string stack. The %callf/void function is special in that
is pushes no value onto any stack.</p>
<ul class="simple">
<li><p>%cassign/vec4 &lt;var-label&gt;</p></li>
<li><p>%cassign/vec4/off &lt;var-label&gt;, &lt;off-index&gt;</p></li>
</ul>
<p>Perform a continuous assign of a constant value to the target
variable. This is similar to %set, but it uses the cassign port
(port-1) of the signal functor instead of the normal assign, so the
signal responds differently. See “VARIABLE STATEMENTS” in the
README.txt file.</p>
<p>The %cassign/vec4/off instruction will check the flags[4] flag, and if
it is 1, it will suppress the assignment. This is so that failed index
calculations can report the failure by setting the flag.</p>
<ul class="simple">
<li><p>%cassign/wr &lt;var-label&gt;</p></li>
</ul>
<p>Perform a continuous assign of a constant real value to the target
variable. See %cassign/v above. The value is popped from the real
value stack.</p>
<ul class="simple">
<li><p>%cast2</p></li>
</ul>
<p>Pop a value from the vec4 stack, convert it using Verilog rules to a
vector2 (binary) value, and push the result.</p>
<ul class="simple">
<li><p>%cast/vec2/dar &lt;wid&gt;</p></li>
</ul>
<p>Pop a dynamic array value from the object stack, convert it to a 2-state
vector that is &lt;wid&gt; bits wide, and push the result to the vec4 stack.
If the dynamic array does not fit exactly in &lt;wid&gt; bits, print an error
message and stop the simulation.</p>
<ul class="simple">
<li><p>%cast/vec4/dar &lt;wid&gt;</p></li>
</ul>
<p>Pop a dynamic array value from the object stack, convert it to a 4-state
vector that is &lt;wid&gt; bits wide, and push the result to the vec4 stack.
If the dynamic array does not fit exactly in &lt;wid&gt; bits, print an error
message and stop the simulation.</p>
<ul class="simple">
<li><p>%cast/vec4/str &lt;wid&gt;</p></li>
</ul>
<p>Pop a value from the string stack, convert it to a vector that is &lt;wid&gt;
bits wide, and push the result to the vec4 stack. If the string does not
fit exactly in &lt;wid&gt; bits, print an error message and stop the simulation.</p>
<ul class="simple">
<li><p>%cmp/s</p></li>
<li><p>%cmp/u</p></li>
<li><p>%cmp/e</p></li>
<li><p>%cmp/ne</p></li>
<li><p>%cmpi/s &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
<li><p>%cmpi/u &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
<li><p>%cmpi/e &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
<li><p>%cmpi/ne &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
</ul>
<p>These instructions perform a generic comparison of two vectors of
equal size. Two values are pulled from the top of the stack, and not
replaced. The results are written into flag bits 4,5,6. The
expressions (a&lt;b), (a==b) and (a===b) are calculated, with (b) popped
from the stack first, then (a).</p>
<p>The results of the comparison go into flags 4, 5, 6 and 7:</p>
<blockquote>
<div><p>4: eq  (equal)
5: lt  (less than)
6: eeq (case equal)</p>
</div></blockquote>
<p>The eeq bit is set to 1 if all the bits in the vectors are exactly the
same, or 0 otherwise. The eq bit is true if the values are logically
the same. That is, x and z are considered equal. In other words the eq
bit is the same as <cite>==</cite> and the eeq bit <cite>===</cite>.</p>
<p>The lt bit is 1 if the left vector is less than the right vector, or 0
if greater than or equal to the right vector. It is the equivalent of
the Verilog &lt; operator. Combinations of these three bits can be used
to implement all the Verilog comparison operators.</p>
<p>The %cmp/u and %cmp/s differ only in the handling of the lt bit. The
%cmp/u does an unsigned compare, whereas the %cmp/s does a signed
compare. In either case, if either operand contains x or z, then lt
bit gets the x value.</p>
<p>The %cmp/e and %cmpi/e variants are the same, but they do not bother
to calculate the lt flag. These are faster if the lt flag is not needed.</p>
<p>The %cmp/ne and %cmpi/ne variants are the same as the %cmp/e and
%cmpi/e variants, but the 4 and 6 flags are inverted in order to
eliminate the need for a %flag_inv instruction to implement != and !==
operations.</p>
<ul class="simple">
<li><p>%cmp/we</p></li>
<li><p>%cmp/wne</p></li>
</ul>
<p>These instructions perform a wild comparison of two vectors of equal
size. Two values are pulled from the top of the stack, and not replaced.
The results are written into flag bit 4. The comparisons work like eq/ne
except an x/z bit in the r-value will match any l-value bit.</p>
<p>The %cmp/wne variant is the same as %cmp/we, but the 4 flag is inverted
in order to eliminate the need for a %flag_inv instruction to implement
the !=? operator.</p>
<ul class="simple">
<li><p>%cmp/wr</p></li>
</ul>
<p>Compare real values for equality and less-then. This opcode pops to
values from the real-value stack and writes the comparison result to
bits 4/5. The expressions (a &lt; b) and (a==b) are calculated, with (b)
popped from the stack first, then (a).</p>
<ul class="simple">
<li><p>%cmp/z</p></li>
<li><p>%cmp/x</p></li>
</ul>
<p>These instructions are for implementing the casez and casex
comparisons. These work similar to the %cmp/u instructions, except
only an eq bit is calculated. These comparisons both treat z values in
the left or right operand as don’t care positions. The %cmp/x
instruction will also treat x values in either operand as don’t care.</p>
<p>Only bit 4 is set by these instructions.</p>
<ul class="simple">
<li><p>%cmp/str</p></li>
</ul>
<p>This instruction pops the top two strings from the string stack and
compares them. The results of the comparison go into bits 4 and 5:</p>
<blockquote>
<div><p>4: eq  (equal)
5: lt  (less than)</p>
</div></blockquote>
<p>For the purposes of calculating the lt bit, the top string is the
right operand and the string underneath is the left operand. This
instruction removes two strings from the stack.</p>
<ul class="simple">
<li><p>%concat/str</p></li>
<li><p>%concati/str &lt;string&gt;</p></li>
</ul>
<p>Pop the top string, and concatenate it to the new top string. Or think
of it as passing the tail, then the head, concatenating them, and
pushing the result. The stack starts with two strings in the stack,
and ends with one string in the stack.</p>
<p>The %concati/str form pops only one value from the stack. The right
part comes from the immediate value.</p>
<ul class="simple">
<li><p>%concat/vec4</p></li>
<li><p>%concati/vec4 &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
</ul>
<p>Pop two vec4 vectors, concatenate them, and push the combined
result. The top of the vec4 stack is the LSB of the result, and the
next in this stack is the MSB bits of the result.</p>
<p>The %concati/vec4 form takes an immediate value and appends it (lsb)
to the value on the top of the stack. See the %pushi/vec4 instruction
for how to describe the immediate value.</p>
<ul class="simple">
<li><p>%cvt/sr &lt;index&gt;</p></li>
<li><p>%cvt/ur &lt;bit-l&gt;</p></li>
</ul>
<p>Pop a word from the real-value stack, convert it to a signed or
unsigned integer, and write it to the &lt;index&gt; index
register. Precision may be lost in the conversion.</p>
<ul class="simple">
<li><p>%cvt/rv</p></li>
<li><p>%cvt/rv/s</p></li>
</ul>
<p>The %cvt/rv instruction pops a value from the thread vec4 stack and
converts it to a real word. Push the result onto the real value
stack. Precision may be lost in the conversion.</p>
<p>The %cvt/rv/s instruction is the same as %cvt/rv, but treats the thread
vector as a signed value.</p>
<ul class="simple">
<li><p>%cvt/vr &lt;wid&gt;</p></li>
</ul>
<p>The %cvt/vr opcode converts a real word from the stack to a vec4 that
is &lt;wid&gt; wide. Non-integer precision is lost in the conversion, and
the real value is popped from the stack. The result is pushed to the
vec4 stack.</p>
<ul class="simple">
<li><p>%deassign &lt;var-label&gt;, &lt;base&gt;, &lt;width&gt;</p></li>
</ul>
<p>Deactivate and disconnect a procedural continuous assignment to a
variable. The &lt;var-label&gt; identifies the affected variable.</p>
<p>The &lt;base&gt; and &lt;width&gt; are used to determine what part of the signal
will be deactivated. For a full deactivation the &lt;base&gt; is 0 and
&lt;width&gt; is the entire signal width.</p>
<ul class="simple">
<li><p>%deassign/wr &lt;var-label&gt;</p></li>
</ul>
<p>The same as %deassign above except this is used for real variables.</p>
<ul class="simple">
<li><p>%debug/thr</p></li>
</ul>
<p>These opcodes are aids for debugging the vvp engine. The vvp code
generator should not generate these, and they should not alter code
flow, data contents, etc.</p>
<ul class="simple">
<li><p>%delay &lt;low&gt;, &lt;high&gt;</p></li>
</ul>
<p>This opcode pauses the thread, and causes it to be rescheduled for a
time in the future. The amount is the number of the ticks in the
future to reschedule, and is &gt;= 0. If the %delay is zero, then the
thread yields the processor for another thread, but will be resumed in
the current time step.</p>
<p>The delay amount is given as 2 32bit numbers, so that 64bit times may
be represented.</p>
<ul class="simple">
<li><p>%delayx &lt;idx&gt;</p></li>
</ul>
<p>This is similar to the %delay opcode, except that the parameter
selects an index register, which contains the actual delay. This
supports run-time calculated delays.</p>
<ul class="simple">
<li><p>%delete/obj &lt;var-label&gt;</p></li>
</ul>
<p>Arrange for the dynamic object at the target label to be deleted.
This has no effect on the object or string stack. Note that this is
the same as:</p>
<blockquote>
<div><p>%null ;
%store/obj &lt;var-label&gt;</p>
</div></blockquote>
<p>but that idiom is expected to be common enough that it warrants an
optimized shorthand.</p>
<ul class="simple">
<li><p>%disable &lt;scope-label&gt;</p></li>
</ul>
<p>This instruction terminates threads that are part of a specific
scope. The label identifies the scope in question, and the threads are
the threads that are currently within that scope.</p>
<ul class="simple">
<li><p>%disable/flow &lt;scope-label&gt;</p></li>
</ul>
<p>This instruction is similar to <cite>%disable</cite> except that it will only disable a
single thread of the specified scope. The disabled thread will be the thread
closest to the current thread in the thread hierarchy. This can either be thread
itself or one of its parents.</p>
<p>It is used to implement flow control statements called from within a thread that
only affect the thread or its parents. E.g. SystemVerilog <cite>return</cite>, <cite>continue</cite>
or <cite>break</cite>.</p>
<ul class="simple">
<li><p>%disable/fork</p></li>
</ul>
<p>This instruction terminates all the detached children for the current
thread. There should not be any non-detached children.</p>
<ul class="simple">
<li><p>%div &lt;bit-l&gt;, &lt;bit-r&gt;, &lt;wid&gt;</p></li>
<li><p>%div/s &lt;bit-l&gt;, &lt;bit-r&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This instruction arithmetically divides the &lt;bit-l&gt; vector by the
&lt;bit-r&gt; vector, and leaves the result in the &lt;bit-l&gt; vector. IF any of
the bits in either vector are x or z, the entire result is x.</p>
<p>The %div/s instruction is the same as %div, but does signed division.</p>
<ul class="simple">
<li><p>%div/wr</p></li>
</ul>
<p>This opcode divides the left operand by the right operand. If the
right operand is 0, then the result is NaN.</p>
<ul class="simple">
<li><p>%dup/real</p></li>
<li><p>%dup/vec4</p></li>
<li><p>%dup/obj</p></li>
</ul>
<p>These opcodes duplicate the value on the top of the stack for the
corresponding type.</p>
<ul class="simple">
<li><p>%evctl &lt;functor-label&gt; &lt;idx&gt;</p></li>
<li><p>%evctl/c</p></li>
<li><p>%evctl/s &lt;functor-label&gt; &lt;idx&gt;</p></li>
<li><p>%evctl/i &lt;functor-label&gt; &lt;value&gt;</p></li>
</ul>
<p>These instructions are used to put event and repetition information
into the thread event control registers. These values are then used
by the %assign/e instructions to do not blocking event control. The
&lt;functor-label&gt; is the event to trigger on and the &lt;idx&gt; is an index
register to read the repetition count from (signed or unsigned).
%evctl/i sets the repetition to an immediate unsigned value.</p>
<p>%evctl/c clears the event control information. This is needed if a
%assign/e may be skipped since the %assign/e statements clear the
event control information and the other %evctl statements assert
that this information has been cleared. You can get an assert if
this information is not managed correctly.</p>
<ul class="simple">
<li><p>%event &lt;functor-label&gt;</p></li>
<li><p>%event/nb &lt;functor-label&gt;</p></li>
</ul>
<p>This instruction is used to send a pulse to an event object. The
&lt;functor-label&gt; is an event variable. This instruction simply writes
an arbitrary value to the event to trigger the event.</p>
<ul class="simple">
<li><p>%file_line &lt;file&gt; &lt;line&gt; &lt;description&gt;</p></li>
</ul>
<p>This command emits the provided file and line information along with
the description when it is executed. The output is sent to stderr and
the format of the output is:</p>
<blockquote>
<div><p>&lt;file&gt;:&lt;line&gt;: &lt;description&gt;</p>
</div></blockquote>
<p>&lt;file&gt; is the unsigned numeric file index.
&lt;line&gt; is the unsigned line number.
&lt;description&gt; is a string, if string is 0 then the following default
message is used: “Procedural tracing.”.</p>
<ul class="simple">
<li><p>%flag_inv &lt;flag&gt;</p></li>
</ul>
<p>This instruct inverts a flag bit.</p>
<ul class="simple">
<li><p>%flag_mov &lt;flag1&gt;, &lt;flag2&gt;</p></li>
</ul>
<p>This instruction copies the flag bit from &lt;flag2&gt; to &lt;flag1&gt;.</p>
<ul class="simple">
<li><p>%flag_or &lt;flag1&gt;, &lt;flag2&gt;</p></li>
</ul>
<p>This instruction calculates the Verilog OR of the flag bits in &lt;flag1&gt;
and &lt;flag2&gt;, and leaves the result in &lt;flag1&gt;.</p>
<ul class="simple">
<li><p>%flag_set/imm &lt;flag&gt;, &lt;value&gt;</p></li>
</ul>
<p>This instruction sets an immediate value into a flag bit. This is a
single bit, and the value is 0==0, 1==1, 2==z, 3==x.</p>
<ul class="simple">
<li><p>%flag_get/vec4 &lt;flag&gt;</p></li>
<li><p>%flag_set/vec4 &lt;flag&gt;</p></li>
</ul>
<p>These instructions provide a means for accessing flag bits. The
%flag_get/vec4 loads the numbered flag as a vec4 on top of the vec4
stack, and the %flag_set/vec4 pops the top of the vec4 stack and
writes the LSB to the selected flag.</p>
<ul class="simple">
<li><p>%force/vec4 &lt;label&gt;</p></li>
<li><p>%force/vec4/off &lt;label&gt;, &lt;off&gt;</p></li>
<li><p>%force/vec4/off/d &lt;label&gt;, &lt;off&gt;, &lt;delay&gt;</p></li>
</ul>
<p>Perform a “force” assign of a values to the target variable. The value
to be forced is popped from the vec4 stack and forced to the target
variable. The /off variant forces a part of a vector. The width of the
part comes from the width of the popped value, and the &lt;off&gt; is an
index register that contains the canonical offset where the value
gets written. The &lt;delay&gt; is an index register that contains the
delay.</p>
<p>The %force/vec4/off instructions will test the value of flags[4], and if
it is 1, will suppress the actual assignment. This is intended to help
with detection of invalid index expressions.</p>
<ul class="simple">
<li><p>%force/wr &lt;var-label&gt;</p></li>
</ul>
<p>Force a constant real value to the target variable. See %force/v
above. The value is popped from the real value stack.</p>
<ul class="simple">
<li><p>%fork &lt;code-label&gt;, &lt;scope-label&gt;</p></li>
</ul>
<p>This instruction is similar to %jmp, except that it creates a new
thread to start executing at the specified address. The new thread is
created and pushed onto the child stack.  It is also marked runnable,
but is not necessarily started until the current thread yields.</p>
<p>The %fork instruction has no effect other than to push a child thread.</p>
<p>See also %join.</p>
<ul class="simple">
<li><p>%free &lt;scope-label&gt;</p></li>
</ul>
<p>This instruction de-allocates the storage for a previously allocated
instance of as automatically allocated scope.</p>
<ul class="simple">
<li><p>%inv</p></li>
</ul>
<p>Perform a bitwise invert of the vector on top of the vec4 stack. The result
replaces the input. Invert means the following, independently, for each
bit:</p>
<blockquote>
<div><p>0  –&gt; 1
1  –&gt; 0
x  –&gt; x
z  –&gt; x</p>
</div></blockquote>
<ul class="simple">
<li><p>%ix/vec4 &lt;idx&gt;</p></li>
<li><p>%ix/vec4/s &lt;idx&gt;</p></li>
</ul>
<p>This instruction loads a vec4 value from the vec4 stack, into the
index register &lt;idx&gt;. The value is popped from the vec4 stack and
written to the index register.</p>
<p>The %ix/vec4 instruction converts the 4-value bits into a binary
number, without sign extension. If any of the bits of the vector is x
or z, then the index register gets the value 0. The %ix/vec4/s
instruction is the same, except that it assumes the source vector is
sign extended to fit the index register.</p>
<p>The instruction also writes into flag 4 a 1 if any of the bits of the
input vector are x or z. This is a flag that the 0 value written into
the index register is really the result of calculating from unknown
bits. It writes an X into flag 4 if the vec4 value overflows the index
register.</p>
<blockquote>
<div><p>4: unknown value or overflow
5: (reserved)
6: (reserved)</p>
</div></blockquote>
<ul class="simple">
<li><p>%ix/getv &lt;idx&gt;, &lt;functor-label&gt;</p></li>
<li><p>%ix/getv/s &lt;idx&gt;, &lt;functor-label&gt;</p></li>
</ul>
<p>These instructions are like the %ix/vec4 instructions, except that they
read directly from a functor label instead of from thread bits. They set
flag 4 just like %ix/get (overflow is not currently checked by ix/getv/s).</p>
<ul class="simple">
<li><p>%ix/load &lt;idx&gt;, &lt;low&gt;, &lt;high&gt;</p></li>
</ul>
<p>This instruction loads an immediate value into the addressed index
register. The index register holds 64 bit numeric values, so &lt;low&gt;
and &lt;high&gt; are used to separate the value in two 32 bit chunks.
The idx value selects the index register. This is different from
%ix/get, which loads the index register from a value in the thread bit
vector. The values are unsigned decimal values and are combined as
&lt;high&gt; &lt;&lt; 32 | &lt;low&gt; to produce the final value.</p>
<ul class="simple">
<li><p>%ix/add &lt;idx&gt;, &lt;low&gt;, &lt;high&gt;</p></li>
<li><p>%ix/sub &lt;idx&gt;, &lt;low&gt;, &lt;high&gt;</p></li>
<li><p>%ix/mul &lt;idx&gt;, &lt;low&gt;, &lt;high&gt;</p></li>
</ul>
<p>These instructions add, subtract, or multiply the selected index
register by the immediate value. The 64 bit immediate value is built
from the two 32 bit chunks &lt;low&gt; and &lt;high&gt; (see %ix/load above).
The &lt;idx&gt; value selects the index register.</p>
<ul class="simple">
<li><p>%ix/mov &lt;dst&gt;, &lt;src&gt;</p></li>
</ul>
<p>This instruction simply sets the index register &lt;dst&gt; to the value of
the index register &lt;src&gt;.</p>
<ul class="simple">
<li><p>%jmp &lt;code-label&gt;</p></li>
</ul>
<p>The %jmp instruction performs an unconditional branch to a given
location. The parameter is the label of the destination instruction.</p>
<ul class="simple">
<li><p>%jmp/[01xz] &lt;code-label&gt;, &lt;flag&gt;</p></li>
</ul>
<p>This is a conditional version of the %jmp instruction. In this case,
a flag bit (addressed by &lt;bit&gt;) is tested. If it is one of the
values in the part after the /, the jump is taken. For example:</p>
<blockquote>
<div><p>%jmp/xz T_label, 8;</p>
</div></blockquote>
<p>will jump to T_label if bit 8 is x or z.</p>
<ul class="simple">
<li><p>%join</p></li>
</ul>
<p>This is the partner to %fork. This instruction causes the thread to
wait for the top thread in the child stack to terminate, then
continues. It has no effect in the current thread other than to wait
until the top child is cleared.</p>
<p>It is an error to execute %join if there are no children in the child
stack. Every %join in the thread must have a matching %fork that
spawned off a child thread.</p>
<p>If the matching child instruction is still running, a %join suspends
the calling thread until the child ends. If the child is already
ended, then the %join does not block or yield the thread.</p>
<ul class="simple">
<li><p>%join/detach &lt;n&gt;</p></li>
</ul>
<p>This is also a partner to %fork. This instruction causes the thread
to detach &lt;n&gt; threads from the current thread. The &lt;n&gt; should be ALL
the children, and none of those children may be automatic. This
instruction is used to implement join_none and join_any from the
Verilog source.</p>
<ul class="simple">
<li><p>%load/obj &lt;var-label&gt;</p></li>
</ul>
<p>This instruction loads an object handle and pushes it to the top of
the object handle stack.</p>
<p>See also %store/obj.</p>
<ul class="simple">
<li><p>%load/real &lt;vpi-label&gt;</p></li>
<li><p>%load/dar/r &lt;functor-label&gt;</p></li>
</ul>
<p>The %load/real instruction reads a real value from the vpi-like object
and pushes it to the top of the real value stack.</p>
<p>The %load/dar/r loads the real word from the darray and pushes it onto
the stack.</p>
<ul class="simple">
<li><p>%load/str &lt;var-label&gt;</p></li>
<li><p>%load/stra &lt;array-label&gt;, &lt;index&gt;</p></li>
<li><p>%load/dar/str &lt;var-label&gt;</p></li>
</ul>
<p>The %load/str instruction gets the string from the string variable and
pushes in to the string stack. (See also %store/str)</p>
<p>The %load/dar/str is similar, but the variable is a dynamic array of
strings, and there is an index value in index register 3.
(See also %store/dar/str)</p>
<ul class="simple">
<li><p>%load/v &lt;bit&gt;, &lt;functor-label&gt;, &lt;wid&gt; (XXXX Old implementation)</p></li>
</ul>
<p>This instruction loads a vector value from the given functor node into
the specified thread register bit. The functor-label can refer to a
.net, a .var or a .functor with a vector output. The entire vector,
from the least significant up to &lt;wid&gt; bits, is loaded starting at
thread bit &lt;bit&gt;. It is an OK for the width to not match the vector
width at the functor. If the &lt;wid&gt; is less than the width at the
functor, then the most significant bits are dropped. If the &lt;wid&gt; is
more than the width at the functor, the value is padded with X bits.</p>
<ul class="simple">
<li><p>%load/vec4 &lt;var-label&gt;</p></li>
</ul>
<p>This instruction loads a vector value from the given functor node and
pushes it onto the vec4 stack. See also the %store/vec4 instruction.</p>
<ul class="simple">
<li><p>%load/vec4a &lt;arr-label&gt;, &lt;addr-index&gt;</p></li>
</ul>
<p>This instruction loads a vec4 value from the array and pushes the
value onto the stack. The &lt;addr-index&gt; is the index register that
holds the canonical array index.</p>
<p>The load checks flag bit 4. If it is 1, then the load it cancelled and
replaced with a load of all X bits. See %ix/vec4.</p>
<ul class="simple">
<li><p>%load/ar &lt;array-label&gt;, &lt;index&gt;</p></li>
</ul>
<p>The %load/ar instruction reads a real value from an array. The &lt;index&gt;
is the index register that contains the canonical word address into
the array.</p>
<ul class="simple">
<li><p>%loadi/wr &lt;bit&gt;, &lt;mant&gt;, &lt;exp&gt;</p></li>
</ul>
<p>This opcode loads an immediate value, floating point, into the word
register selected by &lt;bit&gt;. The mantissa is an unsigned integer value,
up to 32 bits, that multiplied by 2**(&lt;exp&gt;-0x1000) to make a real
value. The sign bit is OR-ed into the &lt;exp&gt; value at bit 0x4000, and
is removed from the &lt;exp&gt; before calculating the real value.</p>
<p>If &lt;exp&gt;==0x3fff and &lt;mant&gt; == 0, the value is +inf.
If &lt;exp&gt;==0x7fff and &lt;mant&gt; == 0, the value is -inf.
If &lt;exp&gt;==0x3fff and &lt;mant&gt; != 0, the value is NaN.</p>
<ul class="simple">
<li><p>%max/wr</p></li>
<li><p>%min/wr</p></li>
</ul>
<p>This instruction pops the top two values from the real stack and
pushes back the max(min) value. Avoid returning NaN by selecting the
other if either is NaN.</p>
<ul class="simple">
<li><p>%mod</p></li>
<li><p>%mod/s</p></li>
</ul>
<p>This instruction calculates the modulus %r of the left operand, and
replaces the left operand with the result. The left and right vectors
are popped from the vec4 stack and have identical width. The result is
pushed onto the vec4 stack.</p>
<p>The /s form does signed %.</p>
<ul class="simple">
<li><p>%mod/wr</p></li>
</ul>
<p>This opcode is the real-valued modulus of the two real values.</p>
<ul class="simple">
<li><p>%mul</p></li>
<li><p>%muli &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This instruction multiplies the left vector by the right vector, the
vectors pare popped from the vec4 stack and have the same width. If
any of the bits of either vector are x or z, the result is
x. Otherwise, the result is the arithmetic product. In any case, the
result is pushed back on the vec4 stack.</p>
<ul class="simple">
<li><p>%mul/wr</p></li>
</ul>
<p>This opcode multiplies two real words together.</p>
<ul class="simple">
<li><p>%nand</p></li>
</ul>
<p>Perform the bitwise NAND of two vec4 vectors, and push the result. Each
bit is calculated independent of other bits. NAND means the following:</p>
<blockquote>
<div><p>0 and ? –&gt; 1
? and 0 –&gt; 1
1 and 1 –&gt; 0
otherwise   x</p>
</div></blockquote>
<ul class="simple">
<li><p>%new/cobj &lt;label&gt;</p></li>
</ul>
<p>Create a new class object. The &lt;label&gt; is the VPI label for a class
type definition.</p>
<ul class="simple">
<li><p>%new/darray &lt;idx&gt;, “&lt;type&gt;”</p></li>
</ul>
<p>Create a new array (of int objects) with a size. the &lt;idx&gt; is the
address of an index variable that contains the computed array size to
use. The &lt;type&gt; is a string that expresses the type of the elements of
the array. See also %delete/obj</p>
<p>The supported types are:</p>
<blockquote>
<div><p>“b&lt;N&gt;”     - unsigned bool &lt;N&gt;-bits
“sb&lt;N&gt;”    - signed bool &lt;N&gt;-bits
“r”        - real
“S”        - SystemVerilog string</p>
</div></blockquote>
<ul class="simple">
<li><p>%nor</p></li>
</ul>
<p>Perform the bitwise nor of vec4 vectors, and push the result. Each bit
in the source vectors is combined to make a result bit according to the
truth table.</p>
<blockquote>
<div><p>1 nor ? –&gt; 0
? nor 1 –&gt; 0
0 nor 0 –&gt; 1
otherwise  x</p>
</div></blockquote>
<ul class="simple">
<li><p>%nor/r &lt;dst&gt;, &lt;src&gt;, &lt;wid&gt; (XXXX Old definition)</p></li>
</ul>
<p>The %nor/r instruction is a reduction nor. That is, the &lt;src&gt; is a
vector with width, but the result is a single bit. The &lt;src&gt; vector is
not affected by the operation unless the &lt;dst&gt; bit is within the
vector. The result is calculated before the &lt;dst&gt; bit is written, so
it is valid to place the &lt;dst&gt; within the &lt;src&gt;.</p>
<p>The actual operation performed is the inverted or of all the bits in
the vector.</p>
<ul class="simple">
<li><p>%nor/r</p></li>
</ul>
<p>The %nor/r instruction is a reduction nor. That is, a vec4 value is
popped from the vec4 stack, the bits of the vector are or’ed together
to a signal bit, that bit is inverted and the resulting 1-bit vector
pushed back to the vec4 stack. See also the “%or” instruction.</p>
<ul class="simple">
<li><p>%null</p></li>
</ul>
<p>Push a null object and push it to the object stack. The null object
can be used with any class or darray object, so it is not typed.</p>
<ul class="simple">
<li><p>%or</p></li>
</ul>
<p>Perform the bitwise or of two vectors. Pop two values from the vec4
stack to get the input arguments. Each bit in the result is combined
with the corresponding bit in the input arguments, according to the
truth table:</p>
<blockquote>
<div><p>1 or ? –&gt; 1
? or 1 –&gt; 1
0 or 0 –&gt; 0
otherwise  x</p>
</div></blockquote>
<p>The results is then pushed onto the vec4 stack. The inputs and the
output are all the same width.</p>
<ul class="simple">
<li><p>%or/r</p></li>
</ul>
<p>This is a reduction version of the %or opcode. Pop a single value from
the vec4 stack, perform the reduction or and return the result to the stack.</p>
<ul class="simple">
<li><p>%pad &lt;dst&gt;, &lt;src&gt;, &lt;wid&gt; (XXXX Old version)</p></li>
</ul>
<p>This instruction replicates a single bit in register space into a
destination vector in register space. The destination may overlap
the source bit. The &lt;dst&gt; may not be 0-3. This is useful for zero
or sign extending a vector.</p>
<ul class="simple">
<li><p>%pad/s &lt;wid&gt;</p></li>
<li><p>%pad/u &lt;wid&gt;</p></li>
</ul>
<p>These instruction change the size of the top item in the vec4
stack. If this item is larger then this, it is truncated. If smaller,
then extended. The /s variant sign extends, the /u variant unsigned
extends.</p>
<ul class="simple">
<li><p>%part/s &lt;wid&gt;</p></li>
<li><p>%part/u &lt;wid&gt;</p></li>
</ul>
<p>This instruction implements a part select. It pops from the top of the
vec4 the base value, then it pops the base to select from. The width
is the fixed number &lt;wid&gt;. The result is pushed back to the stack.</p>
<ul class="simple">
<li><p>%pop/str &lt;num&gt;</p></li>
<li><p>%pop/real &lt;num&gt;</p></li>
<li><p>%pop/obj &lt;num&gt;, &lt;skip&gt;</p></li>
<li><p>%pop/vec4 &lt;num&gt;</p></li>
</ul>
<p>Pop &lt;num&gt; items from the string/real/object/vec4 stack. This is the
opposite of the %pushX/str opcode which pushes a string to the
stack. The %pop/str is not normally needed because the %store/str
includes an implicit pop, but sometimes it is necessary to pop
explicitly.</p>
<p>The &lt;skip&gt; is the number of top positions on the stack to keep,
before starting to pop. This allows for popping positions other than
the top of the stack.</p>
<ul class="simple">
<li><p>%pow</p></li>
<li><p>%pow/s</p></li>
</ul>
<p>The %pow opcode pops the “B” value from the stack, then pops the “A”
value from the stack, then pushes A**B back onto the stack. Of there
are any X or Z bits in A or B, then an X value is pushed onto the
stack instead of a calculated values.</p>
<p>The %pow/s opcode does the same for signed values.</p>
<ul class="simple">
<li><p>%pow/wr</p></li>
</ul>
<p>This opcode raises the left operand by the right operand, and pushes
the result.</p>
<ul class="simple">
<li><p>%prop/v &lt;pid&gt;</p></li>
<li><p>%prop/obj &lt;pid&gt;, &lt;idx&gt;</p></li>
<li><p>%prop/r &lt;pid&gt;</p></li>
<li><p>%prop/str &lt;pid&gt;</p></li>
</ul>
<p>Read a vector (/v) or real value (/r) or string (/str) or object from
the property number &lt;pid&gt; of the class object on the top of the
object stack. Push the resulting value to the appropriate stack. The
class object that is the source is NOT popped from the object stack.</p>
<p>The &lt;idx&gt; is the address of an index variable that selects the word of
an arrayed property. If the &lt;idx&gt; value is 0, then use index value
zero instead of reading index register zero. Use this form for
non-arrayed properties.</p>
<ul class="simple">
<li><p>%pushi/real &lt;mant&gt;, &lt;exp&gt;</p></li>
</ul>
<p>This opcode loads an immediate value, floating point, into the real
value stack. The mantissa is an unsigned integer value, up to 32 bits,
that multiplied by 2**(&lt;exp&gt;-0x1000) to make a real value. The sign
bit is OR-ed into the &lt;exp&gt; value at bit 0x4000, and is removed from
the &lt;exp&gt; before calculating the real value.</p>
<p>If &lt;exp&gt;==0x3fff and &lt;mant&gt; == 0, the value is +inf.
If &lt;exp&gt;==0x7fff and &lt;mant&gt; == 0, the value is -inf.
If &lt;exp&gt;==0x3fff and &lt;mant&gt; != 0, the value is NaN.</p>
<ul class="simple">
<li><p>%pushi/str &lt;text&gt;</p></li>
</ul>
<p>Push a literal string to the string stack.</p>
<ul class="simple">
<li><p>%pushi/vec4 &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This opcode loads an immediate value, vector4, into the vector
stack. The &lt;vala&gt; is the boolean value bits, and the &lt;valb&gt; bits are
modifiers to support z and x values. The a/b encodings for the 4
possible logic values are:</p>
<blockquote>
<div><p>a b  val
0 0   0
1 0   1
1 1   x
0 1   z</p>
</div></blockquote>
<p>This opcode is limited to 32bit numbers.</p>
<ul class="simple">
<li><p>%pushv/str</p></li>
</ul>
<p>Convert a vector to a string and push the string to the string
stack. The single argument is popped from the vec4 stack and the
result pushed to the string stack.</p>
<ul class="simple">
<li><p>%putc/str/v &lt;functor-label&gt;, &lt;muxr&gt;</p></li>
</ul>
<p>Pop a vector byte from the thread vec4 stack and write it to a
character of the string variable at &lt;functor-label&gt;. This is
basically an implementation of &lt;string&gt;.putc(&lt;muxr&gt;, &lt;val&gt;) where
&lt;val&gt; is the 8bit vector popped from the stack.</p>
<ul class="simple">
<li><p>%qpop/b/real &lt;functor-label&gt;</p></li>
<li><p>%qpop/f/real &lt;functor-label&gt;</p></li>
<li><p>%qpop/b/str &lt;functor-label&gt;</p></li>
<li><p>%qpop/f/str &lt;functor-label&gt;</p></li>
<li><p>%qpop/b/v &lt;functor-label&gt;</p></li>
<li><p>%qpop/f/v &lt;functor-label&gt;</p></li>
</ul>
<p>Pop values from a dynamic queue object.</p>
<ul class="simple">
<li><p>%release/net &lt;functor-label&gt;, &lt;base&gt;, &lt;width&gt;</p></li>
<li><p>%release/reg &lt;functor-label&gt;, &lt;base&gt;, &lt;width&gt;</p></li>
</ul>
<p>Release the force on the signal that is represented by the functor
&lt;functor-label&gt;.  The force was previously activated with a %force/v
statement.  If no force was active on this functor the statement does
nothing. The %release/net sends to the labeled functor the release
command with net semantics: the unforced value is propagated to the
output of the signal after the release is complete. The %release/reg
sends the release command with reg semantics: the signal holds its
forced value until another value propagates through.</p>
<p>The &lt;base&gt; and &lt;width&gt; are used to determine what part of the signal
will be released. For a full release the &lt;base&gt; is 0 and &lt;width&gt; is
the entire signal width.</p>
<ul class="simple">
<li><p>%release/wr &lt;functor-label&gt;, &lt;type&gt;</p></li>
</ul>
<p>Release the force on the real signal that is represented by the functor
&lt;functor-label&gt;.  The force was previously activated with a %force/wr
statement. The &lt;type&gt; is 0 for nets and 1 for registers. See the other
%release commands above.</p>
<ul class="simple">
<li><p>%replicate &lt;count&gt;</p></li>
</ul>
<p>Pop the vec4 value, replicate it &lt;count&gt; times, then push the
result. In other words, push the concatenation of &lt;count&gt; copies.
See also the %concat instruction.</p>
<ul class="simple">
<li><p>%ret/obj &lt;index&gt;</p></li>
<li><p>%ret/real &lt;index&gt;</p></li>
<li><p>%ret/str &lt;index&gt;</p></li>
<li><p>%ret/vec4 &lt;index&gt;, &lt;offset&gt;, &lt;wid&gt;</p></li>
</ul>
<p>Write a value to the indexed function argument. The value is popped
from the appropriate stack and written into the argument. The return
value of a function is the first argument of the appropriate type, so
for example to store the return value for a real function, use
“%ret/real 0;”. It is up to the function caller to set up the argument
references.</p>
<p>The %ret/vec4 opcode works very much like the %store/vec4 opcode. The
&lt;off&gt; and &lt;wid&gt; operands are the offset and width of the subvector of
the destination value that is written by the value popped from the
vec4 stack. Off the &lt;offset&gt; is zero, then the literal offset is
zero. If the &lt;offset&gt; is non-zero, then it selects an index register
that contains the actual offset. In this case, flag-4 is tested, and
if not 1, the assign is suppressed.</p>
<ul class="simple">
<li><p>%retload/vec4 &lt;index&gt;</p></li>
<li><p>%retload/real &lt;index&gt;</p></li>
<li><p>%retload/str &lt;index&gt;</p></li>
</ul>
<p>Read a value from the indexed function argument. The value is read
from the argument and pushed to the appropriate stack.</p>
<ul class="simple">
<li><p>%set/dar/obj/real &lt;index&gt;</p></li>
<li><p>%set/dar/obj/str &lt;index&gt;</p></li>
<li><p>%set/dar/obj/vec4 &lt;index&gt;</p></li>
</ul>
<p>The “%set/dar/obj/real” opcode sets the top value from the real-value
stack to the index. This does NOT pop the real value off the
stack. The intent is that this value may be written to a bunch of
values.</p>
<p>The “%set/dar/obj/str” opcode does the same but for string values and
uses the string stack, and the “%set/dar/obj/vec4” for vec4 values and
the vector stack.</p>
<ul class="simple">
<li><p>%set/v &lt;var-label&gt;, &lt;bit&gt;, &lt;wid&gt; (XXXX Old definition)</p></li>
</ul>
<p>This sets a vector to a variable, and is used to implement blocking
assignments. The &lt;var-label&gt; identifies the variable to receive the
new value. Once the set completes, the value is immediately available
to be read out of the variable. The &lt;bit&gt; is the address of the thread
register that contains the LSB of the vector, and the &lt;wid&gt; is the
size of the vector. The width must exactly match the width of the
signal.</p>
<ul class="simple">
<li><p>%set/qb &lt;var-label&gt;, &lt;bit&gt;, &lt;wid&gt;</p></li>
<li><p>%set/qf &lt;var-label&gt;, &lt;bit&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This sets the vector value into the back (qb) or front (qf) of a queue
variable.</p>
<ul class="simple">
<li><p>%shiftl &lt;idx&gt;</p></li>
<li><p>%shiftr &lt;idx&gt;</p></li>
<li><p>%shiftr/s &lt;idx&gt;</p></li>
</ul>
<p>These instructions shift the top value in the vec4 stack left (towards
MSB) or right, possibly signed. The &lt;idx&gt; is the address of the index
register that contains the amount to shift.</p>
<p>The instruction also checks flag bit 4. If it is true, the result is
replaced with X instead of a shifted result. This is intended to
detect that the index contents were not valid.</p>
<ul class="simple">
<li><p>%split/vec4 &lt;wid&gt;</p></li>
</ul>
<p>Pull the top vec4 vector from the stack and split it into two
parts. Split off &lt;wid&gt; bits from the LSB, then push the remaining bits
of the original (the MSB) back to the stack. Then push the split off
LSB vector.</p>
<p>The &lt;wid&gt; must be less than the width of the original, unsplit vector.</p>
<ul class="simple">
<li><p>%store/obj &lt;var-label&gt;</p></li>
</ul>
<p>This pops the top of the object stack and writes it to the object
variable given by the label.</p>
<p>See also %load/obj.</p>
<ul class="simple">
<li><p>%store/prop/obj &lt;pid&gt;, &lt;idx&gt;</p></li>
<li><p>%store/prop/r &lt;pid&gt;</p></li>
<li><p>%store/prop/str &lt;pid&gt;</p></li>
<li><p>%store/prop/v &lt;pid&gt;, &lt;wid&gt;</p></li>
</ul>
<p>The %store/prop/r pops a real value from the real stack and stores it
into the the property number &lt;pid&gt; of a cobject in the top of the
object stack. The cobject is NOT popped.</p>
<p>The %store/prop/obj pops an object from the top of the object stack,
then writes it to the property number &lt;pid&gt; of the cobject now on
top of the object stack. The cobject is NOT popped. The &lt;idx&gt; argument
is the index register to select an element. If the property is an
array, this selects the element. If &lt;idx&gt; is 0, then use the value 0
instead of index register zero. Use 0 for non-array properties.</p>
<p>The %store/prop/v pops a vector from the vec4 stack and stores it into
the property &lt;pid&gt; of the cobject in the top of the object stack. The
vector is truncated to &lt;wid&gt; bits, and the cobject is NOT popped.</p>
<ul class="simple">
<li><p>%store/real &lt;var-label&gt;</p></li>
<li><p>%store/reala &lt;var-label&gt;, &lt;index&gt;</p></li>
</ul>
<p>This pops the top of the real variable stack and write it to the
object variable given by the label.</p>
<p>The reala version is similar, but writes to a real array using the
index in the index register &lt;index&gt;</p>
<ul class="simple">
<li><p>%store/str &lt;var-label&gt;</p></li>
<li><p>%store/stra &lt;array-label&gt;, &lt;index&gt;</p></li>
<li><p>%store/dar/r &lt;var-label&gt;</p></li>
<li><p>%store/dar/str &lt;var-label&gt;</p></li>
<li><p>%store/dar/vec4 &lt;var-label&gt;</p></li>
<li><p>%store/qf/r &lt;var-label&gt;</p></li>
<li><p>%store/qf/str &lt;var-label&gt;</p></li>
<li><p>%store/qf/v &lt;var-label&gt;, &lt;wid&gt;</p></li>
<li><p>%store/qb/r &lt;var-label&gt;</p></li>
<li><p>%store/qb/str &lt;var-label&gt;</p></li>
<li><p>%store/qf/v &lt;var-label&gt;, &lt;wid&gt;</p></li>
</ul>
<p>The %store/str instruction pops the top of the string stack and writes
it to the string variable.</p>
<p>The %store/stra targets an array.</p>
<p>The %store/dar/str is similar, but the target is a dynamic array of
string string. The index is taken from signed index register 3.</p>
<ul class="simple">
<li><p>%store/vec4 &lt;var-label&gt;, &lt;offset&gt;, &lt;wid&gt;</p></li>
<li><p>%store/vec4a &lt;var-label&gt;, &lt;addr&gt;, &lt;offset&gt;</p></li>
</ul>
<p>Store a logic vector into the variable. The value (and its width) is
popped off the top of the stack and written to the variable. The value
is then optionally truncated to &lt;wid&gt; bits and assigned to the
variable. It is an error for the value to be fewer then &lt;wid&gt;
bits. The &lt;offset&gt; is the index register that contains a part offset
for writing into a part of the variable. If the &lt;offset&gt; is 0, then
use the literal value 0 instead of getting an offset from index
register 0.</p>
<p>The %store/vec4a is similar, but the target is an array of vec4, the
&lt;addr&gt; is an index register that contains the canonical address, and
the &lt;offset&gt; is an index register that contains the vector part
offset.</p>
<p>Both index registers can be 0, to mean a zero value instead of a zero
register.</p>
<p>The %store/vec4a will check flag bit 4, and if it is true, it will
suppress the actual assignment. This is so that the context can
indicate that the address is invalid.</p>
<p>The %store/vec4 will check flag bit 4, only if the &lt;offset&gt; is a
non-zero index register. A 0 index is a fixed constant and cannot
fail.</p>
<p>NOTE: The &lt;wid&gt; is not necessary, and should be removed.</p>
<p>The %store/qf/* and %store/qb/* instructions are queue manipulations,
which implement the push_back (qb) and push_front (qf)
functions. These only apply to queue object, and are distinct from the
dar versions because the begin/front don’t exist, by definition.</p>
<ul class="simple">
<li><p>%sub</p></li>
</ul>
<p>This instruction subtracts vec4 values. The right value is popped from
the vec4 stack, then the left value is popped. The right is subtracted
from the left, and the result pushed.</p>
<p>See also the %add instruction.</p>
<ul class="simple">
<li><p>%subi &lt;vala&gt;, &lt;valb&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This instruction pops a value “A” from the vec4 stack, generates a
values “B” from the immediate argument, and pushes A-B.</p>
<p>See also the %addi instruction.</p>
<ul class="simple">
<li><p>%sub/wr</p></li>
</ul>
<p>This instruction operates on real values in word registers. The right
value is popped, the left value is popped, the right is subtracted
from the left, and the result pushed.</p>
<ul class="simple">
<li><p>%substr &lt;start&gt;, &lt;end&gt;</p></li>
</ul>
<p>This instruction takes the substring of the top string in the string
stack. This implements the SystemVerilog style substring. The string
stack is popped and replaced with the result.</p>
<ul class="simple">
<li><p>%substr/vec4 &lt;sel&gt;, &lt;wid&gt;</p></li>
</ul>
<p>This instruction extracts the substring of the top string in the
string stack and pushes the result to the vec4 stack. The &lt;sel&gt; is the
index register that holds the select base, and the &lt;wid&gt; is the width,
in bits, of the result. Note that &lt;wid&gt; must be a multiple of 8.</p>
<p>The string value is NOT popped.</p>
<ul class="simple">
<li><p>%test_nul &lt;var-label&gt;</p></li>
<li><p>%test_nul/obj</p></li>
<li><p>%test_nul/prop &lt;pid&gt;, &lt;idx&gt;</p></li>
</ul>
<p>This instruction tests the contents of the addressed variable to see
if it is null. If it is, set flag bit 4 to 1. Otherwise, set flag bit
4 to 0.</p>
<p>The %test_null/obj tests the object on the top of the stack, instead
of any variable. The value in the stack is NOT popped.</p>
<p>The %test_nul/prop instruction tests an object property for nul. The
object with the property is peeked from the top of the object stack,
and the &lt;idx&gt; is the array index if the property is an array of objects.</p>
<p>This is intended to implement the SystemVerilog expression
(&lt;var&gt;==null), where &lt;var&gt; is a class variable.</p>
<ul class="simple">
<li><p>%vpi_call &lt;name&gt; [, …] {&lt;vec4&gt; &lt;real&gt; &lt;str&gt;}</p></li>
</ul>
<p>This instruction makes a call to a system task that was declared using
VPI. The operands are compiled down to a vpiHandle for the call. The
instruction contains only the vpiHandle for the call. See the vpi.txt
file for more on system task/function calls.</p>
<p>The {…} part is stack information. This tells the run-time how many
stack items the call uses so that it knows how many to pop off the
stack when the call returns.</p>
<ul class="simple">
<li><p>%vpi_func &lt;file&gt; &lt;line&gt; &lt;name&gt; [, …] {&lt;vec4&gt; &lt;real&gt; &lt;str&gt;}</p></li>
<li><p>%vpi_func/r &lt;file&gt; &lt;line&gt; &lt;name&gt; [, …] {&lt;vec4&gt; &lt;real&gt; &lt;str&gt;}</p></li>
<li><p>%vpi_func/s &lt;file&gt; &lt;line&gt; &lt;name&gt; [, …] {&lt;vec4&gt; &lt;real&gt; &lt;str&gt;}</p></li>
</ul>
<p>This instruction is similar to %vpi_call, except that it is for
calling system functions. The difference here is the return value from
the function call is pushed onto the appropriate stack. The normal
means that the VPI code uses to write the return value causes those
bits to go here.</p>
<p>The {…} part is stack information. This tells the run-time how many
stack items the call uses from each stack so that it knows how many to
pop off the stack when the call returns. The function call will pop
the real and string stacks, and will push any return value.</p>
<ul class="simple">
<li><p>%wait &lt;functor-label&gt;</p></li>
</ul>
<p>When a thread executes this instruction, it places itself in the
sensitive list for the addressed functor. The functor holds all the
threads that await the functor. When the defined sort of event occurs
on the functor, a thread schedule event is created for all the threads
in its list and the list is cleared.</p>
<ul class="simple">
<li><p>%wait/fork</p></li>
</ul>
<p>This instruction puts the current thread to sleep until all the detached
children have finished executing. The last detached child is responsible
for restarting the parent when it finishes.</p>
<ul class="simple">
<li><p>%xnor</p></li>
</ul>
<p>This instruction pops two vectors from the vec4 stack, does a bitwise
exclusive nor (~^) of the vectors, and pushes the result. The truth
table for the xor is:</p>
<blockquote>
<div><p>0 xnor 0 –&gt; 1
0 xnor 1 –&gt; 0
1 xnor 0 –&gt; 0
1 xnor 1 –&gt; 1
otherwise    x</p>
</div></blockquote>
<ul class="simple">
<li><p>%xor</p></li>
</ul>
<p>This instruction pops two vectors from the vec4 stack, does a bitwise
exclusive or (^) of the vectors, and pushes the result. The truth
table for the xor is:</p>
<blockquote>
<div><p>0 xor 0 –&gt; 0
0 xor 1 –&gt; 1
1 xor 0 –&gt; 1
1 xor 1 –&gt; 0
otherwise   x</p>
</div></blockquote>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>/*
 * Copyright (c) 2001-2024 Stephen Williams (steve@icarus.com)
 *
 *    This source code is free software; you can redistribute it
 *    and/or modify it in source code form under the terms of the GNU
 *    General Public License as published by the Free Software
 *    Foundation; either version 2 of the License, or (at your option)
 *    any later version.
 *
 *    This program is distributed in the hope that it will be useful,
 *    but WITHOUT ANY WARRANTY; without even the implied warranty of
 *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *    GNU General Public License for more details.
 *
 *    You should have received a copy of the GNU General Public License
 *    along with this program; if not, write to the Free Software
 *    Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
 */
</pre></div>
</div>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../../index.html">Icarus Verilog</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../usage/index.html">Icarus Verilog Usage</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../targets/index.html">The Icarus Verilog Targets</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Icarus Verilog Developer Support</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../getting_started.html">Getting Started as a Contributor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../regression_tests.html">The Regression Test Suite</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../version_stamps.html">Files With Version Information</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">Developer Guide</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../glossary.html">Glossary</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../../index.html">Documentation overview</a><ul>
  <li><a href="../../index.html">Icarus Verilog Developer Support</a><ul>
  <li><a href="../index.html">Developer Guide</a><ul>
  <li><a href="index.html">VVP - Verilog Virtual Processor</a><ul>
      <li>Previous: <a href="vvp.html" title="previous chapter">VVP Simulation Engine</a></li>
      <li>Next: <a href="vpi.html" title="next chapter">VPI Within VVP</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2024-2025, Stephen Williams.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../../_sources/developer/guide/vvp/opcodes.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>