// Seed: 3343061699
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output tri0  id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  tri1  id_5
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    output wire  id_0,
    input  wire  _id_1,
    output logic id_2,
    input  wire  id_3,
    input  wire  id_4,
    input  tri0  id_5
);
  logic id_7;
  ;
  assign id_2 = -1'b0;
  logic id_8;
  bit   id_9;
  always begin : LABEL_0
    if (1) begin : LABEL_1
      $signed(70);
      ;
      id_9 <= id_5;
    end
    if (1) if (1) id_2 <= id_4;
  end
  assign id_8 = id_4;
  wire id_10;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0,
      id_5,
      id_3
  );
endmodule
