#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f5efc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f5f150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f502d0 .functor NOT 1, L_0x1fbcb70, C4<0>, C4<0>, C4<0>;
L_0x1fbc950 .functor XOR 2, L_0x1fbc810, L_0x1fbc8b0, C4<00>, C4<00>;
L_0x1fbca60 .functor XOR 2, L_0x1fbc950, L_0x1fbc9c0, C4<00>, C4<00>;
v0x1fb4110_0 .net *"_ivl_10", 1 0, L_0x1fbc9c0;  1 drivers
v0x1fb4210_0 .net *"_ivl_12", 1 0, L_0x1fbca60;  1 drivers
v0x1fb42f0_0 .net *"_ivl_2", 1 0, L_0x1fb74d0;  1 drivers
v0x1fb43b0_0 .net *"_ivl_4", 1 0, L_0x1fbc810;  1 drivers
v0x1fb4490_0 .net *"_ivl_6", 1 0, L_0x1fbc8b0;  1 drivers
v0x1fb45c0_0 .net *"_ivl_8", 1 0, L_0x1fbc950;  1 drivers
v0x1fb46a0_0 .net "a", 0 0, v0x1faec10_0;  1 drivers
v0x1fb4740_0 .net "b", 0 0, v0x1faecb0_0;  1 drivers
v0x1fb47e0_0 .net "c", 0 0, v0x1faed50_0;  1 drivers
v0x1fb4880_0 .var "clk", 0 0;
v0x1fb4920_0 .net "d", 0 0, v0x1faee90_0;  1 drivers
v0x1fb49c0_0 .net "out_pos_dut", 0 0, L_0x1fbc470;  1 drivers
v0x1fb4a60_0 .net "out_pos_ref", 0 0, L_0x1fb5f90;  1 drivers
v0x1fb4b00_0 .net "out_sop_dut", 0 0, L_0x1fb6ef0;  1 drivers
v0x1fb4ba0_0 .net "out_sop_ref", 0 0, L_0x1f893c0;  1 drivers
v0x1fb4c40_0 .var/2u "stats1", 223 0;
v0x1fb4ce0_0 .var/2u "strobe", 0 0;
v0x1fb4d80_0 .net "tb_match", 0 0, L_0x1fbcb70;  1 drivers
v0x1fb4e50_0 .net "tb_mismatch", 0 0, L_0x1f502d0;  1 drivers
v0x1fb4ef0_0 .net "wavedrom_enable", 0 0, v0x1faf160_0;  1 drivers
v0x1fb4fc0_0 .net "wavedrom_title", 511 0, v0x1faf200_0;  1 drivers
L_0x1fb74d0 .concat [ 1 1 0 0], L_0x1fb5f90, L_0x1f893c0;
L_0x1fbc810 .concat [ 1 1 0 0], L_0x1fb5f90, L_0x1f893c0;
L_0x1fbc8b0 .concat [ 1 1 0 0], L_0x1fbc470, L_0x1fb6ef0;
L_0x1fbc9c0 .concat [ 1 1 0 0], L_0x1fb5f90, L_0x1f893c0;
L_0x1fbcb70 .cmp/eeq 2, L_0x1fb74d0, L_0x1fbca60;
S_0x1f5f2e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f5f150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f506b0 .functor AND 1, v0x1faed50_0, v0x1faee90_0, C4<1>, C4<1>;
L_0x1f50a90 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1f50e70 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f510f0 .functor AND 1, L_0x1f50a90, L_0x1f50e70, C4<1>, C4<1>;
L_0x1f69bd0 .functor AND 1, L_0x1f510f0, v0x1faed50_0, C4<1>, C4<1>;
L_0x1f893c0 .functor OR 1, L_0x1f506b0, L_0x1f69bd0, C4<0>, C4<0>;
L_0x1fb5410 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb5480 .functor OR 1, L_0x1fb5410, v0x1faee90_0, C4<0>, C4<0>;
L_0x1fb5590 .functor AND 1, v0x1faed50_0, L_0x1fb5480, C4<1>, C4<1>;
L_0x1fb5650 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fb5720 .functor OR 1, L_0x1fb5650, v0x1faecb0_0, C4<0>, C4<0>;
L_0x1fb5790 .functor AND 1, L_0x1fb5590, L_0x1fb5720, C4<1>, C4<1>;
L_0x1fb5910 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb5980 .functor OR 1, L_0x1fb5910, v0x1faee90_0, C4<0>, C4<0>;
L_0x1fb58a0 .functor AND 1, v0x1faed50_0, L_0x1fb5980, C4<1>, C4<1>;
L_0x1fb5b10 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fb5c10 .functor OR 1, L_0x1fb5b10, v0x1faee90_0, C4<0>, C4<0>;
L_0x1fb5cd0 .functor AND 1, L_0x1fb58a0, L_0x1fb5c10, C4<1>, C4<1>;
L_0x1fb5e80 .functor XNOR 1, L_0x1fb5790, L_0x1fb5cd0, C4<0>, C4<0>;
v0x1f4fc00_0 .net *"_ivl_0", 0 0, L_0x1f506b0;  1 drivers
v0x1f50000_0 .net *"_ivl_12", 0 0, L_0x1fb5410;  1 drivers
v0x1f503e0_0 .net *"_ivl_14", 0 0, L_0x1fb5480;  1 drivers
v0x1f507c0_0 .net *"_ivl_16", 0 0, L_0x1fb5590;  1 drivers
v0x1f50ba0_0 .net *"_ivl_18", 0 0, L_0x1fb5650;  1 drivers
v0x1f50f80_0 .net *"_ivl_2", 0 0, L_0x1f50a90;  1 drivers
v0x1f51200_0 .net *"_ivl_20", 0 0, L_0x1fb5720;  1 drivers
v0x1fad180_0 .net *"_ivl_24", 0 0, L_0x1fb5910;  1 drivers
v0x1fad260_0 .net *"_ivl_26", 0 0, L_0x1fb5980;  1 drivers
v0x1fad340_0 .net *"_ivl_28", 0 0, L_0x1fb58a0;  1 drivers
v0x1fad420_0 .net *"_ivl_30", 0 0, L_0x1fb5b10;  1 drivers
v0x1fad500_0 .net *"_ivl_32", 0 0, L_0x1fb5c10;  1 drivers
v0x1fad5e0_0 .net *"_ivl_36", 0 0, L_0x1fb5e80;  1 drivers
L_0x7fec89976018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fad6a0_0 .net *"_ivl_38", 0 0, L_0x7fec89976018;  1 drivers
v0x1fad780_0 .net *"_ivl_4", 0 0, L_0x1f50e70;  1 drivers
v0x1fad860_0 .net *"_ivl_6", 0 0, L_0x1f510f0;  1 drivers
v0x1fad940_0 .net *"_ivl_8", 0 0, L_0x1f69bd0;  1 drivers
v0x1fada20_0 .net "a", 0 0, v0x1faec10_0;  alias, 1 drivers
v0x1fadae0_0 .net "b", 0 0, v0x1faecb0_0;  alias, 1 drivers
v0x1fadba0_0 .net "c", 0 0, v0x1faed50_0;  alias, 1 drivers
v0x1fadc60_0 .net "d", 0 0, v0x1faee90_0;  alias, 1 drivers
v0x1fadd20_0 .net "out_pos", 0 0, L_0x1fb5f90;  alias, 1 drivers
v0x1fadde0_0 .net "out_sop", 0 0, L_0x1f893c0;  alias, 1 drivers
v0x1fadea0_0 .net "pos0", 0 0, L_0x1fb5790;  1 drivers
v0x1fadf60_0 .net "pos1", 0 0, L_0x1fb5cd0;  1 drivers
L_0x1fb5f90 .functor MUXZ 1, L_0x7fec89976018, L_0x1fb5790, L_0x1fb5e80, C4<>;
S_0x1fae0e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f5f150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1faec10_0 .var "a", 0 0;
v0x1faecb0_0 .var "b", 0 0;
v0x1faed50_0 .var "c", 0 0;
v0x1faedf0_0 .net "clk", 0 0, v0x1fb4880_0;  1 drivers
v0x1faee90_0 .var "d", 0 0;
v0x1faef80_0 .var/2u "fail", 0 0;
v0x1faf020_0 .var/2u "fail1", 0 0;
v0x1faf0c0_0 .net "tb_match", 0 0, L_0x1fbcb70;  alias, 1 drivers
v0x1faf160_0 .var "wavedrom_enable", 0 0;
v0x1faf200_0 .var "wavedrom_title", 511 0;
E_0x1f5d930/0 .event negedge, v0x1faedf0_0;
E_0x1f5d930/1 .event posedge, v0x1faedf0_0;
E_0x1f5d930 .event/or E_0x1f5d930/0, E_0x1f5d930/1;
S_0x1fae410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fae0e0;
 .timescale -12 -12;
v0x1fae650_0 .var/2s "i", 31 0;
E_0x1f5d7d0 .event posedge, v0x1faedf0_0;
S_0x1fae750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fae0e0;
 .timescale -12 -12;
v0x1fae950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1faea30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fae0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1faf3e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f5f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fb6140 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb62e0 .functor AND 1, v0x1faec10_0, L_0x1fb6140, C4<1>, C4<1>;
L_0x1fb63c0 .functor NOT 1, v0x1faed50_0, C4<0>, C4<0>, C4<0>;
L_0x1fb6540 .functor AND 1, L_0x1fb62e0, L_0x1fb63c0, C4<1>, C4<1>;
L_0x1fb6680 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fb6800 .functor AND 1, L_0x1fb6540, L_0x1fb6680, C4<1>, C4<1>;
L_0x1fb6950 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fb6ad0 .functor AND 1, L_0x1fb6950, v0x1faecb0_0, C4<1>, C4<1>;
L_0x1fb6be0 .functor AND 1, L_0x1fb6ad0, v0x1faed50_0, C4<1>, C4<1>;
L_0x1fb6ca0 .functor AND 1, L_0x1fb6be0, v0x1faee90_0, C4<1>, C4<1>;
L_0x1fb6dc0 .functor OR 1, L_0x1fb6800, L_0x1fb6ca0, C4<0>, C4<0>;
L_0x1fb6e80 .functor AND 1, v0x1faec10_0, v0x1faecb0_0, C4<1>, C4<1>;
L_0x1fb6f60 .functor AND 1, L_0x1fb6e80, v0x1faed50_0, C4<1>, C4<1>;
L_0x1fb7020 .functor AND 1, L_0x1fb6f60, v0x1faee90_0, C4<1>, C4<1>;
L_0x1fb6ef0 .functor OR 1, L_0x1fb6dc0, L_0x1fb7020, C4<0>, C4<0>;
L_0x1fb7250 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fb7350 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb73c0 .functor OR 1, L_0x1fb7250, L_0x1fb7350, C4<0>, C4<0>;
L_0x1fb7570 .functor NOT 1, v0x1faed50_0, C4<0>, C4<0>, C4<0>;
L_0x1fb75e0 .functor OR 1, L_0x1fb73c0, L_0x1fb7570, C4<0>, C4<0>;
L_0x1fb77a0 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fb7810 .functor OR 1, L_0x1fb75e0, L_0x1fb77a0, C4<0>, C4<0>;
L_0x1fb79e0 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb7a50 .functor OR 1, v0x1faec10_0, L_0x1fb79e0, C4<0>, C4<0>;
L_0x1fb7be0 .functor NOT 1, v0x1faed50_0, C4<0>, C4<0>, C4<0>;
L_0x1fb7c50 .functor OR 1, L_0x1fb7a50, L_0x1fb7be0, C4<0>, C4<0>;
L_0x1fb7e40 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fb7eb0 .functor OR 1, L_0x1fb7c50, L_0x1fb7e40, C4<0>, C4<0>;
L_0x1fb80b0 .functor AND 1, L_0x1fb7810, L_0x1fb7eb0, C4<1>, C4<1>;
L_0x1fb81c0 .functor OR 1, v0x1faec10_0, v0x1faecb0_0, C4<0>, C4<0>;
L_0x1fb8330 .functor NOT 1, v0x1faed50_0, C4<0>, C4<0>, C4<0>;
L_0x1fb83a0 .functor OR 1, L_0x1fb81c0, L_0x1fb8330, C4<0>, C4<0>;
L_0x1fb85c0 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fb8630 .functor OR 1, L_0x1fb83a0, L_0x1fb85c0, C4<0>, C4<0>;
L_0x1fb8860 .functor AND 1, L_0x1fb80b0, L_0x1fb8630, C4<1>, C4<1>;
L_0x1fb8970 .functor OR 1, v0x1faec10_0, v0x1faecb0_0, C4<0>, C4<0>;
L_0x1fb8b10 .functor OR 1, L_0x1fb8970, v0x1faed50_0, C4<0>, C4<0>;
L_0x1fb8bd0 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fb89e0 .functor OR 1, L_0x1fb8b10, L_0x1fb8bd0, C4<0>, C4<0>;
L_0x1fb8d80 .functor AND 1, L_0x1fb8860, L_0x1fb89e0, C4<1>, C4<1>;
L_0x1fb8fe0 .functor OR 1, v0x1faec10_0, v0x1faecb0_0, C4<0>, C4<0>;
L_0x1fb9050 .functor OR 1, L_0x1fb8fe0, v0x1faed50_0, C4<0>, C4<0>;
L_0x1fb9270 .functor OR 1, L_0x1fb9050, v0x1faee90_0, C4<0>, C4<0>;
L_0x1fb9330 .functor AND 1, L_0x1fb8d80, L_0x1fb9270, C4<1>, C4<1>;
L_0x1fb95b0 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9620 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9810 .functor OR 1, L_0x1fb95b0, L_0x1fb9620, C4<0>, C4<0>;
L_0x1fb9920 .functor NOT 1, v0x1faed50_0, C4<0>, C4<0>, C4<0>;
L_0x1fb9d30 .functor OR 1, L_0x1fb9810, L_0x1fb9920, C4<0>, C4<0>;
L_0x1fb9e40 .functor OR 1, L_0x1fb9d30, v0x1faee90_0, C4<0>, C4<0>;
L_0x1fba2b0 .functor AND 1, L_0x1fb9330, L_0x1fb9e40, C4<1>, C4<1>;
L_0x1fba3c0 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fba7f0 .functor NOT 1, v0x1faecb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fba860 .functor OR 1, L_0x1fba3c0, L_0x1fba7f0, C4<0>, C4<0>;
L_0x1fbab30 .functor OR 1, L_0x1fba860, v0x1faed50_0, C4<0>, C4<0>;
L_0x1fbabf0 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fbae30 .functor OR 1, L_0x1fbab30, L_0x1fbabf0, C4<0>, C4<0>;
L_0x1fbaf40 .functor AND 1, L_0x1fba2b0, L_0x1fbae30, C4<1>, C4<1>;
L_0x1fbb230 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb2a0 .functor OR 1, L_0x1fbb230, v0x1faecb0_0, C4<0>, C4<0>;
L_0x1fbb550 .functor NOT 1, v0x1faed50_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb5c0 .functor OR 1, L_0x1fbb2a0, L_0x1fbb550, C4<0>, C4<0>;
L_0x1fbb8d0 .functor OR 1, L_0x1fbb5c0, v0x1faee90_0, C4<0>, C4<0>;
L_0x1fbb990 .functor AND 1, L_0x1fbaf40, L_0x1fbb8d0, C4<1>, C4<1>;
L_0x1fbbcb0 .functor NOT 1, v0x1faec10_0, C4<0>, C4<0>, C4<0>;
L_0x1fbbd20 .functor OR 1, L_0x1fbbcb0, v0x1faecb0_0, C4<0>, C4<0>;
L_0x1fbc000 .functor OR 1, L_0x1fbbd20, v0x1faed50_0, C4<0>, C4<0>;
L_0x1fbc0c0 .functor NOT 1, v0x1faee90_0, C4<0>, C4<0>, C4<0>;
L_0x1fbc360 .functor OR 1, L_0x1fbc000, L_0x1fbc0c0, C4<0>, C4<0>;
L_0x1fbc470 .functor AND 1, L_0x1fbb990, L_0x1fbc360, C4<1>, C4<1>;
v0x1faf5a0_0 .net *"_ivl_0", 0 0, L_0x1fb6140;  1 drivers
v0x1faf680_0 .net *"_ivl_10", 0 0, L_0x1fb6800;  1 drivers
v0x1faf760_0 .net *"_ivl_100", 0 0, L_0x1fba2b0;  1 drivers
v0x1faf850_0 .net *"_ivl_102", 0 0, L_0x1fba3c0;  1 drivers
v0x1faf930_0 .net *"_ivl_104", 0 0, L_0x1fba7f0;  1 drivers
v0x1fafa60_0 .net *"_ivl_106", 0 0, L_0x1fba860;  1 drivers
v0x1fafb40_0 .net *"_ivl_108", 0 0, L_0x1fbab30;  1 drivers
v0x1fafc20_0 .net *"_ivl_110", 0 0, L_0x1fbabf0;  1 drivers
v0x1fafd00_0 .net *"_ivl_112", 0 0, L_0x1fbae30;  1 drivers
v0x1fafe70_0 .net *"_ivl_114", 0 0, L_0x1fbaf40;  1 drivers
v0x1faff50_0 .net *"_ivl_116", 0 0, L_0x1fbb230;  1 drivers
v0x1fb0030_0 .net *"_ivl_118", 0 0, L_0x1fbb2a0;  1 drivers
v0x1fb0110_0 .net *"_ivl_12", 0 0, L_0x1fb6950;  1 drivers
v0x1fb01f0_0 .net *"_ivl_120", 0 0, L_0x1fbb550;  1 drivers
v0x1fb02d0_0 .net *"_ivl_122", 0 0, L_0x1fbb5c0;  1 drivers
v0x1fb03b0_0 .net *"_ivl_124", 0 0, L_0x1fbb8d0;  1 drivers
v0x1fb0490_0 .net *"_ivl_126", 0 0, L_0x1fbb990;  1 drivers
v0x1fb0680_0 .net *"_ivl_128", 0 0, L_0x1fbbcb0;  1 drivers
v0x1fb0760_0 .net *"_ivl_130", 0 0, L_0x1fbbd20;  1 drivers
v0x1fb0840_0 .net *"_ivl_132", 0 0, L_0x1fbc000;  1 drivers
v0x1fb0920_0 .net *"_ivl_134", 0 0, L_0x1fbc0c0;  1 drivers
v0x1fb0a00_0 .net *"_ivl_136", 0 0, L_0x1fbc360;  1 drivers
v0x1fb0ae0_0 .net *"_ivl_14", 0 0, L_0x1fb6ad0;  1 drivers
v0x1fb0bc0_0 .net *"_ivl_16", 0 0, L_0x1fb6be0;  1 drivers
v0x1fb0ca0_0 .net *"_ivl_18", 0 0, L_0x1fb6ca0;  1 drivers
v0x1fb0d80_0 .net *"_ivl_2", 0 0, L_0x1fb62e0;  1 drivers
v0x1fb0e60_0 .net *"_ivl_20", 0 0, L_0x1fb6dc0;  1 drivers
v0x1fb0f40_0 .net *"_ivl_22", 0 0, L_0x1fb6e80;  1 drivers
v0x1fb1020_0 .net *"_ivl_24", 0 0, L_0x1fb6f60;  1 drivers
v0x1fb1100_0 .net *"_ivl_26", 0 0, L_0x1fb7020;  1 drivers
v0x1fb11e0_0 .net *"_ivl_30", 0 0, L_0x1fb7250;  1 drivers
v0x1fb12c0_0 .net *"_ivl_32", 0 0, L_0x1fb7350;  1 drivers
v0x1fb13a0_0 .net *"_ivl_34", 0 0, L_0x1fb73c0;  1 drivers
v0x1fb1690_0 .net *"_ivl_36", 0 0, L_0x1fb7570;  1 drivers
v0x1fb1770_0 .net *"_ivl_38", 0 0, L_0x1fb75e0;  1 drivers
v0x1fb1850_0 .net *"_ivl_4", 0 0, L_0x1fb63c0;  1 drivers
v0x1fb1930_0 .net *"_ivl_40", 0 0, L_0x1fb77a0;  1 drivers
v0x1fb1a10_0 .net *"_ivl_42", 0 0, L_0x1fb7810;  1 drivers
v0x1fb1af0_0 .net *"_ivl_44", 0 0, L_0x1fb79e0;  1 drivers
v0x1fb1bd0_0 .net *"_ivl_46", 0 0, L_0x1fb7a50;  1 drivers
v0x1fb1cb0_0 .net *"_ivl_48", 0 0, L_0x1fb7be0;  1 drivers
v0x1fb1d90_0 .net *"_ivl_50", 0 0, L_0x1fb7c50;  1 drivers
v0x1fb1e70_0 .net *"_ivl_52", 0 0, L_0x1fb7e40;  1 drivers
v0x1fb1f50_0 .net *"_ivl_54", 0 0, L_0x1fb7eb0;  1 drivers
v0x1fb2030_0 .net *"_ivl_56", 0 0, L_0x1fb80b0;  1 drivers
v0x1fb2110_0 .net *"_ivl_58", 0 0, L_0x1fb81c0;  1 drivers
v0x1fb21f0_0 .net *"_ivl_6", 0 0, L_0x1fb6540;  1 drivers
v0x1fb22d0_0 .net *"_ivl_60", 0 0, L_0x1fb8330;  1 drivers
v0x1fb23b0_0 .net *"_ivl_62", 0 0, L_0x1fb83a0;  1 drivers
v0x1fb2490_0 .net *"_ivl_64", 0 0, L_0x1fb85c0;  1 drivers
v0x1fb2570_0 .net *"_ivl_66", 0 0, L_0x1fb8630;  1 drivers
v0x1fb2650_0 .net *"_ivl_68", 0 0, L_0x1fb8860;  1 drivers
v0x1fb2730_0 .net *"_ivl_70", 0 0, L_0x1fb8970;  1 drivers
v0x1fb2810_0 .net *"_ivl_72", 0 0, L_0x1fb8b10;  1 drivers
v0x1fb28f0_0 .net *"_ivl_74", 0 0, L_0x1fb8bd0;  1 drivers
v0x1fb29d0_0 .net *"_ivl_76", 0 0, L_0x1fb89e0;  1 drivers
v0x1fb2ab0_0 .net *"_ivl_78", 0 0, L_0x1fb8d80;  1 drivers
v0x1fb2b90_0 .net *"_ivl_8", 0 0, L_0x1fb6680;  1 drivers
v0x1fb2c70_0 .net *"_ivl_80", 0 0, L_0x1fb8fe0;  1 drivers
v0x1fb2d50_0 .net *"_ivl_82", 0 0, L_0x1fb9050;  1 drivers
v0x1fb2e30_0 .net *"_ivl_84", 0 0, L_0x1fb9270;  1 drivers
v0x1fb2f10_0 .net *"_ivl_86", 0 0, L_0x1fb9330;  1 drivers
v0x1fb2ff0_0 .net *"_ivl_88", 0 0, L_0x1fb95b0;  1 drivers
v0x1fb30d0_0 .net *"_ivl_90", 0 0, L_0x1fb9620;  1 drivers
v0x1fb31b0_0 .net *"_ivl_92", 0 0, L_0x1fb9810;  1 drivers
v0x1fb36a0_0 .net *"_ivl_94", 0 0, L_0x1fb9920;  1 drivers
v0x1fb3780_0 .net *"_ivl_96", 0 0, L_0x1fb9d30;  1 drivers
v0x1fb3860_0 .net *"_ivl_98", 0 0, L_0x1fb9e40;  1 drivers
v0x1fb3940_0 .net "a", 0 0, v0x1faec10_0;  alias, 1 drivers
v0x1fb39e0_0 .net "b", 0 0, v0x1faecb0_0;  alias, 1 drivers
v0x1fb3ad0_0 .net "c", 0 0, v0x1faed50_0;  alias, 1 drivers
v0x1fb3bc0_0 .net "d", 0 0, v0x1faee90_0;  alias, 1 drivers
v0x1fb3cb0_0 .net "out_pos", 0 0, L_0x1fbc470;  alias, 1 drivers
v0x1fb3d70_0 .net "out_sop", 0 0, L_0x1fb6ef0;  alias, 1 drivers
S_0x1fb3ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f5f150;
 .timescale -12 -12;
E_0x1f459f0 .event anyedge, v0x1fb4ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb4ce0_0;
    %nor/r;
    %assign/vec4 v0x1fb4ce0_0, 0;
    %wait E_0x1f459f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fae0e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faef80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faf020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fae0e0;
T_4 ;
    %wait E_0x1f5d930;
    %load/vec4 v0x1faf0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1faef80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fae0e0;
T_5 ;
    %wait E_0x1f5d7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %wait E_0x1f5d7d0;
    %load/vec4 v0x1faef80_0;
    %store/vec4 v0x1faf020_0, 0, 1;
    %fork t_1, S_0x1fae410;
    %jmp t_0;
    .scope S_0x1fae410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fae650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fae650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f5d7d0;
    %load/vec4 v0x1fae650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fae650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fae650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fae0e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5d930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1faee90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faed50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faecb0_0, 0;
    %assign/vec4 v0x1faec10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1faef80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1faf020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f5f150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb4880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb4ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f5f150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb4880_0;
    %inv;
    %store/vec4 v0x1fb4880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f5f150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1faedf0_0, v0x1fb4e50_0, v0x1fb46a0_0, v0x1fb4740_0, v0x1fb47e0_0, v0x1fb4920_0, v0x1fb4ba0_0, v0x1fb4b00_0, v0x1fb4a60_0, v0x1fb49c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f5f150;
T_9 ;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f5f150;
T_10 ;
    %wait E_0x1f5d930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb4c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
    %load/vec4 v0x1fb4d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb4c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fb4ba0_0;
    %load/vec4 v0x1fb4ba0_0;
    %load/vec4 v0x1fb4b00_0;
    %xor;
    %load/vec4 v0x1fb4ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fb4a60_0;
    %load/vec4 v0x1fb4a60_0;
    %load/vec4 v0x1fb49c0_0;
    %xor;
    %load/vec4 v0x1fb4a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fb4c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb4c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter4/response1/top_module.sv";
