 
****************************************
Report : area
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 01:28:31 2024
****************************************

Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)

Number of ports:                        10458
Number of nets:                         35476
Number of cells:                        24464
Number of combinational cells:          22188
Number of sequential cells:              2203
Number of macros/black boxes:               0
Number of buf/inv:                       4987
Number of references:                      20

Combinational area:               8429.473103
Buf/Inv area:                     1002.019199
Noncombinational area:            2347.916482
Macro/Black Box area:                0.000000
Net Interconnect area:           18783.551488

Total cell area:                 10777.389585
Total area:                      29560.941073

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                        10777.3896    100.0    31.5240     1.0656  0.0000  riscv_core
core_clock_gate_i                     1.0212      0.0     0.0000     1.0212  0.0000  cluster_clock_gating
cs_registers_i                      364.6128      3.4   250.1496    93.8616  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
cs_registers_i/add_775               20.6016      0.2    20.6016     0.0000  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0
debug_unit_i                        186.3468      1.7   112.5984    73.7484  0.0000  riscv_debug_unit
ex_stage_i                         4165.6523     38.7    34.2324     7.4592  0.0000  riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   1415.1612     13.1   669.1524     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0
ex_stage_i/alu_i/add_168             35.8752      0.3    35.8752     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2
ex_stage_i/alu_i/add_182             32.1012      0.3    32.1012     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1
ex_stage_i/alu_i/alu_ff_i            16.6500      0.2    16.6500     0.0000  0.0000  alu_ff
ex_stage_i/alu_i/alu_popcnt_i        40.2708      0.4    40.2708     0.0000  0.0000  alu_popcnt
ex_stage_i/alu_i/int_div_div_i      408.3468      3.8   161.3940   114.0192  0.0000  riscv_alu_div
ex_stage_i/alu_i/int_div_div_i/add_107
                                     32.4120      0.3    32.4120     0.0000  0.0000  riscv_alu_div_DW01_add_0
ex_stage_i/alu_i/int_div_div_i/r76
                                     33.3000      0.3    33.3000     0.0000  0.0000  riscv_alu_div_DW01_cmp6_0
ex_stage_i/alu_i/int_div_div_i/sub_100
                                     28.9488      0.3    28.9488     0.0000  0.0000  riscv_alu_div_DW01_sub_1
ex_stage_i/alu_i/int_div_div_i/sub_107
                                     38.2728      0.4    38.2728     0.0000  0.0000  riscv_alu_div_DW01_sub_0
ex_stage_i/alu_i/sll_881             19.6248      0.2    19.6248     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1
ex_stage_i/alu_i/sll_882             67.8876      0.6    67.8876     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0
ex_stage_i/alu_i/srl_283            125.2524      1.2   125.2524     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0
ex_stage_i/mult_i                  2708.7995     25.1   110.6004     4.2624  0.0000  riscv_mult_SHARED_DSP_MULT0
ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2
                                     34.7208      0.3    34.7208     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_15
ex_stage_i/mult_i/add_0_root_add_0_root_add_230_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_12
ex_stage_i/mult_i/add_0_root_add_0_root_add_269_4
                                     32.4120      0.3    32.4120     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_4
ex_stage_i/mult_i/add_0_root_add_0_root_add_283_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_0
ex_stage_i/mult_i/add_1_root_add_0_root_add_114_2
                                     33.6108      0.3    33.6108     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_16
ex_stage_i/mult_i/add_1_root_add_0_root_add_230_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_14
ex_stage_i/mult_i/add_1_root_add_0_root_add_269_4
                                     32.4120      0.3    32.4120     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_5
ex_stage_i/mult_i/add_1_root_add_0_root_add_283_2
                                     32.6784      0.3    32.6784     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_1
ex_stage_i/mult_i/add_2_root_add_269_4
                                     20.4240      0.2    20.4240     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_7
ex_stage_i/mult_i/add_3_root_add_269_4
                                     19.4028      0.2    19.4028     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_6
ex_stage_i/mult_i/mult_113          371.6724      3.4   346.6752     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_7
ex_stage_i/mult_i/mult_113/FS_1      24.9972      0.2    24.9972     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_17
ex_stage_i/mult_i/mult_230          644.5992      6.0   644.5992     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_6
ex_stage_i/mult_i/mult_264          108.1140      1.0    95.5488     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_2
ex_stage_i/mult_i/mult_264/FS_1      12.5652      0.1    12.5652     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_8
ex_stage_i/mult_i/mult_265          108.1140      1.0    95.5488     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_3
ex_stage_i/mult_i/mult_265/FS_1      12.5652      0.1    12.5652     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_9
ex_stage_i/mult_i/mult_266          108.1140      1.0    95.5488     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_4
ex_stage_i/mult_i/mult_266/FS_1      12.5652      0.1    12.5652     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_10
ex_stage_i/mult_i/mult_267          108.1140      1.0    95.5488     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_5
ex_stage_i/mult_i/mult_267/FS_1      12.5652      0.1    12.5652     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_11
ex_stage_i/mult_i/mult_280          369.0972      3.4   347.2080     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_0
ex_stage_i/mult_i/mult_280/FS_1      21.8892      0.2    21.8892     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_2
ex_stage_i/mult_i/mult_281          369.0972      3.4   347.2080     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_1
ex_stage_i/mult_i/mult_281/FS_1      21.8892      0.2    21.8892     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_3
ex_stage_i/mult_i/sll_101            23.0436      0.2    23.0436     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_ash_0
ex_stage_i/mult_i/sra_117            80.2752      0.7    80.2752     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW_rash_0
id_stage_i                         4794.5341     44.5   687.8892   403.9512  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
id_stage_i/add_536                   26.2848      0.2    26.2848     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3
id_stage_i/add_537                   24.4200      0.2    24.4200     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2
id_stage_i/add_580                   31.3908      0.3    31.3908     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1
id_stage_i/add_581                   31.3908      0.3    31.3908     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0
id_stage_i/controller_i              75.3468      0.7    67.8876     7.4592  0.0000  riscv_controller_FPU0
id_stage_i/decoder_i                164.7684      1.5   164.7684     0.0000  0.0000  riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
id_stage_i/hwloop_regs_i            388.4112      3.6   142.6128   204.5952  0.0000  riscv_hwloop_regs_N_REGS2
id_stage_i/hwloop_regs_i/sub_103     20.6016      0.2    20.6016     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_1
id_stage_i/hwloop_regs_i/sub_103_G2
                                     20.6016      0.2    20.6016     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_0
id_stage_i/int_controller_i          14.6520      0.1     6.1272     8.5248  0.0000  riscv_int_controller_PULP_SECURE0
id_stage_i/r162                      32.4120      0.3    32.4120     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4
id_stage_i/registers_i             2873.2128     26.7  1816.1376  1057.0752  0.0000  riscv_register_file_ADDR_WIDTH6_FPU0
id_stage_i/sll_468                   19.9800      0.2    19.9800     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0
id_stage_i/sub_468                   20.4240      0.2    20.4240     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0
if_stage_i                          978.1320      9.1   124.8972    77.8332  0.0000  riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
if_stage_i/compressed_decoder_i      65.5788      0.6    65.5788     0.0000  0.0000  riscv_compressed_decoder_FPU0
if_stage_i/hwloop_controller_i       67.8876      0.6    29.2596     0.0000  0.0000  riscv_hwloop_controller_N_REGS2
if_stage_i/hwloop_controller_i/eq_64
                                     19.3140      0.2    19.3140     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_1
if_stage_i/hwloop_controller_i/eq_64_G2
                                     19.3140      0.2    19.3140     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_0
if_stage_i/prefetch_32_prefetch_buffer_i
                                    641.9352      6.0    96.7920    39.4272  0.0000  riscv_prefetch_buffer
if_stage_i/prefetch_32_prefetch_buffer_i/add_115
                                     21.8448      0.2    21.8448     0.0000  0.0000  riscv_prefetch_buffer_DW01_add_0
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i
                                    483.8712      4.5   253.6128   210.9888  0.0000  riscv_fetch_fifo
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/add_182
                                     19.2696      0.2    19.2696     0.0000  0.0000  riscv_fetch_fifo_DW01_inc_0
load_store_unit_i                   254.5008      2.4   168.4536    42.6240  0.0000  riscv_load_store_unit
load_store_unit_i/add_463_aco        32.6784      0.3    32.6784     0.0000  0.0000  riscv_load_store_unit_DW01_add_0
load_store_unit_i/mult_add_463_aco
                                     10.7448      0.1    10.7448     0.0000  0.0000  riscv_load_store_unit_DW02_mult_0
--------------------------------  ----------  -------  ---------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  8429.4731  2347.9165  0.0000

1
