<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_xcvr_fpll_a10_181/sim/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/mentor/twentynm_xcvr_avmm.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/altera_xcvr_fpll_a10.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/mentor/altera_xcvr_fpll_a10.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/a10_avmm_h.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/alt_xcvr_native_avmm_nf.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/mentor/alt_xcvr_pll_embedded_debug.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/mentor/alt_xcvr_pll_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181"
   simulator="modelsim" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/plain_files.txt"
   type="OTHER"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/mentor_files.txt"
   type="OTHER"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/cadence_files.txt"
   type="OTHER"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/synopsys_files.txt"
   type="OTHER"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="altera_xcvr_fpll_a10_181/sim/aldec_files.txt"
   type="OTHER"
   library="ref_fpll10_e3p1_altera_xcvr_fpll_a10_181" />
 <file
   path="sim/ref_fpll10_e3p1.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="ref_fpll10_e3p1" />
 <deviceFamily name="arria10" />
</simPackage>
